Commit | Line | Data |
---|---|---|
caab277b | 1 | // SPDX-License-Identifier: GPL-2.0-only |
021f6537 | 2 | /* |
0edc23ea | 3 | * Copyright (C) 2013-2017 ARM Limited, All Rights Reserved. |
021f6537 | 4 | * Author: Marc Zyngier <marc.zyngier@arm.com> |
021f6537 MZ |
5 | */ |
6 | ||
68628bb8 JG |
7 | #define pr_fmt(fmt) "GICv3: " fmt |
8 | ||
ffa7d616 | 9 | #include <linux/acpi.h> |
021f6537 | 10 | #include <linux/cpu.h> |
3708d52f | 11 | #include <linux/cpu_pm.h> |
021f6537 MZ |
12 | #include <linux/delay.h> |
13 | #include <linux/interrupt.h> | |
ffa7d616 | 14 | #include <linux/irqdomain.h> |
021f6537 MZ |
15 | #include <linux/of.h> |
16 | #include <linux/of_address.h> | |
17 | #include <linux/of_irq.h> | |
18 | #include <linux/percpu.h> | |
101b35f7 | 19 | #include <linux/refcount.h> |
021f6537 MZ |
20 | #include <linux/slab.h> |
21 | ||
41a83e06 | 22 | #include <linux/irqchip.h> |
1839e576 | 23 | #include <linux/irqchip/arm-gic-common.h> |
021f6537 | 24 | #include <linux/irqchip/arm-gic-v3.h> |
e3825ba1 | 25 | #include <linux/irqchip/irq-partition-percpu.h> |
021f6537 MZ |
26 | |
27 | #include <asm/cputype.h> | |
28 | #include <asm/exception.h> | |
29 | #include <asm/smp_plat.h> | |
0b6a3da9 | 30 | #include <asm/virt.h> |
021f6537 MZ |
31 | |
32 | #include "irq-gic-common.h" | |
021f6537 | 33 | |
f32c9266 JT |
34 | #define GICD_INT_NMI_PRI (GICD_INT_DEF_PRI & ~0x80) |
35 | ||
9c8114c2 | 36 | #define FLAGS_WORKAROUND_GICR_WAKER_MSM8996 (1ULL << 0) |
d01fd161 | 37 | #define FLAGS_WORKAROUND_CAVIUM_ERRATUM_38539 (1ULL << 1) |
9c8114c2 | 38 | |
f5c1434c MZ |
39 | struct redist_region { |
40 | void __iomem *redist_base; | |
41 | phys_addr_t phys_base; | |
b70fb7af | 42 | bool single_redist; |
f5c1434c MZ |
43 | }; |
44 | ||
021f6537 | 45 | struct gic_chip_data { |
e3825ba1 | 46 | struct fwnode_handle *fwnode; |
021f6537 | 47 | void __iomem *dist_base; |
f5c1434c MZ |
48 | struct redist_region *redist_regions; |
49 | struct rdists rdists; | |
021f6537 MZ |
50 | struct irq_domain *domain; |
51 | u64 redist_stride; | |
f5c1434c | 52 | u32 nr_redist_regions; |
9c8114c2 | 53 | u64 flags; |
eda0d04a | 54 | bool has_rss; |
1a60e1e6 | 55 | unsigned int ppi_nr; |
52085d3f | 56 | struct partition_desc **ppi_descs; |
021f6537 MZ |
57 | }; |
58 | ||
59 | static struct gic_chip_data gic_data __read_mostly; | |
d01d3274 | 60 | static DEFINE_STATIC_KEY_TRUE(supports_deactivate_key); |
021f6537 | 61 | |
211bddd2 | 62 | #define GIC_ID_NR (1U << GICD_TYPER_ID_BITS(gic_data.rdists.gicd_typer)) |
c107d613 | 63 | #define GIC_LINE_NR min(GICD_TYPER_SPIS(gic_data.rdists.gicd_typer), 1020U) |
211bddd2 MZ |
64 | #define GIC_ESPI_NR GICD_TYPER_ESPIS(gic_data.rdists.gicd_typer) |
65 | ||
d98d0a99 JT |
66 | /* |
67 | * The behaviours of RPR and PMR registers differ depending on the value of | |
68 | * SCR_EL3.FIQ, and the behaviour of non-secure priority registers of the | |
69 | * distributor and redistributors depends on whether security is enabled in the | |
70 | * GIC. | |
71 | * | |
72 | * When security is enabled, non-secure priority values from the (re)distributor | |
73 | * are presented to the GIC CPUIF as follow: | |
74 | * (GIC_(R)DIST_PRI[irq] >> 1) | 0x80; | |
75 | * | |
76 | * If SCR_EL3.FIQ == 1, the values writen to/read from PMR and RPR at non-secure | |
77 | * EL1 are subject to a similar operation thus matching the priorities presented | |
78 | * from the (re)distributor when security is enabled. | |
79 | * | |
80 | * see GICv3/GICv4 Architecture Specification (IHI0069D): | |
81 | * - section 4.8.1 Non-secure accesses to register fields for Secure interrupt | |
82 | * priorities. | |
83 | * - Figure 4-7 Secure read of the priority field for a Non-secure Group 1 | |
84 | * interrupt. | |
85 | * | |
86 | * For now, we only support pseudo-NMIs if we have non-secure view of | |
87 | * priorities. | |
88 | */ | |
89 | static DEFINE_STATIC_KEY_FALSE(supports_pseudo_nmis); | |
90 | ||
f2266504 MZ |
91 | /* |
92 | * Global static key controlling whether an update to PMR allowing more | |
93 | * interrupts requires to be propagated to the redistributor (DSB SY). | |
94 | * And this needs to be exported for modules to be able to enable | |
95 | * interrupts... | |
96 | */ | |
97 | DEFINE_STATIC_KEY_FALSE(gic_pmr_sync); | |
98 | EXPORT_SYMBOL(gic_pmr_sync); | |
99 | ||
101b35f7 | 100 | /* ppi_nmi_refs[n] == number of cpus having ppi[n + 16] set as NMI */ |
81a43273 | 101 | static refcount_t *ppi_nmi_refs; |
101b35f7 | 102 | |
1839e576 | 103 | static struct gic_kvm_info gic_v3_kvm_info; |
eda0d04a | 104 | static DEFINE_PER_CPU(bool, has_rss); |
1839e576 | 105 | |
eda0d04a | 106 | #define MPIDR_RS(mpidr) (((mpidr) & 0xF0UL) >> 4) |
f5c1434c MZ |
107 | #define gic_data_rdist() (this_cpu_ptr(gic_data.rdists.rdist)) |
108 | #define gic_data_rdist_rd_base() (gic_data_rdist()->rd_base) | |
021f6537 MZ |
109 | #define gic_data_rdist_sgi_base() (gic_data_rdist_rd_base() + SZ_64K) |
110 | ||
111 | /* Our default, arbitrary priority value. Linux only uses one anyway. */ | |
112 | #define DEFAULT_PMR_VALUE 0xf0 | |
113 | ||
e91b036e MZ |
114 | enum gic_intid_range { |
115 | PPI_RANGE, | |
116 | SPI_RANGE, | |
5f51f803 | 117 | EPPI_RANGE, |
211bddd2 | 118 | ESPI_RANGE, |
e91b036e MZ |
119 | LPI_RANGE, |
120 | __INVALID_RANGE__ | |
121 | }; | |
122 | ||
123 | static enum gic_intid_range __get_intid_range(irq_hw_number_t hwirq) | |
124 | { | |
125 | switch (hwirq) { | |
126 | case 16 ... 31: | |
127 | return PPI_RANGE; | |
128 | case 32 ... 1019: | |
129 | return SPI_RANGE; | |
5f51f803 MZ |
130 | case EPPI_BASE_INTID ... (EPPI_BASE_INTID + 63): |
131 | return EPPI_RANGE; | |
211bddd2 MZ |
132 | case ESPI_BASE_INTID ... (ESPI_BASE_INTID + 1023): |
133 | return ESPI_RANGE; | |
e91b036e MZ |
134 | case 8192 ... GENMASK(23, 0): |
135 | return LPI_RANGE; | |
136 | default: | |
137 | return __INVALID_RANGE__; | |
138 | } | |
139 | } | |
140 | ||
141 | static enum gic_intid_range get_intid_range(struct irq_data *d) | |
142 | { | |
143 | return __get_intid_range(d->hwirq); | |
144 | } | |
145 | ||
021f6537 MZ |
146 | static inline unsigned int gic_irq(struct irq_data *d) |
147 | { | |
148 | return d->hwirq; | |
149 | } | |
150 | ||
151 | static inline int gic_irq_in_rdist(struct irq_data *d) | |
152 | { | |
5f51f803 MZ |
153 | enum gic_intid_range range = get_intid_range(d); |
154 | return range == PPI_RANGE || range == EPPI_RANGE; | |
021f6537 MZ |
155 | } |
156 | ||
157 | static inline void __iomem *gic_dist_base(struct irq_data *d) | |
158 | { | |
e91b036e MZ |
159 | switch (get_intid_range(d)) { |
160 | case PPI_RANGE: | |
5f51f803 | 161 | case EPPI_RANGE: |
e91b036e | 162 | /* SGI+PPI -> SGI_base for this CPU */ |
021f6537 MZ |
163 | return gic_data_rdist_sgi_base(); |
164 | ||
e91b036e | 165 | case SPI_RANGE: |
211bddd2 | 166 | case ESPI_RANGE: |
e91b036e | 167 | /* SPI -> dist_base */ |
021f6537 MZ |
168 | return gic_data.dist_base; |
169 | ||
e91b036e MZ |
170 | default: |
171 | return NULL; | |
172 | } | |
021f6537 MZ |
173 | } |
174 | ||
175 | static void gic_do_wait_for_rwp(void __iomem *base) | |
176 | { | |
177 | u32 count = 1000000; /* 1s! */ | |
178 | ||
179 | while (readl_relaxed(base + GICD_CTLR) & GICD_CTLR_RWP) { | |
180 | count--; | |
181 | if (!count) { | |
182 | pr_err_ratelimited("RWP timeout, gone fishing\n"); | |
183 | return; | |
184 | } | |
185 | cpu_relax(); | |
186 | udelay(1); | |
2c542426 | 187 | } |
021f6537 MZ |
188 | } |
189 | ||
190 | /* Wait for completion of a distributor change */ | |
191 | static void gic_dist_wait_for_rwp(void) | |
192 | { | |
193 | gic_do_wait_for_rwp(gic_data.dist_base); | |
194 | } | |
195 | ||
196 | /* Wait for completion of a redistributor change */ | |
197 | static void gic_redist_wait_for_rwp(void) | |
198 | { | |
199 | gic_do_wait_for_rwp(gic_data_rdist_rd_base()); | |
200 | } | |
201 | ||
7936e914 | 202 | #ifdef CONFIG_ARM64 |
6d4e11c5 RR |
203 | |
204 | static u64 __maybe_unused gic_read_iar(void) | |
205 | { | |
a4023f68 | 206 | if (cpus_have_const_cap(ARM64_WORKAROUND_CAVIUM_23154)) |
6d4e11c5 RR |
207 | return gic_read_iar_cavium_thunderx(); |
208 | else | |
209 | return gic_read_iar_common(); | |
210 | } | |
7936e914 | 211 | #endif |
021f6537 | 212 | |
a2c22510 | 213 | static void gic_enable_redist(bool enable) |
021f6537 MZ |
214 | { |
215 | void __iomem *rbase; | |
216 | u32 count = 1000000; /* 1s! */ | |
217 | u32 val; | |
218 | ||
9c8114c2 SK |
219 | if (gic_data.flags & FLAGS_WORKAROUND_GICR_WAKER_MSM8996) |
220 | return; | |
221 | ||
021f6537 MZ |
222 | rbase = gic_data_rdist_rd_base(); |
223 | ||
021f6537 | 224 | val = readl_relaxed(rbase + GICR_WAKER); |
a2c22510 SH |
225 | if (enable) |
226 | /* Wake up this CPU redistributor */ | |
227 | val &= ~GICR_WAKER_ProcessorSleep; | |
228 | else | |
229 | val |= GICR_WAKER_ProcessorSleep; | |
021f6537 MZ |
230 | writel_relaxed(val, rbase + GICR_WAKER); |
231 | ||
a2c22510 SH |
232 | if (!enable) { /* Check that GICR_WAKER is writeable */ |
233 | val = readl_relaxed(rbase + GICR_WAKER); | |
234 | if (!(val & GICR_WAKER_ProcessorSleep)) | |
235 | return; /* No PM support in this redistributor */ | |
236 | } | |
237 | ||
d102eb5c | 238 | while (--count) { |
a2c22510 | 239 | val = readl_relaxed(rbase + GICR_WAKER); |
cf1d9d11 | 240 | if (enable ^ (bool)(val & GICR_WAKER_ChildrenAsleep)) |
a2c22510 | 241 | break; |
021f6537 MZ |
242 | cpu_relax(); |
243 | udelay(1); | |
2c542426 | 244 | } |
a2c22510 SH |
245 | if (!count) |
246 | pr_err_ratelimited("redistributor failed to %s...\n", | |
247 | enable ? "wakeup" : "sleep"); | |
021f6537 MZ |
248 | } |
249 | ||
250 | /* | |
251 | * Routines to disable, enable, EOI and route interrupts | |
252 | */ | |
e91b036e MZ |
253 | static u32 convert_offset_index(struct irq_data *d, u32 offset, u32 *index) |
254 | { | |
255 | switch (get_intid_range(d)) { | |
256 | case PPI_RANGE: | |
257 | case SPI_RANGE: | |
258 | *index = d->hwirq; | |
259 | return offset; | |
5f51f803 MZ |
260 | case EPPI_RANGE: |
261 | /* | |
262 | * Contrary to the ESPI range, the EPPI range is contiguous | |
263 | * to the PPI range in the registers, so let's adjust the | |
264 | * displacement accordingly. Consistency is overrated. | |
265 | */ | |
266 | *index = d->hwirq - EPPI_BASE_INTID + 32; | |
267 | return offset; | |
211bddd2 MZ |
268 | case ESPI_RANGE: |
269 | *index = d->hwirq - ESPI_BASE_INTID; | |
270 | switch (offset) { | |
271 | case GICD_ISENABLER: | |
272 | return GICD_ISENABLERnE; | |
273 | case GICD_ICENABLER: | |
274 | return GICD_ICENABLERnE; | |
275 | case GICD_ISPENDR: | |
276 | return GICD_ISPENDRnE; | |
277 | case GICD_ICPENDR: | |
278 | return GICD_ICPENDRnE; | |
279 | case GICD_ISACTIVER: | |
280 | return GICD_ISACTIVERnE; | |
281 | case GICD_ICACTIVER: | |
282 | return GICD_ICACTIVERnE; | |
283 | case GICD_IPRIORITYR: | |
284 | return GICD_IPRIORITYRnE; | |
285 | case GICD_ICFGR: | |
286 | return GICD_ICFGRnE; | |
287 | case GICD_IROUTER: | |
288 | return GICD_IROUTERnE; | |
289 | default: | |
290 | break; | |
291 | } | |
292 | break; | |
e91b036e MZ |
293 | default: |
294 | break; | |
295 | } | |
296 | ||
297 | WARN_ON(1); | |
298 | *index = d->hwirq; | |
299 | return offset; | |
300 | } | |
301 | ||
b594c6e2 MZ |
302 | static int gic_peek_irq(struct irq_data *d, u32 offset) |
303 | { | |
b594c6e2 | 304 | void __iomem *base; |
e91b036e MZ |
305 | u32 index, mask; |
306 | ||
307 | offset = convert_offset_index(d, offset, &index); | |
308 | mask = 1 << (index % 32); | |
b594c6e2 MZ |
309 | |
310 | if (gic_irq_in_rdist(d)) | |
311 | base = gic_data_rdist_sgi_base(); | |
312 | else | |
313 | base = gic_data.dist_base; | |
314 | ||
e91b036e | 315 | return !!(readl_relaxed(base + offset + (index / 32) * 4) & mask); |
b594c6e2 MZ |
316 | } |
317 | ||
021f6537 MZ |
318 | static void gic_poke_irq(struct irq_data *d, u32 offset) |
319 | { | |
021f6537 MZ |
320 | void (*rwp_wait)(void); |
321 | void __iomem *base; | |
e91b036e MZ |
322 | u32 index, mask; |
323 | ||
324 | offset = convert_offset_index(d, offset, &index); | |
325 | mask = 1 << (index % 32); | |
021f6537 MZ |
326 | |
327 | if (gic_irq_in_rdist(d)) { | |
328 | base = gic_data_rdist_sgi_base(); | |
329 | rwp_wait = gic_redist_wait_for_rwp; | |
330 | } else { | |
331 | base = gic_data.dist_base; | |
332 | rwp_wait = gic_dist_wait_for_rwp; | |
333 | } | |
334 | ||
e91b036e | 335 | writel_relaxed(mask, base + offset + (index / 32) * 4); |
021f6537 MZ |
336 | rwp_wait(); |
337 | } | |
338 | ||
021f6537 MZ |
339 | static void gic_mask_irq(struct irq_data *d) |
340 | { | |
341 | gic_poke_irq(d, GICD_ICENABLER); | |
342 | } | |
343 | ||
0b6a3da9 MZ |
344 | static void gic_eoimode1_mask_irq(struct irq_data *d) |
345 | { | |
346 | gic_mask_irq(d); | |
530bf353 MZ |
347 | /* |
348 | * When masking a forwarded interrupt, make sure it is | |
349 | * deactivated as well. | |
350 | * | |
351 | * This ensures that an interrupt that is getting | |
352 | * disabled/masked will not get "stuck", because there is | |
353 | * noone to deactivate it (guest is being terminated). | |
354 | */ | |
4df7f54d | 355 | if (irqd_is_forwarded_to_vcpu(d)) |
530bf353 | 356 | gic_poke_irq(d, GICD_ICACTIVER); |
0b6a3da9 MZ |
357 | } |
358 | ||
021f6537 MZ |
359 | static void gic_unmask_irq(struct irq_data *d) |
360 | { | |
361 | gic_poke_irq(d, GICD_ISENABLER); | |
362 | } | |
363 | ||
d98d0a99 JT |
364 | static inline bool gic_supports_nmi(void) |
365 | { | |
366 | return IS_ENABLED(CONFIG_ARM64_PSEUDO_NMI) && | |
367 | static_branch_likely(&supports_pseudo_nmis); | |
368 | } | |
369 | ||
b594c6e2 MZ |
370 | static int gic_irq_set_irqchip_state(struct irq_data *d, |
371 | enum irqchip_irq_state which, bool val) | |
372 | { | |
373 | u32 reg; | |
374 | ||
211bddd2 | 375 | if (d->hwirq >= 8192) /* PPI/SPI only */ |
b594c6e2 MZ |
376 | return -EINVAL; |
377 | ||
378 | switch (which) { | |
379 | case IRQCHIP_STATE_PENDING: | |
380 | reg = val ? GICD_ISPENDR : GICD_ICPENDR; | |
381 | break; | |
382 | ||
383 | case IRQCHIP_STATE_ACTIVE: | |
384 | reg = val ? GICD_ISACTIVER : GICD_ICACTIVER; | |
385 | break; | |
386 | ||
387 | case IRQCHIP_STATE_MASKED: | |
388 | reg = val ? GICD_ICENABLER : GICD_ISENABLER; | |
389 | break; | |
390 | ||
391 | default: | |
392 | return -EINVAL; | |
393 | } | |
394 | ||
395 | gic_poke_irq(d, reg); | |
396 | return 0; | |
397 | } | |
398 | ||
399 | static int gic_irq_get_irqchip_state(struct irq_data *d, | |
400 | enum irqchip_irq_state which, bool *val) | |
401 | { | |
211bddd2 | 402 | if (d->hwirq >= 8192) /* PPI/SPI only */ |
b594c6e2 MZ |
403 | return -EINVAL; |
404 | ||
405 | switch (which) { | |
406 | case IRQCHIP_STATE_PENDING: | |
407 | *val = gic_peek_irq(d, GICD_ISPENDR); | |
408 | break; | |
409 | ||
410 | case IRQCHIP_STATE_ACTIVE: | |
411 | *val = gic_peek_irq(d, GICD_ISACTIVER); | |
412 | break; | |
413 | ||
414 | case IRQCHIP_STATE_MASKED: | |
415 | *val = !gic_peek_irq(d, GICD_ISENABLER); | |
416 | break; | |
417 | ||
418 | default: | |
419 | return -EINVAL; | |
420 | } | |
421 | ||
422 | return 0; | |
423 | } | |
424 | ||
101b35f7 JT |
425 | static void gic_irq_set_prio(struct irq_data *d, u8 prio) |
426 | { | |
427 | void __iomem *base = gic_dist_base(d); | |
e91b036e | 428 | u32 offset, index; |
101b35f7 | 429 | |
e91b036e MZ |
430 | offset = convert_offset_index(d, GICD_IPRIORITYR, &index); |
431 | ||
432 | writeb_relaxed(prio, base + offset + index); | |
101b35f7 JT |
433 | } |
434 | ||
81a43273 MZ |
435 | static u32 gic_get_ppi_index(struct irq_data *d) |
436 | { | |
437 | switch (get_intid_range(d)) { | |
438 | case PPI_RANGE: | |
439 | return d->hwirq - 16; | |
5f51f803 MZ |
440 | case EPPI_RANGE: |
441 | return d->hwirq - EPPI_BASE_INTID + 16; | |
81a43273 MZ |
442 | default: |
443 | unreachable(); | |
444 | } | |
445 | } | |
446 | ||
101b35f7 JT |
447 | static int gic_irq_nmi_setup(struct irq_data *d) |
448 | { | |
449 | struct irq_desc *desc = irq_to_desc(d->irq); | |
450 | ||
451 | if (!gic_supports_nmi()) | |
452 | return -EINVAL; | |
453 | ||
454 | if (gic_peek_irq(d, GICD_ISENABLER)) { | |
455 | pr_err("Cannot set NMI property of enabled IRQ %u\n", d->irq); | |
456 | return -EINVAL; | |
457 | } | |
458 | ||
459 | /* | |
460 | * A secondary irq_chip should be in charge of LPI request, | |
461 | * it should not be possible to get there | |
462 | */ | |
463 | if (WARN_ON(gic_irq(d) >= 8192)) | |
464 | return -EINVAL; | |
465 | ||
466 | /* desc lock should already be held */ | |
81a43273 MZ |
467 | if (gic_irq_in_rdist(d)) { |
468 | u32 idx = gic_get_ppi_index(d); | |
469 | ||
101b35f7 | 470 | /* Setting up PPI as NMI, only switch handler for first NMI */ |
81a43273 MZ |
471 | if (!refcount_inc_not_zero(&ppi_nmi_refs[idx])) { |
472 | refcount_set(&ppi_nmi_refs[idx], 1); | |
101b35f7 JT |
473 | desc->handle_irq = handle_percpu_devid_fasteoi_nmi; |
474 | } | |
475 | } else { | |
476 | desc->handle_irq = handle_fasteoi_nmi; | |
477 | } | |
478 | ||
479 | gic_irq_set_prio(d, GICD_INT_NMI_PRI); | |
480 | ||
481 | return 0; | |
482 | } | |
483 | ||
484 | static void gic_irq_nmi_teardown(struct irq_data *d) | |
485 | { | |
486 | struct irq_desc *desc = irq_to_desc(d->irq); | |
487 | ||
488 | if (WARN_ON(!gic_supports_nmi())) | |
489 | return; | |
490 | ||
491 | if (gic_peek_irq(d, GICD_ISENABLER)) { | |
492 | pr_err("Cannot set NMI property of enabled IRQ %u\n", d->irq); | |
493 | return; | |
494 | } | |
495 | ||
496 | /* | |
497 | * A secondary irq_chip should be in charge of LPI request, | |
498 | * it should not be possible to get there | |
499 | */ | |
500 | if (WARN_ON(gic_irq(d) >= 8192)) | |
501 | return; | |
502 | ||
503 | /* desc lock should already be held */ | |
81a43273 MZ |
504 | if (gic_irq_in_rdist(d)) { |
505 | u32 idx = gic_get_ppi_index(d); | |
506 | ||
101b35f7 | 507 | /* Tearing down NMI, only switch handler for last NMI */ |
81a43273 | 508 | if (refcount_dec_and_test(&ppi_nmi_refs[idx])) |
101b35f7 JT |
509 | desc->handle_irq = handle_percpu_devid_irq; |
510 | } else { | |
511 | desc->handle_irq = handle_fasteoi_irq; | |
512 | } | |
513 | ||
514 | gic_irq_set_prio(d, GICD_INT_DEF_PRI); | |
515 | } | |
516 | ||
021f6537 MZ |
517 | static void gic_eoi_irq(struct irq_data *d) |
518 | { | |
519 | gic_write_eoir(gic_irq(d)); | |
520 | } | |
521 | ||
0b6a3da9 MZ |
522 | static void gic_eoimode1_eoi_irq(struct irq_data *d) |
523 | { | |
524 | /* | |
530bf353 MZ |
525 | * No need to deactivate an LPI, or an interrupt that |
526 | * is is getting forwarded to a vcpu. | |
0b6a3da9 | 527 | */ |
4df7f54d | 528 | if (gic_irq(d) >= 8192 || irqd_is_forwarded_to_vcpu(d)) |
0b6a3da9 MZ |
529 | return; |
530 | gic_write_dir(gic_irq(d)); | |
531 | } | |
532 | ||
021f6537 MZ |
533 | static int gic_set_type(struct irq_data *d, unsigned int type) |
534 | { | |
5f51f803 | 535 | enum gic_intid_range range; |
021f6537 MZ |
536 | unsigned int irq = gic_irq(d); |
537 | void (*rwp_wait)(void); | |
538 | void __iomem *base; | |
e91b036e | 539 | u32 offset, index; |
13d22e2e | 540 | int ret; |
021f6537 MZ |
541 | |
542 | /* Interrupt configuration for SGIs can't be changed */ | |
543 | if (irq < 16) | |
544 | return -EINVAL; | |
545 | ||
5f51f803 MZ |
546 | range = get_intid_range(d); |
547 | ||
fb7e7deb | 548 | /* SPIs have restrictions on the supported types */ |
5f51f803 MZ |
549 | if ((range == SPI_RANGE || range == ESPI_RANGE) && |
550 | type != IRQ_TYPE_LEVEL_HIGH && type != IRQ_TYPE_EDGE_RISING) | |
021f6537 MZ |
551 | return -EINVAL; |
552 | ||
553 | if (gic_irq_in_rdist(d)) { | |
554 | base = gic_data_rdist_sgi_base(); | |
555 | rwp_wait = gic_redist_wait_for_rwp; | |
556 | } else { | |
557 | base = gic_data.dist_base; | |
558 | rwp_wait = gic_dist_wait_for_rwp; | |
559 | } | |
560 | ||
e91b036e | 561 | offset = convert_offset_index(d, GICD_ICFGR, &index); |
13d22e2e | 562 | |
e91b036e | 563 | ret = gic_configure_irq(index, type, base + offset, rwp_wait); |
5f51f803 | 564 | if (ret && (range == PPI_RANGE || range == EPPI_RANGE)) { |
13d22e2e | 565 | /* Misconfigured PPIs are usually not fatal */ |
5f51f803 | 566 | pr_warn("GIC: PPI INTID%d is secure or misconfigured\n", irq); |
13d22e2e MZ |
567 | ret = 0; |
568 | } | |
569 | ||
570 | return ret; | |
021f6537 MZ |
571 | } |
572 | ||
530bf353 MZ |
573 | static int gic_irq_set_vcpu_affinity(struct irq_data *d, void *vcpu) |
574 | { | |
4df7f54d TG |
575 | if (vcpu) |
576 | irqd_set_forwarded_to_vcpu(d); | |
577 | else | |
578 | irqd_clr_forwarded_to_vcpu(d); | |
530bf353 MZ |
579 | return 0; |
580 | } | |
581 | ||
f6c86a41 | 582 | static u64 gic_mpidr_to_affinity(unsigned long mpidr) |
021f6537 MZ |
583 | { |
584 | u64 aff; | |
585 | ||
f6c86a41 | 586 | aff = ((u64)MPIDR_AFFINITY_LEVEL(mpidr, 3) << 32 | |
021f6537 MZ |
587 | MPIDR_AFFINITY_LEVEL(mpidr, 2) << 16 | |
588 | MPIDR_AFFINITY_LEVEL(mpidr, 1) << 8 | | |
589 | MPIDR_AFFINITY_LEVEL(mpidr, 0)); | |
590 | ||
591 | return aff; | |
592 | } | |
593 | ||
f32c9266 JT |
594 | static void gic_deactivate_unhandled(u32 irqnr) |
595 | { | |
596 | if (static_branch_likely(&supports_deactivate_key)) { | |
597 | if (irqnr < 8192) | |
598 | gic_write_dir(irqnr); | |
599 | } else { | |
600 | gic_write_eoir(irqnr); | |
601 | } | |
602 | } | |
603 | ||
604 | static inline void gic_handle_nmi(u32 irqnr, struct pt_regs *regs) | |
605 | { | |
17ce302f | 606 | bool irqs_enabled = interrupts_enabled(regs); |
f32c9266 JT |
607 | int err; |
608 | ||
17ce302f JT |
609 | if (irqs_enabled) |
610 | nmi_enter(); | |
611 | ||
f32c9266 JT |
612 | if (static_branch_likely(&supports_deactivate_key)) |
613 | gic_write_eoir(irqnr); | |
614 | /* | |
615 | * Leave the PSR.I bit set to prevent other NMIs to be | |
616 | * received while handling this one. | |
617 | * PSR.I will be restored when we ERET to the | |
618 | * interrupted context. | |
619 | */ | |
620 | err = handle_domain_nmi(gic_data.domain, irqnr, regs); | |
621 | if (err) | |
622 | gic_deactivate_unhandled(irqnr); | |
17ce302f JT |
623 | |
624 | if (irqs_enabled) | |
625 | nmi_exit(); | |
f32c9266 JT |
626 | } |
627 | ||
021f6537 MZ |
628 | static asmlinkage void __exception_irq_entry gic_handle_irq(struct pt_regs *regs) |
629 | { | |
f6c86a41 | 630 | u32 irqnr; |
021f6537 | 631 | |
342677d7 | 632 | irqnr = gic_read_iar(); |
021f6537 | 633 | |
f32c9266 JT |
634 | if (gic_supports_nmi() && |
635 | unlikely(gic_read_rpr() == GICD_INT_NMI_PRI)) { | |
636 | gic_handle_nmi(irqnr, regs); | |
637 | return; | |
638 | } | |
639 | ||
3f1f3234 JT |
640 | if (gic_prio_masking_enabled()) { |
641 | gic_pmr_mask_irqs(); | |
642 | gic_arch_enable_irqs(); | |
643 | } | |
644 | ||
211bddd2 MZ |
645 | /* Check for special IDs first */ |
646 | if ((irqnr >= 1020 && irqnr <= 1023)) | |
647 | return; | |
648 | ||
649 | /* Treat anything but SGIs in a uniform way */ | |
650 | if (likely(irqnr > 15)) { | |
342677d7 | 651 | int err; |
0b6a3da9 | 652 | |
342677d7 JT |
653 | if (static_branch_likely(&supports_deactivate_key)) |
654 | gic_write_eoir(irqnr); | |
655 | else | |
656 | isb(); | |
657 | ||
658 | err = handle_domain_irq(gic_data.domain, irqnr, regs); | |
659 | if (err) { | |
660 | WARN_ONCE(true, "Unexpected interrupt received!\n"); | |
f32c9266 | 661 | gic_deactivate_unhandled(irqnr); |
021f6537 | 662 | } |
342677d7 JT |
663 | return; |
664 | } | |
665 | if (irqnr < 16) { | |
666 | gic_write_eoir(irqnr); | |
667 | if (static_branch_likely(&supports_deactivate_key)) | |
668 | gic_write_dir(irqnr); | |
021f6537 | 669 | #ifdef CONFIG_SMP |
342677d7 JT |
670 | /* |
671 | * Unlike GICv2, we don't need an smp_rmb() here. | |
672 | * The control dependency from gic_read_iar to | |
673 | * the ISB in gic_write_eoir is enough to ensure | |
674 | * that any shared data read by handle_IPI will | |
675 | * be read after the ACK. | |
676 | */ | |
677 | handle_IPI(irqnr, regs); | |
021f6537 | 678 | #else |
342677d7 | 679 | WARN_ONCE(true, "Unexpected SGI received!\n"); |
021f6537 | 680 | #endif |
342677d7 | 681 | } |
021f6537 MZ |
682 | } |
683 | ||
b5cf6073 JT |
684 | static u32 gic_get_pribits(void) |
685 | { | |
686 | u32 pribits; | |
687 | ||
688 | pribits = gic_read_ctlr(); | |
689 | pribits &= ICC_CTLR_EL1_PRI_BITS_MASK; | |
690 | pribits >>= ICC_CTLR_EL1_PRI_BITS_SHIFT; | |
691 | pribits++; | |
692 | ||
693 | return pribits; | |
694 | } | |
695 | ||
696 | static bool gic_has_group0(void) | |
697 | { | |
698 | u32 val; | |
e7932188 JT |
699 | u32 old_pmr; |
700 | ||
701 | old_pmr = gic_read_pmr(); | |
b5cf6073 JT |
702 | |
703 | /* | |
704 | * Let's find out if Group0 is under control of EL3 or not by | |
705 | * setting the highest possible, non-zero priority in PMR. | |
706 | * | |
707 | * If SCR_EL3.FIQ is set, the priority gets shifted down in | |
708 | * order for the CPU interface to set bit 7, and keep the | |
709 | * actual priority in the non-secure range. In the process, it | |
710 | * looses the least significant bit and the actual priority | |
711 | * becomes 0x80. Reading it back returns 0, indicating that | |
712 | * we're don't have access to Group0. | |
713 | */ | |
714 | gic_write_pmr(BIT(8 - gic_get_pribits())); | |
715 | val = gic_read_pmr(); | |
716 | ||
e7932188 JT |
717 | gic_write_pmr(old_pmr); |
718 | ||
b5cf6073 JT |
719 | return val != 0; |
720 | } | |
721 | ||
021f6537 MZ |
722 | static void __init gic_dist_init(void) |
723 | { | |
724 | unsigned int i; | |
725 | u64 affinity; | |
726 | void __iomem *base = gic_data.dist_base; | |
0b04758b | 727 | u32 val; |
021f6537 MZ |
728 | |
729 | /* Disable the distributor */ | |
730 | writel_relaxed(0, base + GICD_CTLR); | |
731 | gic_dist_wait_for_rwp(); | |
732 | ||
7c9b9730 MZ |
733 | /* |
734 | * Configure SPIs as non-secure Group-1. This will only matter | |
735 | * if the GIC only has a single security state. This will not | |
736 | * do the right thing if the kernel is running in secure mode, | |
737 | * but that's not the intended use case anyway. | |
738 | */ | |
211bddd2 | 739 | for (i = 32; i < GIC_LINE_NR; i += 32) |
7c9b9730 MZ |
740 | writel_relaxed(~0, base + GICD_IGROUPR + i / 8); |
741 | ||
211bddd2 MZ |
742 | /* Extended SPI range, not handled by the GICv2/GICv3 common code */ |
743 | for (i = 0; i < GIC_ESPI_NR; i += 32) { | |
744 | writel_relaxed(~0U, base + GICD_ICENABLERnE + i / 8); | |
745 | writel_relaxed(~0U, base + GICD_ICACTIVERnE + i / 8); | |
746 | } | |
747 | ||
748 | for (i = 0; i < GIC_ESPI_NR; i += 32) | |
749 | writel_relaxed(~0U, base + GICD_IGROUPRnE + i / 8); | |
750 | ||
751 | for (i = 0; i < GIC_ESPI_NR; i += 16) | |
752 | writel_relaxed(0, base + GICD_ICFGRnE + i / 4); | |
753 | ||
754 | for (i = 0; i < GIC_ESPI_NR; i += 4) | |
755 | writel_relaxed(GICD_INT_DEF_PRI_X4, base + GICD_IPRIORITYRnE + i); | |
756 | ||
757 | /* Now do the common stuff, and wait for the distributor to drain */ | |
758 | gic_dist_config(base, GIC_LINE_NR, gic_dist_wait_for_rwp); | |
021f6537 | 759 | |
0b04758b MZ |
760 | val = GICD_CTLR_ARE_NS | GICD_CTLR_ENABLE_G1A | GICD_CTLR_ENABLE_G1; |
761 | if (gic_data.rdists.gicd_typer2 & GICD_TYPER2_nASSGIcap) { | |
762 | pr_info("Enabling SGIs without active state\n"); | |
763 | val |= GICD_CTLR_nASSGIreq; | |
764 | } | |
765 | ||
021f6537 | 766 | /* Enable distributor with ARE, Group1 */ |
0b04758b | 767 | writel_relaxed(val, base + GICD_CTLR); |
021f6537 MZ |
768 | |
769 | /* | |
770 | * Set all global interrupts to the boot CPU only. ARE must be | |
771 | * enabled. | |
772 | */ | |
773 | affinity = gic_mpidr_to_affinity(cpu_logical_map(smp_processor_id())); | |
211bddd2 | 774 | for (i = 32; i < GIC_LINE_NR; i++) |
72c97126 | 775 | gic_write_irouter(affinity, base + GICD_IROUTER + i * 8); |
211bddd2 MZ |
776 | |
777 | for (i = 0; i < GIC_ESPI_NR; i++) | |
778 | gic_write_irouter(affinity, base + GICD_IROUTERnE + i * 8); | |
021f6537 MZ |
779 | } |
780 | ||
0d94ded2 | 781 | static int gic_iterate_rdists(int (*fn)(struct redist_region *, void __iomem *)) |
021f6537 | 782 | { |
0d94ded2 | 783 | int ret = -ENODEV; |
021f6537 MZ |
784 | int i; |
785 | ||
f5c1434c MZ |
786 | for (i = 0; i < gic_data.nr_redist_regions; i++) { |
787 | void __iomem *ptr = gic_data.redist_regions[i].redist_base; | |
0d94ded2 | 788 | u64 typer; |
021f6537 MZ |
789 | u32 reg; |
790 | ||
791 | reg = readl_relaxed(ptr + GICR_PIDR2) & GIC_PIDR2_ARCH_MASK; | |
792 | if (reg != GIC_PIDR2_ARCH_GICv3 && | |
793 | reg != GIC_PIDR2_ARCH_GICv4) { /* We're in trouble... */ | |
794 | pr_warn("No redistributor present @%p\n", ptr); | |
795 | break; | |
796 | } | |
797 | ||
798 | do { | |
72c97126 | 799 | typer = gic_read_typer(ptr + GICR_TYPER); |
0d94ded2 MZ |
800 | ret = fn(gic_data.redist_regions + i, ptr); |
801 | if (!ret) | |
021f6537 | 802 | return 0; |
021f6537 | 803 | |
b70fb7af TN |
804 | if (gic_data.redist_regions[i].single_redist) |
805 | break; | |
806 | ||
021f6537 MZ |
807 | if (gic_data.redist_stride) { |
808 | ptr += gic_data.redist_stride; | |
809 | } else { | |
810 | ptr += SZ_64K * 2; /* Skip RD_base + SGI_base */ | |
811 | if (typer & GICR_TYPER_VLPIS) | |
812 | ptr += SZ_64K * 2; /* Skip VLPI_base + reserved page */ | |
813 | } | |
814 | } while (!(typer & GICR_TYPER_LAST)); | |
815 | } | |
816 | ||
0d94ded2 MZ |
817 | return ret ? -ENODEV : 0; |
818 | } | |
819 | ||
820 | static int __gic_populate_rdist(struct redist_region *region, void __iomem *ptr) | |
821 | { | |
822 | unsigned long mpidr = cpu_logical_map(smp_processor_id()); | |
823 | u64 typer; | |
824 | u32 aff; | |
825 | ||
826 | /* | |
827 | * Convert affinity to a 32bit value that can be matched to | |
828 | * GICR_TYPER bits [63:32]. | |
829 | */ | |
830 | aff = (MPIDR_AFFINITY_LEVEL(mpidr, 3) << 24 | | |
831 | MPIDR_AFFINITY_LEVEL(mpidr, 2) << 16 | | |
832 | MPIDR_AFFINITY_LEVEL(mpidr, 1) << 8 | | |
833 | MPIDR_AFFINITY_LEVEL(mpidr, 0)); | |
834 | ||
835 | typer = gic_read_typer(ptr + GICR_TYPER); | |
836 | if ((typer >> 32) == aff) { | |
837 | u64 offset = ptr - region->redist_base; | |
9058a4e9 | 838 | raw_spin_lock_init(&gic_data_rdist()->rd_lock); |
0d94ded2 MZ |
839 | gic_data_rdist_rd_base() = ptr; |
840 | gic_data_rdist()->phys_base = region->phys_base + offset; | |
841 | ||
842 | pr_info("CPU%d: found redistributor %lx region %d:%pa\n", | |
843 | smp_processor_id(), mpidr, | |
844 | (int)(region - gic_data.redist_regions), | |
845 | &gic_data_rdist()->phys_base); | |
846 | return 0; | |
847 | } | |
848 | ||
849 | /* Try next one */ | |
850 | return 1; | |
851 | } | |
852 | ||
853 | static int gic_populate_rdist(void) | |
854 | { | |
855 | if (gic_iterate_rdists(__gic_populate_rdist) == 0) | |
856 | return 0; | |
857 | ||
021f6537 | 858 | /* We couldn't even deal with ourselves... */ |
f6c86a41 | 859 | WARN(true, "CPU%d: mpidr %lx has no re-distributor!\n", |
0d94ded2 MZ |
860 | smp_processor_id(), |
861 | (unsigned long)cpu_logical_map(smp_processor_id())); | |
021f6537 MZ |
862 | return -ENODEV; |
863 | } | |
864 | ||
1a60e1e6 MZ |
865 | static int __gic_update_rdist_properties(struct redist_region *region, |
866 | void __iomem *ptr) | |
0edc23ea MZ |
867 | { |
868 | u64 typer = gic_read_typer(ptr + GICR_TYPER); | |
b25319d2 | 869 | |
0edc23ea | 870 | gic_data.rdists.has_vlpis &= !!(typer & GICR_TYPER_VLPIS); |
b25319d2 MZ |
871 | |
872 | /* RVPEID implies some form of DirectLPI, no matter what the doc says... :-/ */ | |
873 | gic_data.rdists.has_rvpeid &= !!(typer & GICR_TYPER_RVPEID); | |
874 | gic_data.rdists.has_direct_lpi &= (!!(typer & GICR_TYPER_DirectLPIS) | | |
875 | gic_data.rdists.has_rvpeid); | |
96806229 | 876 | gic_data.rdists.has_vpend_valid_dirty &= !!(typer & GICR_TYPER_DIRTY); |
b25319d2 MZ |
877 | |
878 | /* Detect non-sensical configurations */ | |
879 | if (WARN_ON_ONCE(gic_data.rdists.has_rvpeid && !gic_data.rdists.has_vlpis)) { | |
880 | gic_data.rdists.has_direct_lpi = false; | |
881 | gic_data.rdists.has_vlpis = false; | |
882 | gic_data.rdists.has_rvpeid = false; | |
883 | } | |
884 | ||
5f51f803 | 885 | gic_data.ppi_nr = min(GICR_TYPER_NR_PPIS(typer), gic_data.ppi_nr); |
0edc23ea MZ |
886 | |
887 | return 1; | |
888 | } | |
889 | ||
1a60e1e6 | 890 | static void gic_update_rdist_properties(void) |
0edc23ea | 891 | { |
1a60e1e6 MZ |
892 | gic_data.ppi_nr = UINT_MAX; |
893 | gic_iterate_rdists(__gic_update_rdist_properties); | |
894 | if (WARN_ON(gic_data.ppi_nr == UINT_MAX)) | |
895 | gic_data.ppi_nr = 0; | |
896 | pr_info("%d PPIs implemented\n", gic_data.ppi_nr); | |
96806229 MZ |
897 | if (gic_data.rdists.has_vlpis) |
898 | pr_info("GICv4 features: %s%s%s\n", | |
899 | gic_data.rdists.has_direct_lpi ? "DirectLPI " : "", | |
900 | gic_data.rdists.has_rvpeid ? "RVPEID " : "", | |
901 | gic_data.rdists.has_vpend_valid_dirty ? "Valid+Dirty " : ""); | |
0edc23ea MZ |
902 | } |
903 | ||
d98d0a99 JT |
904 | /* Check whether it's single security state view */ |
905 | static inline bool gic_dist_security_disabled(void) | |
906 | { | |
907 | return readl_relaxed(gic_data.dist_base + GICD_CTLR) & GICD_CTLR_DS; | |
908 | } | |
909 | ||
3708d52f SH |
910 | static void gic_cpu_sys_reg_init(void) |
911 | { | |
eda0d04a SD |
912 | int i, cpu = smp_processor_id(); |
913 | u64 mpidr = cpu_logical_map(cpu); | |
914 | u64 need_rss = MPIDR_RS(mpidr); | |
33625282 | 915 | bool group0; |
b5cf6073 | 916 | u32 pribits; |
eda0d04a | 917 | |
7cabd008 MZ |
918 | /* |
919 | * Need to check that the SRE bit has actually been set. If | |
920 | * not, it means that SRE is disabled at EL2. We're going to | |
921 | * die painfully, and there is nothing we can do about it. | |
922 | * | |
923 | * Kindly inform the luser. | |
924 | */ | |
925 | if (!gic_enable_sre()) | |
926 | pr_err("GIC: unable to set SRE (disabled at EL2), panic ahead\n"); | |
3708d52f | 927 | |
b5cf6073 | 928 | pribits = gic_get_pribits(); |
33625282 | 929 | |
b5cf6073 | 930 | group0 = gic_has_group0(); |
33625282 | 931 | |
3708d52f | 932 | /* Set priority mask register */ |
d98d0a99 | 933 | if (!gic_prio_masking_enabled()) { |
e7932188 | 934 | write_gicreg(DEFAULT_PMR_VALUE, ICC_PMR_EL1); |
d98d0a99 JT |
935 | } else { |
936 | /* | |
937 | * Mismatch configuration with boot CPU, the system is likely | |
938 | * to die as interrupt masking will not work properly on all | |
939 | * CPUs | |
940 | */ | |
941 | WARN_ON(gic_supports_nmi() && group0 && | |
942 | !gic_dist_security_disabled()); | |
943 | } | |
3708d52f | 944 | |
91ef8442 DT |
945 | /* |
946 | * Some firmwares hand over to the kernel with the BPR changed from | |
947 | * its reset value (and with a value large enough to prevent | |
948 | * any pre-emptive interrupts from working at all). Writing a zero | |
949 | * to BPR restores is reset value. | |
950 | */ | |
951 | gic_write_bpr1(0); | |
952 | ||
d01d3274 | 953 | if (static_branch_likely(&supports_deactivate_key)) { |
0b6a3da9 MZ |
954 | /* EOI drops priority only (mode 1) */ |
955 | gic_write_ctlr(ICC_CTLR_EL1_EOImode_drop); | |
956 | } else { | |
957 | /* EOI deactivates interrupt too (mode 0) */ | |
958 | gic_write_ctlr(ICC_CTLR_EL1_EOImode_drop_dir); | |
959 | } | |
3708d52f | 960 | |
33625282 MZ |
961 | /* Always whack Group0 before Group1 */ |
962 | if (group0) { | |
963 | switch(pribits) { | |
964 | case 8: | |
965 | case 7: | |
966 | write_gicreg(0, ICC_AP0R3_EL1); | |
967 | write_gicreg(0, ICC_AP0R2_EL1); | |
52f8c8b3 | 968 | /* Fall through */ |
33625282 MZ |
969 | case 6: |
970 | write_gicreg(0, ICC_AP0R1_EL1); | |
52f8c8b3 | 971 | /* Fall through */ |
33625282 MZ |
972 | case 5: |
973 | case 4: | |
974 | write_gicreg(0, ICC_AP0R0_EL1); | |
975 | } | |
976 | ||
977 | isb(); | |
978 | } | |
d6062a6d | 979 | |
33625282 | 980 | switch(pribits) { |
d6062a6d MZ |
981 | case 8: |
982 | case 7: | |
d6062a6d | 983 | write_gicreg(0, ICC_AP1R3_EL1); |
d6062a6d | 984 | write_gicreg(0, ICC_AP1R2_EL1); |
52f8c8b3 | 985 | /* Fall through */ |
d6062a6d | 986 | case 6: |
d6062a6d | 987 | write_gicreg(0, ICC_AP1R1_EL1); |
52f8c8b3 | 988 | /* Fall through */ |
d6062a6d MZ |
989 | case 5: |
990 | case 4: | |
d6062a6d MZ |
991 | write_gicreg(0, ICC_AP1R0_EL1); |
992 | } | |
993 | ||
994 | isb(); | |
995 | ||
3708d52f SH |
996 | /* ... and let's hit the road... */ |
997 | gic_write_grpen1(1); | |
eda0d04a SD |
998 | |
999 | /* Keep the RSS capability status in per_cpu variable */ | |
1000 | per_cpu(has_rss, cpu) = !!(gic_read_ctlr() & ICC_CTLR_EL1_RSS); | |
1001 | ||
1002 | /* Check all the CPUs have capable of sending SGIs to other CPUs */ | |
1003 | for_each_online_cpu(i) { | |
1004 | bool have_rss = per_cpu(has_rss, i) && per_cpu(has_rss, cpu); | |
1005 | ||
1006 | need_rss |= MPIDR_RS(cpu_logical_map(i)); | |
1007 | if (need_rss && (!have_rss)) | |
1008 | pr_crit("CPU%d (%lx) can't SGI CPU%d (%lx), no RSS\n", | |
1009 | cpu, (unsigned long)mpidr, | |
1010 | i, (unsigned long)cpu_logical_map(i)); | |
1011 | } | |
1012 | ||
1013 | /** | |
1014 | * GIC spec says, when ICC_CTLR_EL1.RSS==1 and GICD_TYPER.RSS==0, | |
1015 | * writing ICC_ASGI1R_EL1 register with RS != 0 is a CONSTRAINED | |
1016 | * UNPREDICTABLE choice of : | |
1017 | * - The write is ignored. | |
1018 | * - The RS field is treated as 0. | |
1019 | */ | |
1020 | if (need_rss && (!gic_data.has_rss)) | |
1021 | pr_crit_once("RSS is required but GICD doesn't support it\n"); | |
3708d52f SH |
1022 | } |
1023 | ||
f736d65d MZ |
1024 | static bool gicv3_nolpi; |
1025 | ||
1026 | static int __init gicv3_nolpi_cfg(char *buf) | |
1027 | { | |
1028 | return strtobool(buf, &gicv3_nolpi); | |
1029 | } | |
1030 | early_param("irqchip.gicv3_nolpi", gicv3_nolpi_cfg); | |
1031 | ||
da33f31d MZ |
1032 | static int gic_dist_supports_lpis(void) |
1033 | { | |
d38a71c5 MZ |
1034 | return (IS_ENABLED(CONFIG_ARM_GIC_V3_ITS) && |
1035 | !!(readl_relaxed(gic_data.dist_base + GICD_TYPER) & GICD_TYPER_LPIS) && | |
1036 | !gicv3_nolpi); | |
da33f31d MZ |
1037 | } |
1038 | ||
021f6537 MZ |
1039 | static void gic_cpu_init(void) |
1040 | { | |
1041 | void __iomem *rbase; | |
1a60e1e6 | 1042 | int i; |
021f6537 MZ |
1043 | |
1044 | /* Register ourselves with the rest of the world */ | |
1045 | if (gic_populate_rdist()) | |
1046 | return; | |
1047 | ||
a2c22510 | 1048 | gic_enable_redist(true); |
021f6537 | 1049 | |
ad5a78d3 MZ |
1050 | WARN((gic_data.ppi_nr > 16 || GIC_ESPI_NR != 0) && |
1051 | !(gic_read_ctlr() & ICC_CTLR_EL1_ExtRange), | |
1052 | "Distributor has extended ranges, but CPU%d doesn't\n", | |
1053 | smp_processor_id()); | |
1054 | ||
021f6537 MZ |
1055 | rbase = gic_data_rdist_sgi_base(); |
1056 | ||
7c9b9730 | 1057 | /* Configure SGIs/PPIs as non-secure Group-1 */ |
1a60e1e6 MZ |
1058 | for (i = 0; i < gic_data.ppi_nr + 16; i += 32) |
1059 | writel_relaxed(~0, rbase + GICR_IGROUPR0 + i / 8); | |
7c9b9730 | 1060 | |
1a60e1e6 | 1061 | gic_cpu_config(rbase, gic_data.ppi_nr + 16, gic_redist_wait_for_rwp); |
021f6537 | 1062 | |
3708d52f SH |
1063 | /* initialise system registers */ |
1064 | gic_cpu_sys_reg_init(); | |
021f6537 MZ |
1065 | } |
1066 | ||
1067 | #ifdef CONFIG_SMP | |
6670a6d8 | 1068 | |
eda0d04a SD |
1069 | #define MPIDR_TO_SGI_RS(mpidr) (MPIDR_RS(mpidr) << ICC_SGI1R_RS_SHIFT) |
1070 | #define MPIDR_TO_SGI_CLUSTER_ID(mpidr) ((mpidr) & ~0xFUL) | |
1071 | ||
6670a6d8 | 1072 | static int gic_starting_cpu(unsigned int cpu) |
021f6537 | 1073 | { |
6670a6d8 | 1074 | gic_cpu_init(); |
d38a71c5 MZ |
1075 | |
1076 | if (gic_dist_supports_lpis()) | |
1077 | its_cpu_init(); | |
1078 | ||
6670a6d8 | 1079 | return 0; |
021f6537 MZ |
1080 | } |
1081 | ||
021f6537 | 1082 | static u16 gic_compute_target_list(int *base_cpu, const struct cpumask *mask, |
f6c86a41 | 1083 | unsigned long cluster_id) |
021f6537 | 1084 | { |
727653d6 | 1085 | int next_cpu, cpu = *base_cpu; |
f6c86a41 | 1086 | unsigned long mpidr = cpu_logical_map(cpu); |
021f6537 MZ |
1087 | u16 tlist = 0; |
1088 | ||
1089 | while (cpu < nr_cpu_ids) { | |
021f6537 MZ |
1090 | tlist |= 1 << (mpidr & 0xf); |
1091 | ||
727653d6 JM |
1092 | next_cpu = cpumask_next(cpu, mask); |
1093 | if (next_cpu >= nr_cpu_ids) | |
021f6537 | 1094 | goto out; |
727653d6 | 1095 | cpu = next_cpu; |
021f6537 MZ |
1096 | |
1097 | mpidr = cpu_logical_map(cpu); | |
1098 | ||
eda0d04a | 1099 | if (cluster_id != MPIDR_TO_SGI_CLUSTER_ID(mpidr)) { |
021f6537 MZ |
1100 | cpu--; |
1101 | goto out; | |
1102 | } | |
1103 | } | |
1104 | out: | |
1105 | *base_cpu = cpu; | |
1106 | return tlist; | |
1107 | } | |
1108 | ||
7e580278 AP |
1109 | #define MPIDR_TO_SGI_AFFINITY(cluster_id, level) \ |
1110 | (MPIDR_AFFINITY_LEVEL(cluster_id, level) \ | |
1111 | << ICC_SGI1R_AFFINITY_## level ##_SHIFT) | |
1112 | ||
021f6537 MZ |
1113 | static void gic_send_sgi(u64 cluster_id, u16 tlist, unsigned int irq) |
1114 | { | |
1115 | u64 val; | |
1116 | ||
7e580278 AP |
1117 | val = (MPIDR_TO_SGI_AFFINITY(cluster_id, 3) | |
1118 | MPIDR_TO_SGI_AFFINITY(cluster_id, 2) | | |
1119 | irq << ICC_SGI1R_SGI_ID_SHIFT | | |
1120 | MPIDR_TO_SGI_AFFINITY(cluster_id, 1) | | |
eda0d04a | 1121 | MPIDR_TO_SGI_RS(cluster_id) | |
7e580278 | 1122 | tlist << ICC_SGI1R_TARGET_LIST_SHIFT); |
021f6537 | 1123 | |
b6dd4d83 | 1124 | pr_devel("CPU%d: ICC_SGI1R_EL1 %llx\n", smp_processor_id(), val); |
021f6537 MZ |
1125 | gic_write_sgi1r(val); |
1126 | } | |
1127 | ||
1128 | static void gic_raise_softirq(const struct cpumask *mask, unsigned int irq) | |
1129 | { | |
1130 | int cpu; | |
1131 | ||
1132 | if (WARN_ON(irq >= 16)) | |
1133 | return; | |
1134 | ||
1135 | /* | |
1136 | * Ensure that stores to Normal memory are visible to the | |
1137 | * other CPUs before issuing the IPI. | |
1138 | */ | |
21ec30c0 | 1139 | wmb(); |
021f6537 | 1140 | |
f9b531fe | 1141 | for_each_cpu(cpu, mask) { |
eda0d04a | 1142 | u64 cluster_id = MPIDR_TO_SGI_CLUSTER_ID(cpu_logical_map(cpu)); |
021f6537 MZ |
1143 | u16 tlist; |
1144 | ||
1145 | tlist = gic_compute_target_list(&cpu, mask, cluster_id); | |
1146 | gic_send_sgi(cluster_id, tlist, irq); | |
1147 | } | |
1148 | ||
1149 | /* Force the above writes to ICC_SGI1R_EL1 to be executed */ | |
1150 | isb(); | |
1151 | } | |
1152 | ||
1153 | static void gic_smp_init(void) | |
1154 | { | |
1155 | set_smp_cross_call(gic_raise_softirq); | |
6896bcd1 | 1156 | cpuhp_setup_state_nocalls(CPUHP_AP_IRQ_GIC_STARTING, |
73c1b41e TG |
1157 | "irqchip/arm/gicv3:starting", |
1158 | gic_starting_cpu, NULL); | |
021f6537 MZ |
1159 | } |
1160 | ||
1161 | static int gic_set_affinity(struct irq_data *d, const struct cpumask *mask_val, | |
1162 | bool force) | |
1163 | { | |
65a30f8b | 1164 | unsigned int cpu; |
e91b036e | 1165 | u32 offset, index; |
021f6537 MZ |
1166 | void __iomem *reg; |
1167 | int enabled; | |
1168 | u64 val; | |
1169 | ||
65a30f8b SP |
1170 | if (force) |
1171 | cpu = cpumask_first(mask_val); | |
1172 | else | |
1173 | cpu = cpumask_any_and(mask_val, cpu_online_mask); | |
1174 | ||
866d7c1b SP |
1175 | if (cpu >= nr_cpu_ids) |
1176 | return -EINVAL; | |
1177 | ||
021f6537 MZ |
1178 | if (gic_irq_in_rdist(d)) |
1179 | return -EINVAL; | |
1180 | ||
1181 | /* If interrupt was enabled, disable it first */ | |
1182 | enabled = gic_peek_irq(d, GICD_ISENABLER); | |
1183 | if (enabled) | |
1184 | gic_mask_irq(d); | |
1185 | ||
e91b036e MZ |
1186 | offset = convert_offset_index(d, GICD_IROUTER, &index); |
1187 | reg = gic_dist_base(d) + offset + (index * 8); | |
021f6537 MZ |
1188 | val = gic_mpidr_to_affinity(cpu_logical_map(cpu)); |
1189 | ||
72c97126 | 1190 | gic_write_irouter(val, reg); |
021f6537 MZ |
1191 | |
1192 | /* | |
1193 | * If the interrupt was enabled, enabled it again. Otherwise, | |
1194 | * just wait for the distributor to have digested our changes. | |
1195 | */ | |
1196 | if (enabled) | |
1197 | gic_unmask_irq(d); | |
1198 | else | |
1199 | gic_dist_wait_for_rwp(); | |
1200 | ||
956ae91a MZ |
1201 | irq_data_update_effective_affinity(d, cpumask_of(cpu)); |
1202 | ||
0fc6fa29 | 1203 | return IRQ_SET_MASK_OK_DONE; |
021f6537 MZ |
1204 | } |
1205 | #else | |
1206 | #define gic_set_affinity NULL | |
1207 | #define gic_smp_init() do { } while(0) | |
1208 | #endif | |
1209 | ||
3708d52f SH |
1210 | #ifdef CONFIG_CPU_PM |
1211 | static int gic_cpu_pm_notifier(struct notifier_block *self, | |
1212 | unsigned long cmd, void *v) | |
1213 | { | |
1214 | if (cmd == CPU_PM_EXIT) { | |
ccd9432a SH |
1215 | if (gic_dist_security_disabled()) |
1216 | gic_enable_redist(true); | |
3708d52f | 1217 | gic_cpu_sys_reg_init(); |
ccd9432a | 1218 | } else if (cmd == CPU_PM_ENTER && gic_dist_security_disabled()) { |
3708d52f SH |
1219 | gic_write_grpen1(0); |
1220 | gic_enable_redist(false); | |
1221 | } | |
1222 | return NOTIFY_OK; | |
1223 | } | |
1224 | ||
1225 | static struct notifier_block gic_cpu_pm_notifier_block = { | |
1226 | .notifier_call = gic_cpu_pm_notifier, | |
1227 | }; | |
1228 | ||
1229 | static void gic_cpu_pm_init(void) | |
1230 | { | |
1231 | cpu_pm_register_notifier(&gic_cpu_pm_notifier_block); | |
1232 | } | |
1233 | ||
1234 | #else | |
1235 | static inline void gic_cpu_pm_init(void) { } | |
1236 | #endif /* CONFIG_CPU_PM */ | |
1237 | ||
021f6537 MZ |
1238 | static struct irq_chip gic_chip = { |
1239 | .name = "GICv3", | |
1240 | .irq_mask = gic_mask_irq, | |
1241 | .irq_unmask = gic_unmask_irq, | |
1242 | .irq_eoi = gic_eoi_irq, | |
1243 | .irq_set_type = gic_set_type, | |
1244 | .irq_set_affinity = gic_set_affinity, | |
b594c6e2 MZ |
1245 | .irq_get_irqchip_state = gic_irq_get_irqchip_state, |
1246 | .irq_set_irqchip_state = gic_irq_set_irqchip_state, | |
101b35f7 JT |
1247 | .irq_nmi_setup = gic_irq_nmi_setup, |
1248 | .irq_nmi_teardown = gic_irq_nmi_teardown, | |
4110b5cb MZ |
1249 | .flags = IRQCHIP_SET_TYPE_MASKED | |
1250 | IRQCHIP_SKIP_SET_WAKE | | |
1251 | IRQCHIP_MASK_ON_SUSPEND, | |
021f6537 MZ |
1252 | }; |
1253 | ||
0b6a3da9 MZ |
1254 | static struct irq_chip gic_eoimode1_chip = { |
1255 | .name = "GICv3", | |
1256 | .irq_mask = gic_eoimode1_mask_irq, | |
1257 | .irq_unmask = gic_unmask_irq, | |
1258 | .irq_eoi = gic_eoimode1_eoi_irq, | |
1259 | .irq_set_type = gic_set_type, | |
1260 | .irq_set_affinity = gic_set_affinity, | |
1261 | .irq_get_irqchip_state = gic_irq_get_irqchip_state, | |
1262 | .irq_set_irqchip_state = gic_irq_set_irqchip_state, | |
530bf353 | 1263 | .irq_set_vcpu_affinity = gic_irq_set_vcpu_affinity, |
101b35f7 JT |
1264 | .irq_nmi_setup = gic_irq_nmi_setup, |
1265 | .irq_nmi_teardown = gic_irq_nmi_teardown, | |
4110b5cb MZ |
1266 | .flags = IRQCHIP_SET_TYPE_MASKED | |
1267 | IRQCHIP_SKIP_SET_WAKE | | |
1268 | IRQCHIP_MASK_ON_SUSPEND, | |
0b6a3da9 MZ |
1269 | }; |
1270 | ||
021f6537 MZ |
1271 | static int gic_irq_domain_map(struct irq_domain *d, unsigned int irq, |
1272 | irq_hw_number_t hw) | |
1273 | { | |
0b6a3da9 MZ |
1274 | struct irq_chip *chip = &gic_chip; |
1275 | ||
d01d3274 | 1276 | if (static_branch_likely(&supports_deactivate_key)) |
0b6a3da9 MZ |
1277 | chip = &gic_eoimode1_chip; |
1278 | ||
e91b036e MZ |
1279 | switch (__get_intid_range(hw)) { |
1280 | case PPI_RANGE: | |
5f51f803 | 1281 | case EPPI_RANGE: |
021f6537 | 1282 | irq_set_percpu_devid(irq); |
0b6a3da9 | 1283 | irq_domain_set_info(d, irq, hw, chip, d->host_data, |
443acc4f | 1284 | handle_percpu_devid_irq, NULL, NULL); |
d17cab44 | 1285 | irq_set_status_flags(irq, IRQ_NOAUTOEN); |
e91b036e MZ |
1286 | break; |
1287 | ||
1288 | case SPI_RANGE: | |
211bddd2 | 1289 | case ESPI_RANGE: |
0b6a3da9 | 1290 | irq_domain_set_info(d, irq, hw, chip, d->host_data, |
443acc4f | 1291 | handle_fasteoi_irq, NULL, NULL); |
d17cab44 | 1292 | irq_set_probe(irq); |
956ae91a | 1293 | irqd_set_single_target(irq_desc_get_irq_data(irq_to_desc(irq))); |
e91b036e MZ |
1294 | break; |
1295 | ||
1296 | case LPI_RANGE: | |
da33f31d MZ |
1297 | if (!gic_dist_supports_lpis()) |
1298 | return -EPERM; | |
0b6a3da9 | 1299 | irq_domain_set_info(d, irq, hw, chip, d->host_data, |
da33f31d | 1300 | handle_fasteoi_irq, NULL, NULL); |
e91b036e MZ |
1301 | break; |
1302 | ||
1303 | default: | |
1304 | return -EPERM; | |
da33f31d MZ |
1305 | } |
1306 | ||
021f6537 MZ |
1307 | return 0; |
1308 | } | |
1309 | ||
65da7d19 MZ |
1310 | #define GIC_IRQ_TYPE_PARTITION (GIC_IRQ_TYPE_LPI + 1) |
1311 | ||
f833f57f MZ |
1312 | static int gic_irq_domain_translate(struct irq_domain *d, |
1313 | struct irq_fwspec *fwspec, | |
1314 | unsigned long *hwirq, | |
1315 | unsigned int *type) | |
021f6537 | 1316 | { |
f833f57f MZ |
1317 | if (is_of_node(fwspec->fwnode)) { |
1318 | if (fwspec->param_count < 3) | |
1319 | return -EINVAL; | |
021f6537 | 1320 | |
db8c70ec MZ |
1321 | switch (fwspec->param[0]) { |
1322 | case 0: /* SPI */ | |
1323 | *hwirq = fwspec->param[1] + 32; | |
1324 | break; | |
1325 | case 1: /* PPI */ | |
1326 | *hwirq = fwspec->param[1] + 16; | |
1327 | break; | |
211bddd2 MZ |
1328 | case 2: /* ESPI */ |
1329 | *hwirq = fwspec->param[1] + ESPI_BASE_INTID; | |
1330 | break; | |
5f51f803 MZ |
1331 | case 3: /* EPPI */ |
1332 | *hwirq = fwspec->param[1] + EPPI_BASE_INTID; | |
1333 | break; | |
db8c70ec MZ |
1334 | case GIC_IRQ_TYPE_LPI: /* LPI */ |
1335 | *hwirq = fwspec->param[1]; | |
1336 | break; | |
5f51f803 MZ |
1337 | case GIC_IRQ_TYPE_PARTITION: |
1338 | *hwirq = fwspec->param[1]; | |
1339 | if (fwspec->param[1] >= 16) | |
1340 | *hwirq += EPPI_BASE_INTID - 16; | |
1341 | else | |
1342 | *hwirq += 16; | |
1343 | break; | |
db8c70ec MZ |
1344 | default: |
1345 | return -EINVAL; | |
1346 | } | |
f833f57f MZ |
1347 | |
1348 | *type = fwspec->param[2] & IRQ_TYPE_SENSE_MASK; | |
6ef6386e | 1349 | |
65da7d19 MZ |
1350 | /* |
1351 | * Make it clear that broken DTs are... broken. | |
1352 | * Partitionned PPIs are an unfortunate exception. | |
1353 | */ | |
1354 | WARN_ON(*type == IRQ_TYPE_NONE && | |
1355 | fwspec->param[0] != GIC_IRQ_TYPE_PARTITION); | |
f833f57f | 1356 | return 0; |
021f6537 MZ |
1357 | } |
1358 | ||
ffa7d616 TN |
1359 | if (is_fwnode_irqchip(fwspec->fwnode)) { |
1360 | if(fwspec->param_count != 2) | |
1361 | return -EINVAL; | |
1362 | ||
1363 | *hwirq = fwspec->param[0]; | |
1364 | *type = fwspec->param[1]; | |
6ef6386e MZ |
1365 | |
1366 | WARN_ON(*type == IRQ_TYPE_NONE); | |
ffa7d616 TN |
1367 | return 0; |
1368 | } | |
1369 | ||
f833f57f | 1370 | return -EINVAL; |
021f6537 MZ |
1371 | } |
1372 | ||
443acc4f MZ |
1373 | static int gic_irq_domain_alloc(struct irq_domain *domain, unsigned int virq, |
1374 | unsigned int nr_irqs, void *arg) | |
1375 | { | |
1376 | int i, ret; | |
1377 | irq_hw_number_t hwirq; | |
1378 | unsigned int type = IRQ_TYPE_NONE; | |
f833f57f | 1379 | struct irq_fwspec *fwspec = arg; |
443acc4f | 1380 | |
f833f57f | 1381 | ret = gic_irq_domain_translate(domain, fwspec, &hwirq, &type); |
443acc4f MZ |
1382 | if (ret) |
1383 | return ret; | |
1384 | ||
63c16c6e SP |
1385 | for (i = 0; i < nr_irqs; i++) { |
1386 | ret = gic_irq_domain_map(domain, virq + i, hwirq + i); | |
1387 | if (ret) | |
1388 | return ret; | |
1389 | } | |
443acc4f MZ |
1390 | |
1391 | return 0; | |
1392 | } | |
1393 | ||
1394 | static void gic_irq_domain_free(struct irq_domain *domain, unsigned int virq, | |
1395 | unsigned int nr_irqs) | |
1396 | { | |
1397 | int i; | |
1398 | ||
1399 | for (i = 0; i < nr_irqs; i++) { | |
1400 | struct irq_data *d = irq_domain_get_irq_data(domain, virq + i); | |
1401 | irq_set_handler(virq + i, NULL); | |
1402 | irq_domain_reset_irq_data(d); | |
1403 | } | |
1404 | } | |
1405 | ||
e3825ba1 MZ |
1406 | static int gic_irq_domain_select(struct irq_domain *d, |
1407 | struct irq_fwspec *fwspec, | |
1408 | enum irq_domain_bus_token bus_token) | |
1409 | { | |
1410 | /* Not for us */ | |
1411 | if (fwspec->fwnode != d->fwnode) | |
1412 | return 0; | |
1413 | ||
1414 | /* If this is not DT, then we have a single domain */ | |
1415 | if (!is_of_node(fwspec->fwnode)) | |
1416 | return 1; | |
1417 | ||
1418 | /* | |
1419 | * If this is a PPI and we have a 4th (non-null) parameter, | |
1420 | * then we need to match the partition domain. | |
1421 | */ | |
1422 | if (fwspec->param_count >= 4 && | |
52085d3f MZ |
1423 | fwspec->param[0] == 1 && fwspec->param[3] != 0 && |
1424 | gic_data.ppi_descs) | |
e3825ba1 MZ |
1425 | return d == partition_get_domain(gic_data.ppi_descs[fwspec->param[1]]); |
1426 | ||
1427 | return d == gic_data.domain; | |
1428 | } | |
1429 | ||
021f6537 | 1430 | static const struct irq_domain_ops gic_irq_domain_ops = { |
f833f57f | 1431 | .translate = gic_irq_domain_translate, |
443acc4f MZ |
1432 | .alloc = gic_irq_domain_alloc, |
1433 | .free = gic_irq_domain_free, | |
e3825ba1 MZ |
1434 | .select = gic_irq_domain_select, |
1435 | }; | |
1436 | ||
1437 | static int partition_domain_translate(struct irq_domain *d, | |
1438 | struct irq_fwspec *fwspec, | |
1439 | unsigned long *hwirq, | |
1440 | unsigned int *type) | |
1441 | { | |
1442 | struct device_node *np; | |
1443 | int ret; | |
1444 | ||
52085d3f MZ |
1445 | if (!gic_data.ppi_descs) |
1446 | return -ENOMEM; | |
1447 | ||
e3825ba1 MZ |
1448 | np = of_find_node_by_phandle(fwspec->param[3]); |
1449 | if (WARN_ON(!np)) | |
1450 | return -EINVAL; | |
1451 | ||
1452 | ret = partition_translate_id(gic_data.ppi_descs[fwspec->param[1]], | |
1453 | of_node_to_fwnode(np)); | |
1454 | if (ret < 0) | |
1455 | return ret; | |
1456 | ||
1457 | *hwirq = ret; | |
1458 | *type = fwspec->param[2] & IRQ_TYPE_SENSE_MASK; | |
1459 | ||
1460 | return 0; | |
1461 | } | |
1462 | ||
1463 | static const struct irq_domain_ops partition_domain_ops = { | |
1464 | .translate = partition_domain_translate, | |
1465 | .select = gic_irq_domain_select, | |
021f6537 MZ |
1466 | }; |
1467 | ||
9c8114c2 SK |
1468 | static bool gic_enable_quirk_msm8996(void *data) |
1469 | { | |
1470 | struct gic_chip_data *d = data; | |
1471 | ||
1472 | d->flags |= FLAGS_WORKAROUND_GICR_WAKER_MSM8996; | |
1473 | ||
1474 | return true; | |
1475 | } | |
1476 | ||
d01fd161 MZ |
1477 | static bool gic_enable_quirk_cavium_38539(void *data) |
1478 | { | |
1479 | struct gic_chip_data *d = data; | |
1480 | ||
1481 | d->flags |= FLAGS_WORKAROUND_CAVIUM_ERRATUM_38539; | |
1482 | ||
1483 | return true; | |
1484 | } | |
1485 | ||
7f2481b3 MZ |
1486 | static bool gic_enable_quirk_hip06_07(void *data) |
1487 | { | |
1488 | struct gic_chip_data *d = data; | |
1489 | ||
1490 | /* | |
1491 | * HIP06 GICD_IIDR clashes with GIC-600 product number (despite | |
1492 | * not being an actual ARM implementation). The saving grace is | |
1493 | * that GIC-600 doesn't have ESPI, so nothing to do in that case. | |
1494 | * HIP07 doesn't even have a proper IIDR, and still pretends to | |
1495 | * have ESPI. In both cases, put them right. | |
1496 | */ | |
1497 | if (d->rdists.gicd_typer & GICD_TYPER_ESPI) { | |
1498 | /* Zero both ESPI and the RES0 field next to it... */ | |
1499 | d->rdists.gicd_typer &= ~GENMASK(9, 8); | |
1500 | return true; | |
1501 | } | |
1502 | ||
1503 | return false; | |
1504 | } | |
1505 | ||
1506 | static const struct gic_quirk gic_quirks[] = { | |
1507 | { | |
1508 | .desc = "GICv3: Qualcomm MSM8996 broken firmware", | |
1509 | .compatible = "qcom,msm8996-gic-v3", | |
1510 | .init = gic_enable_quirk_msm8996, | |
1511 | }, | |
1512 | { | |
1513 | .desc = "GICv3: HIP06 erratum 161010803", | |
1514 | .iidr = 0x0204043b, | |
1515 | .mask = 0xffffffff, | |
1516 | .init = gic_enable_quirk_hip06_07, | |
1517 | }, | |
1518 | { | |
1519 | .desc = "GICv3: HIP07 erratum 161010803", | |
1520 | .iidr = 0x00000000, | |
1521 | .mask = 0xffffffff, | |
1522 | .init = gic_enable_quirk_hip06_07, | |
1523 | }, | |
d01fd161 MZ |
1524 | { |
1525 | /* | |
1526 | * Reserved register accesses generate a Synchronous | |
1527 | * External Abort. This erratum applies to: | |
1528 | * - ThunderX: CN88xx | |
1529 | * - OCTEON TX: CN83xx, CN81xx | |
1530 | * - OCTEON TX2: CN93xx, CN96xx, CN98xx, CNF95xx* | |
1531 | */ | |
1532 | .desc = "GICv3: Cavium erratum 38539", | |
1533 | .iidr = 0xa000034c, | |
1534 | .mask = 0xe8f00fff, | |
1535 | .init = gic_enable_quirk_cavium_38539, | |
1536 | }, | |
7f2481b3 MZ |
1537 | { |
1538 | } | |
1539 | }; | |
1540 | ||
d98d0a99 JT |
1541 | static void gic_enable_nmi_support(void) |
1542 | { | |
101b35f7 JT |
1543 | int i; |
1544 | ||
81a43273 MZ |
1545 | if (!gic_prio_masking_enabled()) |
1546 | return; | |
1547 | ||
1548 | if (gic_has_group0() && !gic_dist_security_disabled()) { | |
1549 | pr_warn("SCR_EL3.FIQ is cleared, cannot enable use of pseudo-NMIs\n"); | |
1550 | return; | |
1551 | } | |
1552 | ||
1553 | ppi_nmi_refs = kcalloc(gic_data.ppi_nr, sizeof(*ppi_nmi_refs), GFP_KERNEL); | |
1554 | if (!ppi_nmi_refs) | |
1555 | return; | |
1556 | ||
1557 | for (i = 0; i < gic_data.ppi_nr; i++) | |
101b35f7 JT |
1558 | refcount_set(&ppi_nmi_refs[i], 0); |
1559 | ||
f2266504 MZ |
1560 | /* |
1561 | * Linux itself doesn't use 1:N distribution, so has no need to | |
1562 | * set PMHE. The only reason to have it set is if EL3 requires it | |
1563 | * (and we can't change it). | |
1564 | */ | |
1565 | if (gic_read_ctlr() & ICC_CTLR_EL1_PMHE_MASK) | |
1566 | static_branch_enable(&gic_pmr_sync); | |
1567 | ||
1568 | pr_info("%s ICC_PMR_EL1 synchronisation\n", | |
1569 | static_branch_unlikely(&gic_pmr_sync) ? "Forcing" : "Relaxing"); | |
1570 | ||
d98d0a99 | 1571 | static_branch_enable(&supports_pseudo_nmis); |
101b35f7 JT |
1572 | |
1573 | if (static_branch_likely(&supports_deactivate_key)) | |
1574 | gic_eoimode1_chip.flags |= IRQCHIP_SUPPORTS_NMI; | |
1575 | else | |
1576 | gic_chip.flags |= IRQCHIP_SUPPORTS_NMI; | |
d98d0a99 JT |
1577 | } |
1578 | ||
db57d746 TN |
1579 | static int __init gic_init_bases(void __iomem *dist_base, |
1580 | struct redist_region *rdist_regs, | |
1581 | u32 nr_redist_regions, | |
1582 | u64 redist_stride, | |
1583 | struct fwnode_handle *handle) | |
021f6537 | 1584 | { |
f5c1434c | 1585 | u32 typer; |
021f6537 | 1586 | int err; |
021f6537 | 1587 | |
0b6a3da9 | 1588 | if (!is_hyp_mode_available()) |
d01d3274 | 1589 | static_branch_disable(&supports_deactivate_key); |
0b6a3da9 | 1590 | |
d01d3274 | 1591 | if (static_branch_likely(&supports_deactivate_key)) |
0b6a3da9 MZ |
1592 | pr_info("GIC: Using split EOI/Deactivate mode\n"); |
1593 | ||
e3825ba1 | 1594 | gic_data.fwnode = handle; |
021f6537 | 1595 | gic_data.dist_base = dist_base; |
f5c1434c MZ |
1596 | gic_data.redist_regions = rdist_regs; |
1597 | gic_data.nr_redist_regions = nr_redist_regions; | |
021f6537 MZ |
1598 | gic_data.redist_stride = redist_stride; |
1599 | ||
1600 | /* | |
1601 | * Find out how many interrupts are supported. | |
021f6537 | 1602 | */ |
f5c1434c | 1603 | typer = readl_relaxed(gic_data.dist_base + GICD_TYPER); |
a4f9edb2 | 1604 | gic_data.rdists.gicd_typer = typer; |
7f2481b3 MZ |
1605 | |
1606 | gic_enable_quirks(readl_relaxed(gic_data.dist_base + GICD_IIDR), | |
1607 | gic_quirks, &gic_data); | |
1608 | ||
211bddd2 MZ |
1609 | pr_info("%d SPIs implemented\n", GIC_LINE_NR - 32); |
1610 | pr_info("%d Extended SPIs implemented\n", GIC_ESPI_NR); | |
f2d83409 | 1611 | |
d01fd161 MZ |
1612 | /* |
1613 | * ThunderX1 explodes on reading GICD_TYPER2, in violation of the | |
1614 | * architecture spec (which says that reserved registers are RES0). | |
1615 | */ | |
1616 | if (!(gic_data.flags & FLAGS_WORKAROUND_CAVIUM_ERRATUM_38539)) | |
1617 | gic_data.rdists.gicd_typer2 = readl_relaxed(gic_data.dist_base + GICD_TYPER2); | |
f2d83409 | 1618 | |
db57d746 TN |
1619 | gic_data.domain = irq_domain_create_tree(handle, &gic_irq_domain_ops, |
1620 | &gic_data); | |
f5c1434c | 1621 | gic_data.rdists.rdist = alloc_percpu(typeof(*gic_data.rdists.rdist)); |
b25319d2 | 1622 | gic_data.rdists.has_rvpeid = true; |
0edc23ea MZ |
1623 | gic_data.rdists.has_vlpis = true; |
1624 | gic_data.rdists.has_direct_lpi = true; | |
96806229 | 1625 | gic_data.rdists.has_vpend_valid_dirty = true; |
021f6537 | 1626 | |
f5c1434c | 1627 | if (WARN_ON(!gic_data.domain) || WARN_ON(!gic_data.rdists.rdist)) { |
021f6537 MZ |
1628 | err = -ENOMEM; |
1629 | goto out_free; | |
1630 | } | |
1631 | ||
eeaa4b24 | 1632 | irq_domain_update_bus_token(gic_data.domain, DOMAIN_BUS_WIRED); |
1633 | ||
eda0d04a SD |
1634 | gic_data.has_rss = !!(typer & GICD_TYPER_RSS); |
1635 | pr_info("Distributor has %sRange Selector support\n", | |
1636 | gic_data.has_rss ? "" : "no "); | |
1637 | ||
50528752 MZ |
1638 | if (typer & GICD_TYPER_MBIS) { |
1639 | err = mbi_init(handle, gic_data.domain); | |
1640 | if (err) | |
1641 | pr_err("Failed to initialize MBIs\n"); | |
1642 | } | |
1643 | ||
021f6537 MZ |
1644 | set_handle_irq(gic_handle_irq); |
1645 | ||
1a60e1e6 | 1646 | gic_update_rdist_properties(); |
0edc23ea | 1647 | |
021f6537 MZ |
1648 | gic_smp_init(); |
1649 | gic_dist_init(); | |
1650 | gic_cpu_init(); | |
3708d52f | 1651 | gic_cpu_pm_init(); |
021f6537 | 1652 | |
d38a71c5 MZ |
1653 | if (gic_dist_supports_lpis()) { |
1654 | its_init(handle, &gic_data.rdists, gic_data.domain); | |
1655 | its_cpu_init(); | |
90b4c555 ZZ |
1656 | } else { |
1657 | if (IS_ENABLED(CONFIG_ARM_GIC_V2M)) | |
1658 | gicv2m_init(handle, gic_data.domain); | |
d38a71c5 MZ |
1659 | } |
1660 | ||
81a43273 | 1661 | gic_enable_nmi_support(); |
d98d0a99 | 1662 | |
021f6537 MZ |
1663 | return 0; |
1664 | ||
1665 | out_free: | |
1666 | if (gic_data.domain) | |
1667 | irq_domain_remove(gic_data.domain); | |
f5c1434c | 1668 | free_percpu(gic_data.rdists.rdist); |
db57d746 TN |
1669 | return err; |
1670 | } | |
1671 | ||
1672 | static int __init gic_validate_dist_version(void __iomem *dist_base) | |
1673 | { | |
1674 | u32 reg = readl_relaxed(dist_base + GICD_PIDR2) & GIC_PIDR2_ARCH_MASK; | |
1675 | ||
1676 | if (reg != GIC_PIDR2_ARCH_GICv3 && reg != GIC_PIDR2_ARCH_GICv4) | |
1677 | return -ENODEV; | |
1678 | ||
1679 | return 0; | |
1680 | } | |
1681 | ||
e3825ba1 | 1682 | /* Create all possible partitions at boot time */ |
7beaa24b | 1683 | static void __init gic_populate_ppi_partitions(struct device_node *gic_node) |
e3825ba1 MZ |
1684 | { |
1685 | struct device_node *parts_node, *child_part; | |
1686 | int part_idx = 0, i; | |
1687 | int nr_parts; | |
1688 | struct partition_affinity *parts; | |
1689 | ||
00ee9a1c | 1690 | parts_node = of_get_child_by_name(gic_node, "ppi-partitions"); |
e3825ba1 MZ |
1691 | if (!parts_node) |
1692 | return; | |
1693 | ||
52085d3f MZ |
1694 | gic_data.ppi_descs = kcalloc(gic_data.ppi_nr, sizeof(*gic_data.ppi_descs), GFP_KERNEL); |
1695 | if (!gic_data.ppi_descs) | |
1696 | return; | |
1697 | ||
e3825ba1 MZ |
1698 | nr_parts = of_get_child_count(parts_node); |
1699 | ||
1700 | if (!nr_parts) | |
00ee9a1c | 1701 | goto out_put_node; |
e3825ba1 | 1702 | |
6396bb22 | 1703 | parts = kcalloc(nr_parts, sizeof(*parts), GFP_KERNEL); |
e3825ba1 | 1704 | if (WARN_ON(!parts)) |
00ee9a1c | 1705 | goto out_put_node; |
e3825ba1 MZ |
1706 | |
1707 | for_each_child_of_node(parts_node, child_part) { | |
1708 | struct partition_affinity *part; | |
1709 | int n; | |
1710 | ||
1711 | part = &parts[part_idx]; | |
1712 | ||
1713 | part->partition_id = of_node_to_fwnode(child_part); | |
1714 | ||
2ef790dc RH |
1715 | pr_info("GIC: PPI partition %pOFn[%d] { ", |
1716 | child_part, part_idx); | |
e3825ba1 MZ |
1717 | |
1718 | n = of_property_count_elems_of_size(child_part, "affinity", | |
1719 | sizeof(u32)); | |
1720 | WARN_ON(n <= 0); | |
1721 | ||
1722 | for (i = 0; i < n; i++) { | |
1723 | int err, cpu; | |
1724 | u32 cpu_phandle; | |
1725 | struct device_node *cpu_node; | |
1726 | ||
1727 | err = of_property_read_u32_index(child_part, "affinity", | |
1728 | i, &cpu_phandle); | |
1729 | if (WARN_ON(err)) | |
1730 | continue; | |
1731 | ||
1732 | cpu_node = of_find_node_by_phandle(cpu_phandle); | |
1733 | if (WARN_ON(!cpu_node)) | |
1734 | continue; | |
1735 | ||
c08ec7da SP |
1736 | cpu = of_cpu_node_to_id(cpu_node); |
1737 | if (WARN_ON(cpu < 0)) | |
e3825ba1 MZ |
1738 | continue; |
1739 | ||
e81f54c6 | 1740 | pr_cont("%pOF[%d] ", cpu_node, cpu); |
e3825ba1 MZ |
1741 | |
1742 | cpumask_set_cpu(cpu, &part->mask); | |
1743 | } | |
1744 | ||
1745 | pr_cont("}\n"); | |
1746 | part_idx++; | |
1747 | } | |
1748 | ||
52085d3f | 1749 | for (i = 0; i < gic_data.ppi_nr; i++) { |
e3825ba1 MZ |
1750 | unsigned int irq; |
1751 | struct partition_desc *desc; | |
1752 | struct irq_fwspec ppi_fwspec = { | |
1753 | .fwnode = gic_data.fwnode, | |
1754 | .param_count = 3, | |
1755 | .param = { | |
65da7d19 | 1756 | [0] = GIC_IRQ_TYPE_PARTITION, |
e3825ba1 MZ |
1757 | [1] = i, |
1758 | [2] = IRQ_TYPE_NONE, | |
1759 | }, | |
1760 | }; | |
1761 | ||
1762 | irq = irq_create_fwspec_mapping(&ppi_fwspec); | |
1763 | if (WARN_ON(!irq)) | |
1764 | continue; | |
1765 | desc = partition_create_desc(gic_data.fwnode, parts, nr_parts, | |
1766 | irq, &partition_domain_ops); | |
1767 | if (WARN_ON(!desc)) | |
1768 | continue; | |
1769 | ||
1770 | gic_data.ppi_descs[i] = desc; | |
1771 | } | |
00ee9a1c JH |
1772 | |
1773 | out_put_node: | |
1774 | of_node_put(parts_node); | |
e3825ba1 MZ |
1775 | } |
1776 | ||
1839e576 JG |
1777 | static void __init gic_of_setup_kvm_info(struct device_node *node) |
1778 | { | |
1779 | int ret; | |
1780 | struct resource r; | |
1781 | u32 gicv_idx; | |
1782 | ||
1783 | gic_v3_kvm_info.type = GIC_V3; | |
1784 | ||
1785 | gic_v3_kvm_info.maint_irq = irq_of_parse_and_map(node, 0); | |
1786 | if (!gic_v3_kvm_info.maint_irq) | |
1787 | return; | |
1788 | ||
1789 | if (of_property_read_u32(node, "#redistributor-regions", | |
1790 | &gicv_idx)) | |
1791 | gicv_idx = 1; | |
1792 | ||
1793 | gicv_idx += 3; /* Also skip GICD, GICC, GICH */ | |
1794 | ret = of_address_to_resource(node, gicv_idx, &r); | |
1795 | if (!ret) | |
1796 | gic_v3_kvm_info.vcpu = r; | |
1797 | ||
4bdf5025 | 1798 | gic_v3_kvm_info.has_v4 = gic_data.rdists.has_vlpis; |
3c40706d | 1799 | gic_v3_kvm_info.has_v4_1 = gic_data.rdists.has_rvpeid; |
1839e576 JG |
1800 | gic_set_kvm_info(&gic_v3_kvm_info); |
1801 | } | |
1802 | ||
db57d746 TN |
1803 | static int __init gic_of_init(struct device_node *node, struct device_node *parent) |
1804 | { | |
1805 | void __iomem *dist_base; | |
1806 | struct redist_region *rdist_regs; | |
1807 | u64 redist_stride; | |
1808 | u32 nr_redist_regions; | |
1809 | int err, i; | |
1810 | ||
1811 | dist_base = of_iomap(node, 0); | |
1812 | if (!dist_base) { | |
e81f54c6 | 1813 | pr_err("%pOF: unable to map gic dist registers\n", node); |
db57d746 TN |
1814 | return -ENXIO; |
1815 | } | |
1816 | ||
1817 | err = gic_validate_dist_version(dist_base); | |
1818 | if (err) { | |
e81f54c6 | 1819 | pr_err("%pOF: no distributor detected, giving up\n", node); |
db57d746 TN |
1820 | goto out_unmap_dist; |
1821 | } | |
1822 | ||
1823 | if (of_property_read_u32(node, "#redistributor-regions", &nr_redist_regions)) | |
1824 | nr_redist_regions = 1; | |
1825 | ||
6396bb22 KC |
1826 | rdist_regs = kcalloc(nr_redist_regions, sizeof(*rdist_regs), |
1827 | GFP_KERNEL); | |
db57d746 TN |
1828 | if (!rdist_regs) { |
1829 | err = -ENOMEM; | |
1830 | goto out_unmap_dist; | |
1831 | } | |
1832 | ||
1833 | for (i = 0; i < nr_redist_regions; i++) { | |
1834 | struct resource res; | |
1835 | int ret; | |
1836 | ||
1837 | ret = of_address_to_resource(node, 1 + i, &res); | |
1838 | rdist_regs[i].redist_base = of_iomap(node, 1 + i); | |
1839 | if (ret || !rdist_regs[i].redist_base) { | |
e81f54c6 | 1840 | pr_err("%pOF: couldn't map region %d\n", node, i); |
db57d746 TN |
1841 | err = -ENODEV; |
1842 | goto out_unmap_rdist; | |
1843 | } | |
1844 | rdist_regs[i].phys_base = res.start; | |
1845 | } | |
1846 | ||
1847 | if (of_property_read_u64(node, "redistributor-stride", &redist_stride)) | |
1848 | redist_stride = 0; | |
1849 | ||
f70fdb42 SK |
1850 | gic_enable_of_quirks(node, gic_quirks, &gic_data); |
1851 | ||
db57d746 TN |
1852 | err = gic_init_bases(dist_base, rdist_regs, nr_redist_regions, |
1853 | redist_stride, &node->fwnode); | |
e3825ba1 MZ |
1854 | if (err) |
1855 | goto out_unmap_rdist; | |
1856 | ||
1857 | gic_populate_ppi_partitions(node); | |
d33a3c8c | 1858 | |
d01d3274 | 1859 | if (static_branch_likely(&supports_deactivate_key)) |
d33a3c8c | 1860 | gic_of_setup_kvm_info(node); |
e3825ba1 | 1861 | return 0; |
db57d746 | 1862 | |
021f6537 | 1863 | out_unmap_rdist: |
f5c1434c MZ |
1864 | for (i = 0; i < nr_redist_regions; i++) |
1865 | if (rdist_regs[i].redist_base) | |
1866 | iounmap(rdist_regs[i].redist_base); | |
1867 | kfree(rdist_regs); | |
021f6537 MZ |
1868 | out_unmap_dist: |
1869 | iounmap(dist_base); | |
1870 | return err; | |
1871 | } | |
1872 | ||
1873 | IRQCHIP_DECLARE(gic_v3, "arm,gic-v3", gic_of_init); | |
ffa7d616 TN |
1874 | |
1875 | #ifdef CONFIG_ACPI | |
611f039f JG |
1876 | static struct |
1877 | { | |
1878 | void __iomem *dist_base; | |
1879 | struct redist_region *redist_regs; | |
1880 | u32 nr_redist_regions; | |
1881 | bool single_redist; | |
926b5dfa | 1882 | int enabled_rdists; |
1839e576 JG |
1883 | u32 maint_irq; |
1884 | int maint_irq_mode; | |
1885 | phys_addr_t vcpu_base; | |
611f039f | 1886 | } acpi_data __initdata; |
b70fb7af TN |
1887 | |
1888 | static void __init | |
1889 | gic_acpi_register_redist(phys_addr_t phys_base, void __iomem *redist_base) | |
1890 | { | |
1891 | static int count = 0; | |
1892 | ||
611f039f JG |
1893 | acpi_data.redist_regs[count].phys_base = phys_base; |
1894 | acpi_data.redist_regs[count].redist_base = redist_base; | |
1895 | acpi_data.redist_regs[count].single_redist = acpi_data.single_redist; | |
b70fb7af TN |
1896 | count++; |
1897 | } | |
ffa7d616 TN |
1898 | |
1899 | static int __init | |
60574d1e | 1900 | gic_acpi_parse_madt_redist(union acpi_subtable_headers *header, |
ffa7d616 TN |
1901 | const unsigned long end) |
1902 | { | |
1903 | struct acpi_madt_generic_redistributor *redist = | |
1904 | (struct acpi_madt_generic_redistributor *)header; | |
1905 | void __iomem *redist_base; | |
ffa7d616 TN |
1906 | |
1907 | redist_base = ioremap(redist->base_address, redist->length); | |
1908 | if (!redist_base) { | |
1909 | pr_err("Couldn't map GICR region @%llx\n", redist->base_address); | |
1910 | return -ENOMEM; | |
1911 | } | |
1912 | ||
b70fb7af | 1913 | gic_acpi_register_redist(redist->base_address, redist_base); |
ffa7d616 TN |
1914 | return 0; |
1915 | } | |
1916 | ||
b70fb7af | 1917 | static int __init |
60574d1e | 1918 | gic_acpi_parse_madt_gicc(union acpi_subtable_headers *header, |
b70fb7af TN |
1919 | const unsigned long end) |
1920 | { | |
1921 | struct acpi_madt_generic_interrupt *gicc = | |
1922 | (struct acpi_madt_generic_interrupt *)header; | |
611f039f | 1923 | u32 reg = readl_relaxed(acpi_data.dist_base + GICD_PIDR2) & GIC_PIDR2_ARCH_MASK; |
b70fb7af TN |
1924 | u32 size = reg == GIC_PIDR2_ARCH_GICv4 ? SZ_64K * 4 : SZ_64K * 2; |
1925 | void __iomem *redist_base; | |
1926 | ||
ebe2f871 SD |
1927 | /* GICC entry which has !ACPI_MADT_ENABLED is not unusable so skip */ |
1928 | if (!(gicc->flags & ACPI_MADT_ENABLED)) | |
1929 | return 0; | |
1930 | ||
b70fb7af TN |
1931 | redist_base = ioremap(gicc->gicr_base_address, size); |
1932 | if (!redist_base) | |
1933 | return -ENOMEM; | |
1934 | ||
1935 | gic_acpi_register_redist(gicc->gicr_base_address, redist_base); | |
1936 | return 0; | |
1937 | } | |
1938 | ||
1939 | static int __init gic_acpi_collect_gicr_base(void) | |
1940 | { | |
1941 | acpi_tbl_entry_handler redist_parser; | |
1942 | enum acpi_madt_type type; | |
1943 | ||
611f039f | 1944 | if (acpi_data.single_redist) { |
b70fb7af TN |
1945 | type = ACPI_MADT_TYPE_GENERIC_INTERRUPT; |
1946 | redist_parser = gic_acpi_parse_madt_gicc; | |
1947 | } else { | |
1948 | type = ACPI_MADT_TYPE_GENERIC_REDISTRIBUTOR; | |
1949 | redist_parser = gic_acpi_parse_madt_redist; | |
1950 | } | |
1951 | ||
1952 | /* Collect redistributor base addresses in GICR entries */ | |
1953 | if (acpi_table_parse_madt(type, redist_parser, 0) > 0) | |
1954 | return 0; | |
1955 | ||
1956 | pr_info("No valid GICR entries exist\n"); | |
1957 | return -ENODEV; | |
1958 | } | |
1959 | ||
60574d1e | 1960 | static int __init gic_acpi_match_gicr(union acpi_subtable_headers *header, |
ffa7d616 TN |
1961 | const unsigned long end) |
1962 | { | |
1963 | /* Subtable presence means that redist exists, that's it */ | |
1964 | return 0; | |
1965 | } | |
1966 | ||
60574d1e | 1967 | static int __init gic_acpi_match_gicc(union acpi_subtable_headers *header, |
b70fb7af TN |
1968 | const unsigned long end) |
1969 | { | |
1970 | struct acpi_madt_generic_interrupt *gicc = | |
1971 | (struct acpi_madt_generic_interrupt *)header; | |
1972 | ||
1973 | /* | |
1974 | * If GICC is enabled and has valid gicr base address, then it means | |
1975 | * GICR base is presented via GICC | |
1976 | */ | |
926b5dfa MZ |
1977 | if ((gicc->flags & ACPI_MADT_ENABLED) && gicc->gicr_base_address) { |
1978 | acpi_data.enabled_rdists++; | |
b70fb7af | 1979 | return 0; |
926b5dfa | 1980 | } |
b70fb7af | 1981 | |
ebe2f871 SD |
1982 | /* |
1983 | * It's perfectly valid firmware can pass disabled GICC entry, driver | |
1984 | * should not treat as errors, skip the entry instead of probe fail. | |
1985 | */ | |
1986 | if (!(gicc->flags & ACPI_MADT_ENABLED)) | |
1987 | return 0; | |
1988 | ||
b70fb7af TN |
1989 | return -ENODEV; |
1990 | } | |
1991 | ||
1992 | static int __init gic_acpi_count_gicr_regions(void) | |
1993 | { | |
1994 | int count; | |
1995 | ||
1996 | /* | |
1997 | * Count how many redistributor regions we have. It is not allowed | |
1998 | * to mix redistributor description, GICR and GICC subtables have to be | |
1999 | * mutually exclusive. | |
2000 | */ | |
2001 | count = acpi_table_parse_madt(ACPI_MADT_TYPE_GENERIC_REDISTRIBUTOR, | |
2002 | gic_acpi_match_gicr, 0); | |
2003 | if (count > 0) { | |
611f039f | 2004 | acpi_data.single_redist = false; |
b70fb7af TN |
2005 | return count; |
2006 | } | |
2007 | ||
2008 | count = acpi_table_parse_madt(ACPI_MADT_TYPE_GENERIC_INTERRUPT, | |
2009 | gic_acpi_match_gicc, 0); | |
926b5dfa | 2010 | if (count > 0) { |
611f039f | 2011 | acpi_data.single_redist = true; |
926b5dfa MZ |
2012 | count = acpi_data.enabled_rdists; |
2013 | } | |
b70fb7af TN |
2014 | |
2015 | return count; | |
2016 | } | |
2017 | ||
ffa7d616 TN |
2018 | static bool __init acpi_validate_gic_table(struct acpi_subtable_header *header, |
2019 | struct acpi_probe_entry *ape) | |
2020 | { | |
2021 | struct acpi_madt_generic_distributor *dist; | |
2022 | int count; | |
2023 | ||
2024 | dist = (struct acpi_madt_generic_distributor *)header; | |
2025 | if (dist->version != ape->driver_data) | |
2026 | return false; | |
2027 | ||
2028 | /* We need to do that exercise anyway, the sooner the better */ | |
b70fb7af | 2029 | count = gic_acpi_count_gicr_regions(); |
ffa7d616 TN |
2030 | if (count <= 0) |
2031 | return false; | |
2032 | ||
611f039f | 2033 | acpi_data.nr_redist_regions = count; |
ffa7d616 TN |
2034 | return true; |
2035 | } | |
2036 | ||
60574d1e | 2037 | static int __init gic_acpi_parse_virt_madt_gicc(union acpi_subtable_headers *header, |
1839e576 JG |
2038 | const unsigned long end) |
2039 | { | |
2040 | struct acpi_madt_generic_interrupt *gicc = | |
2041 | (struct acpi_madt_generic_interrupt *)header; | |
2042 | int maint_irq_mode; | |
2043 | static int first_madt = true; | |
2044 | ||
2045 | /* Skip unusable CPUs */ | |
2046 | if (!(gicc->flags & ACPI_MADT_ENABLED)) | |
2047 | return 0; | |
2048 | ||
2049 | maint_irq_mode = (gicc->flags & ACPI_MADT_VGIC_IRQ_MODE) ? | |
2050 | ACPI_EDGE_SENSITIVE : ACPI_LEVEL_SENSITIVE; | |
2051 | ||
2052 | if (first_madt) { | |
2053 | first_madt = false; | |
2054 | ||
2055 | acpi_data.maint_irq = gicc->vgic_interrupt; | |
2056 | acpi_data.maint_irq_mode = maint_irq_mode; | |
2057 | acpi_data.vcpu_base = gicc->gicv_base_address; | |
2058 | ||
2059 | return 0; | |
2060 | } | |
2061 | ||
2062 | /* | |
2063 | * The maintenance interrupt and GICV should be the same for every CPU | |
2064 | */ | |
2065 | if ((acpi_data.maint_irq != gicc->vgic_interrupt) || | |
2066 | (acpi_data.maint_irq_mode != maint_irq_mode) || | |
2067 | (acpi_data.vcpu_base != gicc->gicv_base_address)) | |
2068 | return -EINVAL; | |
2069 | ||
2070 | return 0; | |
2071 | } | |
2072 | ||
2073 | static bool __init gic_acpi_collect_virt_info(void) | |
2074 | { | |
2075 | int count; | |
2076 | ||
2077 | count = acpi_table_parse_madt(ACPI_MADT_TYPE_GENERIC_INTERRUPT, | |
2078 | gic_acpi_parse_virt_madt_gicc, 0); | |
2079 | ||
2080 | return (count > 0); | |
2081 | } | |
2082 | ||
ffa7d616 | 2083 | #define ACPI_GICV3_DIST_MEM_SIZE (SZ_64K) |
1839e576 JG |
2084 | #define ACPI_GICV2_VCTRL_MEM_SIZE (SZ_4K) |
2085 | #define ACPI_GICV2_VCPU_MEM_SIZE (SZ_8K) | |
2086 | ||
2087 | static void __init gic_acpi_setup_kvm_info(void) | |
2088 | { | |
2089 | int irq; | |
2090 | ||
2091 | if (!gic_acpi_collect_virt_info()) { | |
2092 | pr_warn("Unable to get hardware information used for virtualization\n"); | |
2093 | return; | |
2094 | } | |
2095 | ||
2096 | gic_v3_kvm_info.type = GIC_V3; | |
2097 | ||
2098 | irq = acpi_register_gsi(NULL, acpi_data.maint_irq, | |
2099 | acpi_data.maint_irq_mode, | |
2100 | ACPI_ACTIVE_HIGH); | |
2101 | if (irq <= 0) | |
2102 | return; | |
2103 | ||
2104 | gic_v3_kvm_info.maint_irq = irq; | |
2105 | ||
2106 | if (acpi_data.vcpu_base) { | |
2107 | struct resource *vcpu = &gic_v3_kvm_info.vcpu; | |
2108 | ||
2109 | vcpu->flags = IORESOURCE_MEM; | |
2110 | vcpu->start = acpi_data.vcpu_base; | |
2111 | vcpu->end = vcpu->start + ACPI_GICV2_VCPU_MEM_SIZE - 1; | |
2112 | } | |
2113 | ||
4bdf5025 | 2114 | gic_v3_kvm_info.has_v4 = gic_data.rdists.has_vlpis; |
3c40706d | 2115 | gic_v3_kvm_info.has_v4_1 = gic_data.rdists.has_rvpeid; |
1839e576 JG |
2116 | gic_set_kvm_info(&gic_v3_kvm_info); |
2117 | } | |
ffa7d616 TN |
2118 | |
2119 | static int __init | |
2120 | gic_acpi_init(struct acpi_subtable_header *header, const unsigned long end) | |
2121 | { | |
2122 | struct acpi_madt_generic_distributor *dist; | |
2123 | struct fwnode_handle *domain_handle; | |
611f039f | 2124 | size_t size; |
b70fb7af | 2125 | int i, err; |
ffa7d616 TN |
2126 | |
2127 | /* Get distributor base address */ | |
2128 | dist = (struct acpi_madt_generic_distributor *)header; | |
611f039f JG |
2129 | acpi_data.dist_base = ioremap(dist->base_address, |
2130 | ACPI_GICV3_DIST_MEM_SIZE); | |
2131 | if (!acpi_data.dist_base) { | |
ffa7d616 TN |
2132 | pr_err("Unable to map GICD registers\n"); |
2133 | return -ENOMEM; | |
2134 | } | |
2135 | ||
611f039f | 2136 | err = gic_validate_dist_version(acpi_data.dist_base); |
ffa7d616 | 2137 | if (err) { |
71192a68 | 2138 | pr_err("No distributor detected at @%p, giving up\n", |
611f039f | 2139 | acpi_data.dist_base); |
ffa7d616 TN |
2140 | goto out_dist_unmap; |
2141 | } | |
2142 | ||
611f039f JG |
2143 | size = sizeof(*acpi_data.redist_regs) * acpi_data.nr_redist_regions; |
2144 | acpi_data.redist_regs = kzalloc(size, GFP_KERNEL); | |
2145 | if (!acpi_data.redist_regs) { | |
ffa7d616 TN |
2146 | err = -ENOMEM; |
2147 | goto out_dist_unmap; | |
2148 | } | |
2149 | ||
b70fb7af TN |
2150 | err = gic_acpi_collect_gicr_base(); |
2151 | if (err) | |
ffa7d616 | 2152 | goto out_redist_unmap; |
ffa7d616 | 2153 | |
eeee0d09 | 2154 | domain_handle = irq_domain_alloc_fwnode(&dist->base_address); |
ffa7d616 TN |
2155 | if (!domain_handle) { |
2156 | err = -ENOMEM; | |
2157 | goto out_redist_unmap; | |
2158 | } | |
2159 | ||
611f039f JG |
2160 | err = gic_init_bases(acpi_data.dist_base, acpi_data.redist_regs, |
2161 | acpi_data.nr_redist_regions, 0, domain_handle); | |
ffa7d616 TN |
2162 | if (err) |
2163 | goto out_fwhandle_free; | |
2164 | ||
2165 | acpi_set_irq_model(ACPI_IRQ_MODEL_GIC, domain_handle); | |
d33a3c8c | 2166 | |
d01d3274 | 2167 | if (static_branch_likely(&supports_deactivate_key)) |
d33a3c8c | 2168 | gic_acpi_setup_kvm_info(); |
1839e576 | 2169 | |
ffa7d616 TN |
2170 | return 0; |
2171 | ||
2172 | out_fwhandle_free: | |
2173 | irq_domain_free_fwnode(domain_handle); | |
2174 | out_redist_unmap: | |
611f039f JG |
2175 | for (i = 0; i < acpi_data.nr_redist_regions; i++) |
2176 | if (acpi_data.redist_regs[i].redist_base) | |
2177 | iounmap(acpi_data.redist_regs[i].redist_base); | |
2178 | kfree(acpi_data.redist_regs); | |
ffa7d616 | 2179 | out_dist_unmap: |
611f039f | 2180 | iounmap(acpi_data.dist_base); |
ffa7d616 TN |
2181 | return err; |
2182 | } | |
2183 | IRQCHIP_ACPI_DECLARE(gic_v3, ACPI_MADT_TYPE_GENERIC_DISTRIBUTOR, | |
2184 | acpi_validate_gic_table, ACPI_MADT_GIC_VERSION_V3, | |
2185 | gic_acpi_init); | |
2186 | IRQCHIP_ACPI_DECLARE(gic_v4, ACPI_MADT_TYPE_GENERIC_DISTRIBUTOR, | |
2187 | acpi_validate_gic_table, ACPI_MADT_GIC_VERSION_V4, | |
2188 | gic_acpi_init); | |
2189 | IRQCHIP_ACPI_DECLARE(gic_v3_or_v4, ACPI_MADT_TYPE_GENERIC_DISTRIBUTOR, | |
2190 | acpi_validate_gic_table, ACPI_MADT_GIC_VERSION_NONE, | |
2191 | gic_acpi_init); | |
2192 | #endif |