iommu/of: Refactor of_iommu_configure() for error handling
[linux-2.6-block.git] / drivers / iommu / of_iommu.c
CommitLineData
4e0ee78f
HD
1/*
2 * OF helpers for IOMMU
3 *
4 * Copyright (c) 2012, NVIDIA CORPORATION. All rights reserved.
5 *
6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms and conditions of the GNU General Public License,
8 * version 2, as published by the Free Software Foundation.
9 *
10 * This program is distributed in the hope it will be useful, but WITHOUT
11 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
13 * more details.
14 *
15 * You should have received a copy of the GNU General Public License along with
16 * this program; if not, write to the Free Software Foundation, Inc.,
17 * 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
18 */
19
20#include <linux/export.h>
7eba1d51 21#include <linux/iommu.h>
4e0ee78f
HD
22#include <linux/limits.h>
23#include <linux/of.h>
cbff5634 24#include <linux/of_iommu.h>
b996444c 25#include <linux/of_pci.h>
a42a7a1f 26#include <linux/slab.h>
4e0ee78f 27
1cd076bf
WD
28static const struct of_device_id __iommu_of_table_sentinel
29 __used __section(__iommu_of_table_end);
30
4e0ee78f
HD
31/**
32 * of_get_dma_window - Parse *dma-window property and returns 0 if found.
33 *
34 * @dn: device node
35 * @prefix: prefix for property name if any
36 * @index: index to start to parse
37 * @busno: Returns busno if supported. Otherwise pass NULL
38 * @addr: Returns address that DMA starts
39 * @size: Returns the range that DMA can handle
40 *
41 * This supports different formats flexibly. "prefix" can be
42 * configured if any. "busno" and "index" are optionally
43 * specified. Set 0(or NULL) if not used.
44 */
45int of_get_dma_window(struct device_node *dn, const char *prefix, int index,
46 unsigned long *busno, dma_addr_t *addr, size_t *size)
47{
48 const __be32 *dma_window, *end;
49 int bytes, cur_index = 0;
50 char propname[NAME_MAX], addrname[NAME_MAX], sizename[NAME_MAX];
51
52 if (!dn || !addr || !size)
53 return -EINVAL;
54
55 if (!prefix)
56 prefix = "";
57
58 snprintf(propname, sizeof(propname), "%sdma-window", prefix);
59 snprintf(addrname, sizeof(addrname), "%s#dma-address-cells", prefix);
60 snprintf(sizename, sizeof(sizename), "%s#dma-size-cells", prefix);
61
62 dma_window = of_get_property(dn, propname, &bytes);
63 if (!dma_window)
64 return -ENODEV;
65 end = dma_window + bytes / sizeof(*dma_window);
66
67 while (dma_window < end) {
68 u32 cells;
69 const void *prop;
70
71 /* busno is one cell if supported */
72 if (busno)
73 *busno = be32_to_cpup(dma_window++);
74
75 prop = of_get_property(dn, addrname, NULL);
76 if (!prop)
77 prop = of_get_property(dn, "#address-cells", NULL);
78
79 cells = prop ? be32_to_cpup(prop) : of_n_addr_cells(dn);
80 if (!cells)
81 return -EINVAL;
82 *addr = of_read_number(dma_window, cells);
83 dma_window += cells;
84
85 prop = of_get_property(dn, sizename, NULL);
86 cells = prop ? be32_to_cpup(prop) : of_n_size_cells(dn);
87 if (!cells)
88 return -EINVAL;
89 *size = of_read_number(dma_window, cells);
90 dma_window += cells;
91
92 if (cur_index++ == index)
93 break;
94 }
95 return 0;
96}
97EXPORT_SYMBOL_GPL(of_get_dma_window);
1cd076bf 98
2a0c5754
RM
99static const struct iommu_ops
100*of_iommu_xlate(struct device *dev, struct of_phandle_args *iommu_spec)
101{
102 const struct iommu_ops *ops;
103 struct fwnode_handle *fwnode = &iommu_spec->np->fwnode;
104 int err;
105
106 ops = iommu_ops_from_fwnode(fwnode);
107 if (!ops || !ops->of_xlate)
108 return NULL;
109
110 err = iommu_fwspec_init(dev, &iommu_spec->np->fwnode, ops);
111 if (err)
112 return ERR_PTR(err);
113
114 err = ops->of_xlate(dev, iommu_spec);
115 if (err)
116 return ERR_PTR(err);
117
118 return ops;
119}
120
b996444c
RM
121static int __get_pci_rid(struct pci_dev *pdev, u16 alias, void *data)
122{
123 struct of_phandle_args *iommu_spec = data;
124
125 iommu_spec->args[0] = alias;
126 return iommu_spec->np == pdev->bus->dev.of_node;
127}
128
129static const struct iommu_ops
2a0c5754 130*of_pci_iommu_init(struct pci_dev *pdev, struct device_node *bridge_np)
b996444c
RM
131{
132 const struct iommu_ops *ops;
133 struct of_phandle_args iommu_spec;
2a0c5754 134 int err;
b996444c
RM
135
136 /*
137 * Start by tracing the RID alias down the PCI topology as
138 * far as the host bridge whose OF node we have...
139 * (we're not even attempting to handle multi-alias devices yet)
140 */
141 iommu_spec.args_count = 1;
142 iommu_spec.np = bridge_np;
143 pci_for_each_dma_alias(pdev, __get_pci_rid, &iommu_spec);
144 /*
145 * ...then find out what that becomes once it escapes the PCI
146 * bus into the system beyond, and which IOMMU it ends up at.
147 */
148 iommu_spec.np = NULL;
2a0c5754
RM
149 err = of_pci_map_rid(bridge_np, iommu_spec.args[0], "iommu-map",
150 "iommu-map-mask", &iommu_spec.np,
151 iommu_spec.args);
152 if (err)
153 return err == -ENODEV ? NULL : ERR_PTR(err);
b996444c 154
2a0c5754 155 ops = of_iommu_xlate(&pdev->dev, &iommu_spec);
b996444c
RM
156
157 of_node_put(iommu_spec.np);
158 return ops;
159}
160
2a0c5754
RM
161static const struct iommu_ops
162*of_platform_iommu_init(struct device *dev, struct device_node *np)
7eba1d51
WD
163{
164 struct of_phandle_args iommu_spec;
53c92d79 165 const struct iommu_ops *ops = NULL;
7eba1d51
WD
166 int idx = 0;
167
168 /*
169 * We don't currently walk up the tree looking for a parent IOMMU.
170 * See the `Notes:' section of
171 * Documentation/devicetree/bindings/iommu/iommu.txt
172 */
2a0c5754
RM
173 while (!of_parse_phandle_with_args(np, "iommus", "#iommu-cells",
174 idx, &iommu_spec)) {
175 ops = of_iommu_xlate(dev, &iommu_spec);
176 of_node_put(iommu_spec.np);
7eba1d51 177 idx++;
2a0c5754
RM
178 if (IS_ERR_OR_NULL(ops))
179 break;
7eba1d51
WD
180 }
181
182 return ops;
2a0c5754
RM
183}
184
185const struct iommu_ops *of_iommu_configure(struct device *dev,
186 struct device_node *master_np)
187{
188 const struct iommu_ops *ops;
189
190 if (!master_np)
191 return NULL;
192
193 if (dev_is_pci(dev))
194 ops = of_pci_iommu_init(to_pci_dev(dev), master_np);
195 else
196 ops = of_platform_iommu_init(dev, master_np);
7eba1d51 197
2a0c5754 198 return IS_ERR(ops) ? NULL : ops;
7eba1d51
WD
199}
200
bb8e15d6 201static int __init of_iommu_init(void)
1cd076bf
WD
202{
203 struct device_node *np;
204 const struct of_device_id *match, *matches = &__iommu_of_table;
205
206 for_each_matching_node_and_match(np, matches, &match) {
207 const of_iommu_init_fn init_fn = match->data;
208
209 if (init_fn(np))
210 pr_err("Failed to initialise IOMMU %s\n",
211 of_node_full_name(np));
212 }
bb8e15d6
KW
213
214 return 0;
1cd076bf 215}
bb8e15d6 216postcore_initcall_sync(of_iommu_init);