Commit | Line | Data |
---|---|---|
e126ba97 | 1 | /* |
6cf0a15f | 2 | * Copyright (c) 2013-2015, Mellanox Technologies. All rights reserved. |
e126ba97 EC |
3 | * |
4 | * This software is available to you under a choice of one of two | |
5 | * licenses. You may choose to be licensed under the terms of the GNU | |
6 | * General Public License (GPL) Version 2, available from the file | |
7 | * COPYING in the main directory of this source tree, or the | |
8 | * OpenIB.org BSD license below: | |
9 | * | |
10 | * Redistribution and use in source and binary forms, with or | |
11 | * without modification, are permitted provided that the following | |
12 | * conditions are met: | |
13 | * | |
14 | * - Redistributions of source code must retain the above | |
15 | * copyright notice, this list of conditions and the following | |
16 | * disclaimer. | |
17 | * | |
18 | * - Redistributions in binary form must reproduce the above | |
19 | * copyright notice, this list of conditions and the following | |
20 | * disclaimer in the documentation and/or other materials | |
21 | * provided with the distribution. | |
22 | * | |
23 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
24 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
25 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
26 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS | |
27 | * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN | |
28 | * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
29 | * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
30 | * SOFTWARE. | |
31 | */ | |
32 | ||
33 | #ifndef MLX5_IB_H | |
34 | #define MLX5_IB_H | |
35 | ||
36 | #include <linux/kernel.h> | |
37 | #include <linux/sched.h> | |
38 | #include <rdma/ib_verbs.h> | |
39 | #include <rdma/ib_smi.h> | |
40 | #include <linux/mlx5/driver.h> | |
41 | #include <linux/mlx5/cq.h> | |
42 | #include <linux/mlx5/qp.h> | |
43 | #include <linux/mlx5/srq.h> | |
44 | #include <linux/types.h> | |
146d2f1a | 45 | #include <linux/mlx5/transobj.h> |
e126ba97 EC |
46 | |
47 | #define mlx5_ib_dbg(dev, format, arg...) \ | |
48 | pr_debug("%s:%s:%d:(pid %d): " format, (dev)->ib_dev.name, __func__, \ | |
49 | __LINE__, current->pid, ##arg) | |
50 | ||
51 | #define mlx5_ib_err(dev, format, arg...) \ | |
52 | pr_err("%s:%s:%d:(pid %d): " format, (dev)->ib_dev.name, __func__, \ | |
53 | __LINE__, current->pid, ##arg) | |
54 | ||
55 | #define mlx5_ib_warn(dev, format, arg...) \ | |
56 | pr_warn("%s:%s:%d:(pid %d): " format, (dev)->ib_dev.name, __func__, \ | |
57 | __LINE__, current->pid, ##arg) | |
58 | ||
b368d7cb MB |
59 | #define field_avail(type, fld, sz) (offsetof(type, fld) + \ |
60 | sizeof(((type *)0)->fld) <= (sz)) | |
cfb5e088 HA |
61 | #define MLX5_IB_DEFAULT_UIDX 0xffffff |
62 | #define MLX5_USER_ASSIGNED_UIDX_MASK __mlx5_mask(qpc, user_index) | |
b368d7cb | 63 | |
e126ba97 EC |
64 | enum { |
65 | MLX5_IB_MMAP_CMD_SHIFT = 8, | |
66 | MLX5_IB_MMAP_CMD_MASK = 0xff, | |
67 | }; | |
68 | ||
69 | enum mlx5_ib_mmap_cmd { | |
70 | MLX5_IB_MMAP_REGULAR_PAGE = 0, | |
d69e3bcf MB |
71 | MLX5_IB_MMAP_GET_CONTIGUOUS_PAGES = 1, |
72 | /* 5 is chosen in order to be compatible with old versions of libmlx5 */ | |
73 | MLX5_IB_MMAP_CORE_CLOCK = 5, | |
e126ba97 EC |
74 | }; |
75 | ||
76 | enum { | |
77 | MLX5_RES_SCAT_DATA32_CQE = 0x1, | |
78 | MLX5_RES_SCAT_DATA64_CQE = 0x2, | |
79 | MLX5_REQ_SCAT_DATA32_CQE = 0x11, | |
80 | MLX5_REQ_SCAT_DATA64_CQE = 0x22, | |
81 | }; | |
82 | ||
83 | enum mlx5_ib_latency_class { | |
84 | MLX5_IB_LATENCY_CLASS_LOW, | |
85 | MLX5_IB_LATENCY_CLASS_MEDIUM, | |
86 | MLX5_IB_LATENCY_CLASS_HIGH, | |
87 | MLX5_IB_LATENCY_CLASS_FAST_PATH | |
88 | }; | |
89 | ||
90 | enum mlx5_ib_mad_ifc_flags { | |
91 | MLX5_MAD_IFC_IGNORE_MKEY = 1, | |
92 | MLX5_MAD_IFC_IGNORE_BKEY = 2, | |
93 | MLX5_MAD_IFC_NET_VIEW = 4, | |
94 | }; | |
95 | ||
051f2630 LR |
96 | enum { |
97 | MLX5_CROSS_CHANNEL_UUAR = 0, | |
98 | }; | |
99 | ||
cfb5e088 HA |
100 | enum { |
101 | MLX5_CQE_VERSION_V0, | |
102 | MLX5_CQE_VERSION_V1, | |
103 | }; | |
104 | ||
e126ba97 EC |
105 | struct mlx5_ib_ucontext { |
106 | struct ib_ucontext ibucontext; | |
107 | struct list_head db_page_list; | |
108 | ||
109 | /* protect doorbell record alloc/free | |
110 | */ | |
111 | struct mutex db_page_mutex; | |
112 | struct mlx5_uuar_info uuari; | |
cfb5e088 | 113 | u8 cqe_version; |
146d2f1a | 114 | /* Transport Domain number */ |
115 | u32 tdn; | |
e126ba97 EC |
116 | }; |
117 | ||
118 | static inline struct mlx5_ib_ucontext *to_mucontext(struct ib_ucontext *ibucontext) | |
119 | { | |
120 | return container_of(ibucontext, struct mlx5_ib_ucontext, ibucontext); | |
121 | } | |
122 | ||
123 | struct mlx5_ib_pd { | |
124 | struct ib_pd ibpd; | |
125 | u32 pdn; | |
e126ba97 EC |
126 | }; |
127 | ||
038d2ef8 MG |
128 | #define MLX5_IB_FLOW_MCAST_PRIO (MLX5_BY_PASS_NUM_PRIOS - 1) |
129 | #define MLX5_IB_FLOW_LAST_PRIO (MLX5_IB_FLOW_MCAST_PRIO - 1) | |
130 | #if (MLX5_IB_FLOW_LAST_PRIO <= 0) | |
131 | #error "Invalid number of bypass priorities" | |
132 | #endif | |
133 | #define MLX5_IB_FLOW_LEFTOVERS_PRIO (MLX5_IB_FLOW_MCAST_PRIO + 1) | |
134 | ||
135 | #define MLX5_IB_NUM_FLOW_FT (MLX5_IB_FLOW_LEFTOVERS_PRIO + 1) | |
136 | struct mlx5_ib_flow_prio { | |
137 | struct mlx5_flow_table *flow_table; | |
138 | unsigned int refcount; | |
139 | }; | |
140 | ||
141 | struct mlx5_ib_flow_handler { | |
142 | struct list_head list; | |
143 | struct ib_flow ibflow; | |
144 | unsigned int prio; | |
145 | struct mlx5_flow_rule *rule; | |
146 | }; | |
147 | ||
148 | struct mlx5_ib_flow_db { | |
149 | struct mlx5_ib_flow_prio prios[MLX5_IB_NUM_FLOW_FT]; | |
150 | /* Protect flow steering bypass flow tables | |
151 | * when add/del flow rules. | |
152 | * only single add/removal of flow steering rule could be done | |
153 | * simultaneously. | |
154 | */ | |
155 | struct mutex lock; | |
156 | }; | |
157 | ||
e126ba97 EC |
158 | /* Use macros here so that don't have to duplicate |
159 | * enum ib_send_flags and enum ib_qp_type for low-level driver | |
160 | */ | |
161 | ||
162 | #define MLX5_IB_SEND_UMR_UNREG IB_SEND_RESERVED_START | |
968e78dd HE |
163 | #define MLX5_IB_SEND_UMR_FAIL_IF_FREE (IB_SEND_RESERVED_START << 1) |
164 | #define MLX5_IB_SEND_UMR_UPDATE_MTT (IB_SEND_RESERVED_START << 2) | |
e126ba97 EC |
165 | #define MLX5_IB_QPT_REG_UMR IB_QPT_RESERVED1 |
166 | #define MLX5_IB_WR_UMR IB_WR_RESERVED1 | |
167 | ||
b11a4f9c HE |
168 | /* Private QP creation flags to be passed in ib_qp_init_attr.create_flags. |
169 | * | |
170 | * These flags are intended for internal use by the mlx5_ib driver, and they | |
171 | * rely on the range reserved for that use in the ib_qp_create_flags enum. | |
172 | */ | |
173 | ||
174 | /* Create a UD QP whose source QP number is 1 */ | |
175 | static inline enum ib_qp_create_flags mlx5_ib_create_qp_sqpn_qp1(void) | |
176 | { | |
177 | return IB_QP_CREATE_RESERVED_START; | |
178 | } | |
179 | ||
e126ba97 EC |
180 | struct wr_list { |
181 | u16 opcode; | |
182 | u16 next; | |
183 | }; | |
184 | ||
185 | struct mlx5_ib_wq { | |
186 | u64 *wrid; | |
187 | u32 *wr_data; | |
188 | struct wr_list *w_list; | |
189 | unsigned *wqe_head; | |
190 | u16 unsig_count; | |
191 | ||
192 | /* serialize post to the work queue | |
193 | */ | |
194 | spinlock_t lock; | |
195 | int wqe_cnt; | |
196 | int max_post; | |
197 | int max_gs; | |
198 | int offset; | |
199 | int wqe_shift; | |
200 | unsigned head; | |
201 | unsigned tail; | |
202 | u16 cur_post; | |
203 | u16 last_poll; | |
204 | void *qend; | |
205 | }; | |
206 | ||
207 | enum { | |
208 | MLX5_QP_USER, | |
209 | MLX5_QP_KERNEL, | |
210 | MLX5_QP_EMPTY | |
211 | }; | |
212 | ||
6aec21f6 HE |
213 | /* |
214 | * Connect-IB can trigger up to four concurrent pagefaults | |
215 | * per-QP. | |
216 | */ | |
217 | enum mlx5_ib_pagefault_context { | |
218 | MLX5_IB_PAGEFAULT_RESPONDER_READ, | |
219 | MLX5_IB_PAGEFAULT_REQUESTOR_READ, | |
220 | MLX5_IB_PAGEFAULT_RESPONDER_WRITE, | |
221 | MLX5_IB_PAGEFAULT_REQUESTOR_WRITE, | |
222 | MLX5_IB_PAGEFAULT_CONTEXTS | |
223 | }; | |
224 | ||
225 | static inline enum mlx5_ib_pagefault_context | |
226 | mlx5_ib_get_pagefault_context(struct mlx5_pagefault *pagefault) | |
227 | { | |
228 | return pagefault->flags & (MLX5_PFAULT_REQUESTOR | MLX5_PFAULT_WRITE); | |
229 | } | |
230 | ||
231 | struct mlx5_ib_pfault { | |
232 | struct work_struct work; | |
233 | struct mlx5_pagefault mpfault; | |
234 | }; | |
235 | ||
19098df2 | 236 | struct mlx5_ib_ubuffer { |
237 | struct ib_umem *umem; | |
238 | int buf_size; | |
239 | u64 buf_addr; | |
240 | }; | |
241 | ||
242 | struct mlx5_ib_qp_base { | |
243 | struct mlx5_ib_qp *container_mibqp; | |
244 | struct mlx5_core_qp mqp; | |
245 | struct mlx5_ib_ubuffer ubuffer; | |
246 | }; | |
247 | ||
248 | struct mlx5_ib_qp_trans { | |
249 | struct mlx5_ib_qp_base base; | |
250 | u16 xrcdn; | |
251 | u8 alt_port; | |
252 | u8 atomic_rd_en; | |
253 | u8 resp_depth; | |
254 | }; | |
255 | ||
038d2ef8 | 256 | struct mlx5_ib_rq { |
0fb2ed66 | 257 | struct mlx5_ib_qp_base base; |
258 | struct mlx5_ib_wq *rq; | |
259 | struct mlx5_ib_ubuffer ubuffer; | |
260 | struct mlx5_db *doorbell; | |
038d2ef8 | 261 | u32 tirn; |
0fb2ed66 | 262 | u8 state; |
263 | }; | |
264 | ||
265 | struct mlx5_ib_sq { | |
266 | struct mlx5_ib_qp_base base; | |
267 | struct mlx5_ib_wq *sq; | |
268 | struct mlx5_ib_ubuffer ubuffer; | |
269 | struct mlx5_db *doorbell; | |
270 | u32 tisn; | |
271 | u8 state; | |
038d2ef8 MG |
272 | }; |
273 | ||
274 | struct mlx5_ib_raw_packet_qp { | |
0fb2ed66 | 275 | struct mlx5_ib_sq sq; |
038d2ef8 MG |
276 | struct mlx5_ib_rq rq; |
277 | }; | |
278 | ||
e126ba97 EC |
279 | struct mlx5_ib_qp { |
280 | struct ib_qp ibqp; | |
038d2ef8 | 281 | union { |
0fb2ed66 | 282 | struct mlx5_ib_qp_trans trans_qp; |
283 | struct mlx5_ib_raw_packet_qp raw_packet_qp; | |
038d2ef8 | 284 | }; |
e126ba97 EC |
285 | struct mlx5_buf buf; |
286 | ||
287 | struct mlx5_db db; | |
288 | struct mlx5_ib_wq rq; | |
289 | ||
e126ba97 EC |
290 | u8 sq_signal_bits; |
291 | u8 fm_cache; | |
e126ba97 EC |
292 | struct mlx5_ib_wq sq; |
293 | ||
e126ba97 EC |
294 | /* serialize qp state modifications |
295 | */ | |
296 | struct mutex mutex; | |
e126ba97 EC |
297 | u32 flags; |
298 | u8 port; | |
e126ba97 | 299 | u8 state; |
e126ba97 EC |
300 | int wq_sig; |
301 | int scat_cqe; | |
302 | int max_inline_data; | |
303 | struct mlx5_bf *bf; | |
304 | int has_rq; | |
305 | ||
306 | /* only for user space QPs. For kernel | |
307 | * we have it from the bf object | |
308 | */ | |
309 | int uuarn; | |
310 | ||
311 | int create_type; | |
e1e66cc2 SG |
312 | |
313 | /* Store signature errors */ | |
314 | bool signature_en; | |
6aec21f6 HE |
315 | |
316 | #ifdef CONFIG_INFINIBAND_ON_DEMAND_PAGING | |
317 | /* | |
318 | * A flag that is true for QP's that are in a state that doesn't | |
319 | * allow page faults, and shouldn't schedule any more faults. | |
320 | */ | |
321 | int disable_page_faults; | |
322 | /* | |
323 | * The disable_page_faults_lock protects a QP's disable_page_faults | |
324 | * field, allowing for a thread to atomically check whether the QP | |
325 | * allows page faults, and if so schedule a page fault. | |
326 | */ | |
327 | spinlock_t disable_page_faults_lock; | |
328 | struct mlx5_ib_pfault pagefaults[MLX5_IB_PAGEFAULT_CONTEXTS]; | |
329 | #endif | |
e126ba97 EC |
330 | }; |
331 | ||
332 | struct mlx5_ib_cq_buf { | |
333 | struct mlx5_buf buf; | |
334 | struct ib_umem *umem; | |
335 | int cqe_size; | |
bde51583 | 336 | int nent; |
e126ba97 EC |
337 | }; |
338 | ||
339 | enum mlx5_ib_qp_flags { | |
f0313965 ES |
340 | MLX5_IB_QP_LSO = IB_QP_CREATE_IPOIB_UD_LSO, |
341 | MLX5_IB_QP_BLOCK_MULTICAST_LOOPBACK = IB_QP_CREATE_BLOCK_MULTICAST_LOOPBACK, | |
342 | MLX5_IB_QP_CROSS_CHANNEL = IB_QP_CREATE_CROSS_CHANNEL, | |
343 | MLX5_IB_QP_MANAGED_SEND = IB_QP_CREATE_MANAGED_SEND, | |
344 | MLX5_IB_QP_MANAGED_RECV = IB_QP_CREATE_MANAGED_RECV, | |
345 | MLX5_IB_QP_SIGNATURE_HANDLING = 1 << 5, | |
b11a4f9c HE |
346 | /* QP uses 1 as its source QP number */ |
347 | MLX5_IB_QP_SQPN_QP1 = 1 << 6, | |
e126ba97 EC |
348 | }; |
349 | ||
968e78dd | 350 | struct mlx5_umr_wr { |
e622f2f4 | 351 | struct ib_send_wr wr; |
968e78dd HE |
352 | union { |
353 | u64 virt_addr; | |
354 | u64 offset; | |
355 | } target; | |
356 | struct ib_pd *pd; | |
357 | unsigned int page_shift; | |
358 | unsigned int npages; | |
359 | u32 length; | |
360 | int access_flags; | |
361 | u32 mkey; | |
362 | }; | |
363 | ||
e622f2f4 CH |
364 | static inline struct mlx5_umr_wr *umr_wr(struct ib_send_wr *wr) |
365 | { | |
366 | return container_of(wr, struct mlx5_umr_wr, wr); | |
367 | } | |
368 | ||
e126ba97 EC |
369 | struct mlx5_shared_mr_info { |
370 | int mr_id; | |
371 | struct ib_umem *umem; | |
372 | }; | |
373 | ||
374 | struct mlx5_ib_cq { | |
375 | struct ib_cq ibcq; | |
376 | struct mlx5_core_cq mcq; | |
377 | struct mlx5_ib_cq_buf buf; | |
378 | struct mlx5_db db; | |
379 | ||
380 | /* serialize access to the CQ | |
381 | */ | |
382 | spinlock_t lock; | |
383 | ||
384 | /* protect resize cq | |
385 | */ | |
386 | struct mutex resize_mutex; | |
bde51583 | 387 | struct mlx5_ib_cq_buf *resize_buf; |
e126ba97 EC |
388 | struct ib_umem *resize_umem; |
389 | int cqe_size; | |
051f2630 | 390 | u32 create_flags; |
e126ba97 EC |
391 | }; |
392 | ||
393 | struct mlx5_ib_srq { | |
394 | struct ib_srq ibsrq; | |
395 | struct mlx5_core_srq msrq; | |
396 | struct mlx5_buf buf; | |
397 | struct mlx5_db db; | |
398 | u64 *wrid; | |
399 | /* protect SRQ hanlding | |
400 | */ | |
401 | spinlock_t lock; | |
402 | int head; | |
403 | int tail; | |
404 | u16 wqe_ctr; | |
405 | struct ib_umem *umem; | |
406 | /* serialize arming a SRQ | |
407 | */ | |
408 | struct mutex mutex; | |
409 | int wq_sig; | |
410 | }; | |
411 | ||
412 | struct mlx5_ib_xrcd { | |
413 | struct ib_xrcd ibxrcd; | |
414 | u32 xrcdn; | |
415 | }; | |
416 | ||
cc149f75 HE |
417 | enum mlx5_ib_mtt_access_flags { |
418 | MLX5_IB_MTT_READ = (1 << 0), | |
419 | MLX5_IB_MTT_WRITE = (1 << 1), | |
420 | }; | |
421 | ||
422 | #define MLX5_IB_MTT_PRESENT (MLX5_IB_MTT_READ | MLX5_IB_MTT_WRITE) | |
423 | ||
e126ba97 EC |
424 | struct mlx5_ib_mr { |
425 | struct ib_mr ibmr; | |
8a187ee5 SG |
426 | void *descs; |
427 | dma_addr_t desc_map; | |
428 | int ndescs; | |
429 | int max_descs; | |
430 | int desc_size; | |
e126ba97 EC |
431 | struct mlx5_core_mr mmr; |
432 | struct ib_umem *umem; | |
433 | struct mlx5_shared_mr_info *smr_info; | |
434 | struct list_head list; | |
435 | int order; | |
436 | int umred; | |
e126ba97 | 437 | int npages; |
746b5583 EC |
438 | struct mlx5_ib_dev *dev; |
439 | struct mlx5_create_mkey_mbox_out out; | |
3121e3c4 | 440 | struct mlx5_core_sig_ctx *sig; |
b4cfe447 | 441 | int live; |
8a187ee5 | 442 | void *descs_alloc; |
e126ba97 EC |
443 | }; |
444 | ||
a74d2416 SR |
445 | struct mlx5_ib_umr_context { |
446 | enum ib_wc_status status; | |
447 | struct completion done; | |
448 | }; | |
449 | ||
450 | static inline void mlx5_ib_init_umr_context(struct mlx5_ib_umr_context *context) | |
451 | { | |
452 | context->status = -1; | |
453 | init_completion(&context->done); | |
454 | } | |
455 | ||
e126ba97 EC |
456 | struct umr_common { |
457 | struct ib_pd *pd; | |
458 | struct ib_cq *cq; | |
459 | struct ib_qp *qp; | |
e126ba97 EC |
460 | /* control access to UMR QP |
461 | */ | |
462 | struct semaphore sem; | |
463 | }; | |
464 | ||
465 | enum { | |
466 | MLX5_FMR_INVALID, | |
467 | MLX5_FMR_VALID, | |
468 | MLX5_FMR_BUSY, | |
469 | }; | |
470 | ||
e126ba97 EC |
471 | struct mlx5_cache_ent { |
472 | struct list_head head; | |
473 | /* sync access to the cahce entry | |
474 | */ | |
475 | spinlock_t lock; | |
476 | ||
477 | ||
478 | struct dentry *dir; | |
479 | char name[4]; | |
480 | u32 order; | |
481 | u32 size; | |
482 | u32 cur; | |
483 | u32 miss; | |
484 | u32 limit; | |
485 | ||
486 | struct dentry *fsize; | |
487 | struct dentry *fcur; | |
488 | struct dentry *fmiss; | |
489 | struct dentry *flimit; | |
490 | ||
491 | struct mlx5_ib_dev *dev; | |
492 | struct work_struct work; | |
493 | struct delayed_work dwork; | |
746b5583 | 494 | int pending; |
e126ba97 EC |
495 | }; |
496 | ||
497 | struct mlx5_mr_cache { | |
498 | struct workqueue_struct *wq; | |
499 | struct mlx5_cache_ent ent[MAX_MR_CACHE_ENTRIES]; | |
500 | int stopped; | |
501 | struct dentry *root; | |
502 | unsigned long last_add; | |
503 | }; | |
504 | ||
505 | struct mlx5_ib_resources { | |
506 | struct ib_cq *c0; | |
507 | struct ib_xrcd *x0; | |
508 | struct ib_xrcd *x1; | |
509 | struct ib_pd *p0; | |
510 | struct ib_srq *s0; | |
4aa17b28 | 511 | struct ib_srq *s1; |
e126ba97 EC |
512 | }; |
513 | ||
fc24fc5e AS |
514 | struct mlx5_roce { |
515 | /* Protect mlx5_ib_get_netdev from invoking dev_hold() with a NULL | |
516 | * netdev pointer | |
517 | */ | |
518 | rwlock_t netdev_lock; | |
519 | struct net_device *netdev; | |
520 | struct notifier_block nb; | |
521 | }; | |
522 | ||
e126ba97 EC |
523 | struct mlx5_ib_dev { |
524 | struct ib_device ib_dev; | |
9603b61d | 525 | struct mlx5_core_dev *mdev; |
fc24fc5e | 526 | struct mlx5_roce roce; |
e126ba97 | 527 | MLX5_DECLARE_DOORBELL_LOCK(uar_lock); |
e126ba97 | 528 | int num_ports; |
e126ba97 EC |
529 | /* serialize update of capability mask |
530 | */ | |
531 | struct mutex cap_mask_mutex; | |
532 | bool ib_active; | |
533 | struct umr_common umrc; | |
534 | /* sync used page count stats | |
535 | */ | |
e126ba97 EC |
536 | struct mlx5_ib_resources devr; |
537 | struct mlx5_mr_cache cache; | |
746b5583 EC |
538 | struct timer_list delay_timer; |
539 | int fill_delay; | |
8cdd312c HE |
540 | #ifdef CONFIG_INFINIBAND_ON_DEMAND_PAGING |
541 | struct ib_odp_caps odp_caps; | |
6aec21f6 HE |
542 | /* |
543 | * Sleepable RCU that prevents destruction of MRs while they are still | |
544 | * being used by a page fault handler. | |
545 | */ | |
546 | struct srcu_struct mr_srcu; | |
8cdd312c | 547 | #endif |
038d2ef8 | 548 | struct mlx5_ib_flow_db flow_db; |
e126ba97 EC |
549 | }; |
550 | ||
551 | static inline struct mlx5_ib_cq *to_mibcq(struct mlx5_core_cq *mcq) | |
552 | { | |
553 | return container_of(mcq, struct mlx5_ib_cq, mcq); | |
554 | } | |
555 | ||
556 | static inline struct mlx5_ib_xrcd *to_mxrcd(struct ib_xrcd *ibxrcd) | |
557 | { | |
558 | return container_of(ibxrcd, struct mlx5_ib_xrcd, ibxrcd); | |
559 | } | |
560 | ||
561 | static inline struct mlx5_ib_dev *to_mdev(struct ib_device *ibdev) | |
562 | { | |
563 | return container_of(ibdev, struct mlx5_ib_dev, ib_dev); | |
564 | } | |
565 | ||
e126ba97 EC |
566 | static inline struct mlx5_ib_cq *to_mcq(struct ib_cq *ibcq) |
567 | { | |
568 | return container_of(ibcq, struct mlx5_ib_cq, ibcq); | |
569 | } | |
570 | ||
571 | static inline struct mlx5_ib_qp *to_mibqp(struct mlx5_core_qp *mqp) | |
572 | { | |
19098df2 | 573 | return container_of(mqp, struct mlx5_ib_qp_base, mqp)->container_mibqp; |
e126ba97 EC |
574 | } |
575 | ||
d5436ba0 SG |
576 | static inline struct mlx5_ib_mr *to_mibmr(struct mlx5_core_mr *mmr) |
577 | { | |
578 | return container_of(mmr, struct mlx5_ib_mr, mmr); | |
579 | } | |
580 | ||
e126ba97 EC |
581 | static inline struct mlx5_ib_pd *to_mpd(struct ib_pd *ibpd) |
582 | { | |
583 | return container_of(ibpd, struct mlx5_ib_pd, ibpd); | |
584 | } | |
585 | ||
586 | static inline struct mlx5_ib_srq *to_msrq(struct ib_srq *ibsrq) | |
587 | { | |
588 | return container_of(ibsrq, struct mlx5_ib_srq, ibsrq); | |
589 | } | |
590 | ||
591 | static inline struct mlx5_ib_qp *to_mqp(struct ib_qp *ibqp) | |
592 | { | |
593 | return container_of(ibqp, struct mlx5_ib_qp, ibqp); | |
594 | } | |
595 | ||
596 | static inline struct mlx5_ib_srq *to_mibsrq(struct mlx5_core_srq *msrq) | |
597 | { | |
598 | return container_of(msrq, struct mlx5_ib_srq, msrq); | |
599 | } | |
600 | ||
601 | static inline struct mlx5_ib_mr *to_mmr(struct ib_mr *ibmr) | |
602 | { | |
603 | return container_of(ibmr, struct mlx5_ib_mr, ibmr); | |
604 | } | |
605 | ||
e126ba97 EC |
606 | struct mlx5_ib_ah { |
607 | struct ib_ah ibah; | |
608 | struct mlx5_av av; | |
609 | }; | |
610 | ||
611 | static inline struct mlx5_ib_ah *to_mah(struct ib_ah *ibah) | |
612 | { | |
613 | return container_of(ibah, struct mlx5_ib_ah, ibah); | |
614 | } | |
615 | ||
e126ba97 EC |
616 | int mlx5_ib_db_map_user(struct mlx5_ib_ucontext *context, unsigned long virt, |
617 | struct mlx5_db *db); | |
618 | void mlx5_ib_db_unmap_user(struct mlx5_ib_ucontext *context, struct mlx5_db *db); | |
619 | void __mlx5_ib_cq_clean(struct mlx5_ib_cq *cq, u32 qpn, struct mlx5_ib_srq *srq); | |
620 | void mlx5_ib_cq_clean(struct mlx5_ib_cq *cq, u32 qpn, struct mlx5_ib_srq *srq); | |
621 | void mlx5_ib_free_srq_wqe(struct mlx5_ib_srq *srq, int wqe_index); | |
622 | int mlx5_MAD_IFC(struct mlx5_ib_dev *dev, int ignore_mkey, int ignore_bkey, | |
a97e2d86 IW |
623 | u8 port, const struct ib_wc *in_wc, const struct ib_grh *in_grh, |
624 | const void *in_mad, void *response_mad); | |
e126ba97 EC |
625 | struct ib_ah *mlx5_ib_create_ah(struct ib_pd *pd, struct ib_ah_attr *ah_attr); |
626 | int mlx5_ib_query_ah(struct ib_ah *ibah, struct ib_ah_attr *ah_attr); | |
627 | int mlx5_ib_destroy_ah(struct ib_ah *ah); | |
628 | struct ib_srq *mlx5_ib_create_srq(struct ib_pd *pd, | |
629 | struct ib_srq_init_attr *init_attr, | |
630 | struct ib_udata *udata); | |
631 | int mlx5_ib_modify_srq(struct ib_srq *ibsrq, struct ib_srq_attr *attr, | |
632 | enum ib_srq_attr_mask attr_mask, struct ib_udata *udata); | |
633 | int mlx5_ib_query_srq(struct ib_srq *ibsrq, struct ib_srq_attr *srq_attr); | |
634 | int mlx5_ib_destroy_srq(struct ib_srq *srq); | |
635 | int mlx5_ib_post_srq_recv(struct ib_srq *ibsrq, struct ib_recv_wr *wr, | |
636 | struct ib_recv_wr **bad_wr); | |
637 | struct ib_qp *mlx5_ib_create_qp(struct ib_pd *pd, | |
638 | struct ib_qp_init_attr *init_attr, | |
639 | struct ib_udata *udata); | |
640 | int mlx5_ib_modify_qp(struct ib_qp *ibqp, struct ib_qp_attr *attr, | |
641 | int attr_mask, struct ib_udata *udata); | |
642 | int mlx5_ib_query_qp(struct ib_qp *ibqp, struct ib_qp_attr *qp_attr, int qp_attr_mask, | |
643 | struct ib_qp_init_attr *qp_init_attr); | |
644 | int mlx5_ib_destroy_qp(struct ib_qp *qp); | |
645 | int mlx5_ib_post_send(struct ib_qp *ibqp, struct ib_send_wr *wr, | |
646 | struct ib_send_wr **bad_wr); | |
647 | int mlx5_ib_post_recv(struct ib_qp *ibqp, struct ib_recv_wr *wr, | |
648 | struct ib_recv_wr **bad_wr); | |
649 | void *mlx5_get_send_wqe(struct mlx5_ib_qp *qp, int n); | |
c1395a2a | 650 | int mlx5_ib_read_user_wqe(struct mlx5_ib_qp *qp, int send, int wqe_index, |
19098df2 | 651 | void *buffer, u32 length, |
652 | struct mlx5_ib_qp_base *base); | |
bcf4c1ea MB |
653 | struct ib_cq *mlx5_ib_create_cq(struct ib_device *ibdev, |
654 | const struct ib_cq_init_attr *attr, | |
655 | struct ib_ucontext *context, | |
e126ba97 EC |
656 | struct ib_udata *udata); |
657 | int mlx5_ib_destroy_cq(struct ib_cq *cq); | |
658 | int mlx5_ib_poll_cq(struct ib_cq *ibcq, int num_entries, struct ib_wc *wc); | |
659 | int mlx5_ib_arm_cq(struct ib_cq *ibcq, enum ib_cq_notify_flags flags); | |
660 | int mlx5_ib_modify_cq(struct ib_cq *cq, u16 cq_count, u16 cq_period); | |
661 | int mlx5_ib_resize_cq(struct ib_cq *ibcq, int entries, struct ib_udata *udata); | |
662 | struct ib_mr *mlx5_ib_get_dma_mr(struct ib_pd *pd, int acc); | |
663 | struct ib_mr *mlx5_ib_reg_user_mr(struct ib_pd *pd, u64 start, u64 length, | |
664 | u64 virt_addr, int access_flags, | |
665 | struct ib_udata *udata); | |
832a6b06 HE |
666 | int mlx5_ib_update_mtt(struct mlx5_ib_mr *mr, u64 start_page_index, |
667 | int npages, int zap); | |
e126ba97 | 668 | int mlx5_ib_dereg_mr(struct ib_mr *ibmr); |
9bee178b SG |
669 | struct ib_mr *mlx5_ib_alloc_mr(struct ib_pd *pd, |
670 | enum ib_mr_type mr_type, | |
671 | u32 max_num_sg); | |
8a187ee5 SG |
672 | int mlx5_ib_map_mr_sg(struct ib_mr *ibmr, |
673 | struct scatterlist *sg, | |
674 | int sg_nents); | |
e126ba97 | 675 | int mlx5_ib_process_mad(struct ib_device *ibdev, int mad_flags, u8 port_num, |
a97e2d86 | 676 | const struct ib_wc *in_wc, const struct ib_grh *in_grh, |
4cd7c947 IW |
677 | const struct ib_mad_hdr *in, size_t in_mad_size, |
678 | struct ib_mad_hdr *out, size_t *out_mad_size, | |
679 | u16 *out_mad_pkey_index); | |
e126ba97 EC |
680 | struct ib_xrcd *mlx5_ib_alloc_xrcd(struct ib_device *ibdev, |
681 | struct ib_ucontext *context, | |
682 | struct ib_udata *udata); | |
683 | int mlx5_ib_dealloc_xrcd(struct ib_xrcd *xrcd); | |
e126ba97 EC |
684 | int mlx5_ib_get_buf_offset(u64 addr, int page_shift, u32 *offset); |
685 | int mlx5_query_ext_port_caps(struct mlx5_ib_dev *dev, u8 port); | |
1b5daf11 MD |
686 | int mlx5_query_mad_ifc_smp_attr_node_info(struct ib_device *ibdev, |
687 | struct ib_smp *out_mad); | |
688 | int mlx5_query_mad_ifc_system_image_guid(struct ib_device *ibdev, | |
689 | __be64 *sys_image_guid); | |
690 | int mlx5_query_mad_ifc_max_pkeys(struct ib_device *ibdev, | |
691 | u16 *max_pkeys); | |
692 | int mlx5_query_mad_ifc_vendor_id(struct ib_device *ibdev, | |
693 | u32 *vendor_id); | |
694 | int mlx5_query_mad_ifc_node_desc(struct mlx5_ib_dev *dev, char *node_desc); | |
695 | int mlx5_query_mad_ifc_node_guid(struct mlx5_ib_dev *dev, __be64 *node_guid); | |
696 | int mlx5_query_mad_ifc_pkey(struct ib_device *ibdev, u8 port, u16 index, | |
697 | u16 *pkey); | |
698 | int mlx5_query_mad_ifc_gids(struct ib_device *ibdev, u8 port, int index, | |
699 | union ib_gid *gid); | |
700 | int mlx5_query_mad_ifc_port(struct ib_device *ibdev, u8 port, | |
701 | struct ib_port_attr *props); | |
e126ba97 EC |
702 | int mlx5_ib_query_port(struct ib_device *ibdev, u8 port, |
703 | struct ib_port_attr *props); | |
704 | int mlx5_ib_init_fmr(struct mlx5_ib_dev *dev); | |
705 | void mlx5_ib_cleanup_fmr(struct mlx5_ib_dev *dev); | |
706 | void mlx5_ib_cont_pages(struct ib_umem *umem, u64 addr, int *count, int *shift, | |
707 | int *ncont, int *order); | |
832a6b06 HE |
708 | void __mlx5_ib_populate_pas(struct mlx5_ib_dev *dev, struct ib_umem *umem, |
709 | int page_shift, size_t offset, size_t num_pages, | |
710 | __be64 *pas, int access_flags); | |
e126ba97 | 711 | void mlx5_ib_populate_pas(struct mlx5_ib_dev *dev, struct ib_umem *umem, |
cc149f75 | 712 | int page_shift, __be64 *pas, int access_flags); |
e126ba97 EC |
713 | void mlx5_ib_copy_pas(u64 *old, u64 *new, int step, int num); |
714 | int mlx5_ib_get_cqe_size(struct mlx5_ib_dev *dev, struct ib_cq *ibcq); | |
715 | int mlx5_mr_cache_init(struct mlx5_ib_dev *dev); | |
716 | int mlx5_mr_cache_cleanup(struct mlx5_ib_dev *dev); | |
717 | int mlx5_mr_ib_cont_pages(struct ib_umem *umem, u64 addr, int *count, int *shift); | |
718 | void mlx5_umr_cq_handler(struct ib_cq *cq, void *cq_context); | |
d5436ba0 SG |
719 | int mlx5_ib_check_mr_status(struct ib_mr *ibmr, u32 check_mask, |
720 | struct ib_mr_status *mr_status); | |
e126ba97 | 721 | |
8cdd312c | 722 | #ifdef CONFIG_INFINIBAND_ON_DEMAND_PAGING |
6aec21f6 HE |
723 | extern struct workqueue_struct *mlx5_ib_page_fault_wq; |
724 | ||
938fe83c | 725 | void mlx5_ib_internal_fill_odp_caps(struct mlx5_ib_dev *dev); |
6aec21f6 HE |
726 | void mlx5_ib_mr_pfault_handler(struct mlx5_ib_qp *qp, |
727 | struct mlx5_ib_pfault *pfault); | |
728 | void mlx5_ib_odp_create_qp(struct mlx5_ib_qp *qp); | |
729 | int mlx5_ib_odp_init_one(struct mlx5_ib_dev *ibdev); | |
730 | void mlx5_ib_odp_remove_one(struct mlx5_ib_dev *ibdev); | |
731 | int __init mlx5_ib_odp_init(void); | |
732 | void mlx5_ib_odp_cleanup(void); | |
733 | void mlx5_ib_qp_disable_pagefaults(struct mlx5_ib_qp *qp); | |
734 | void mlx5_ib_qp_enable_pagefaults(struct mlx5_ib_qp *qp); | |
b4cfe447 HE |
735 | void mlx5_ib_invalidate_range(struct ib_umem *umem, unsigned long start, |
736 | unsigned long end); | |
6aec21f6 HE |
737 | |
738 | #else /* CONFIG_INFINIBAND_ON_DEMAND_PAGING */ | |
938fe83c | 739 | static inline void mlx5_ib_internal_fill_odp_caps(struct mlx5_ib_dev *dev) |
8cdd312c | 740 | { |
938fe83c | 741 | return; |
8cdd312c | 742 | } |
6aec21f6 HE |
743 | |
744 | static inline void mlx5_ib_odp_create_qp(struct mlx5_ib_qp *qp) {} | |
745 | static inline int mlx5_ib_odp_init_one(struct mlx5_ib_dev *ibdev) { return 0; } | |
746 | static inline void mlx5_ib_odp_remove_one(struct mlx5_ib_dev *ibdev) {} | |
747 | static inline int mlx5_ib_odp_init(void) { return 0; } | |
748 | static inline void mlx5_ib_odp_cleanup(void) {} | |
749 | static inline void mlx5_ib_qp_disable_pagefaults(struct mlx5_ib_qp *qp) {} | |
750 | static inline void mlx5_ib_qp_enable_pagefaults(struct mlx5_ib_qp *qp) {} | |
751 | ||
8cdd312c HE |
752 | #endif /* CONFIG_INFINIBAND_ON_DEMAND_PAGING */ |
753 | ||
2811ba51 AS |
754 | __be16 mlx5_get_roce_udp_sport(struct mlx5_ib_dev *dev, u8 port_num, |
755 | int index); | |
756 | ||
e126ba97 EC |
757 | static inline void init_query_mad(struct ib_smp *mad) |
758 | { | |
759 | mad->base_version = 1; | |
760 | mad->mgmt_class = IB_MGMT_CLASS_SUBN_LID_ROUTED; | |
761 | mad->class_version = 1; | |
762 | mad->method = IB_MGMT_METHOD_GET; | |
763 | } | |
764 | ||
765 | static inline u8 convert_access(int acc) | |
766 | { | |
767 | return (acc & IB_ACCESS_REMOTE_ATOMIC ? MLX5_PERM_ATOMIC : 0) | | |
768 | (acc & IB_ACCESS_REMOTE_WRITE ? MLX5_PERM_REMOTE_WRITE : 0) | | |
769 | (acc & IB_ACCESS_REMOTE_READ ? MLX5_PERM_REMOTE_READ : 0) | | |
770 | (acc & IB_ACCESS_LOCAL_WRITE ? MLX5_PERM_LOCAL_WRITE : 0) | | |
771 | MLX5_PERM_LOCAL_READ; | |
772 | } | |
773 | ||
b636401f SG |
774 | static inline int is_qp1(enum ib_qp_type qp_type) |
775 | { | |
776 | return qp_type == IB_QPT_GSI; | |
777 | } | |
778 | ||
cc149f75 HE |
779 | #define MLX5_MAX_UMR_SHIFT 16 |
780 | #define MLX5_MAX_UMR_PAGES (1 << MLX5_MAX_UMR_SHIFT) | |
781 | ||
051f2630 LR |
782 | static inline u32 check_cq_create_flags(u32 flags) |
783 | { | |
784 | /* | |
785 | * It returns non-zero value for unsupported CQ | |
786 | * create flags, otherwise it returns zero. | |
787 | */ | |
34356f64 LR |
788 | return (flags & ~(IB_CQ_FLAGS_IGNORE_OVERRUN | |
789 | IB_CQ_FLAGS_TIMESTAMP_COMPLETION)); | |
051f2630 | 790 | } |
cfb5e088 HA |
791 | |
792 | static inline int verify_assign_uidx(u8 cqe_version, u32 cmd_uidx, | |
793 | u32 *user_index) | |
794 | { | |
795 | if (cqe_version) { | |
796 | if ((cmd_uidx == MLX5_IB_DEFAULT_UIDX) || | |
797 | (cmd_uidx & ~MLX5_USER_ASSIGNED_UIDX_MASK)) | |
798 | return -EINVAL; | |
799 | *user_index = cmd_uidx; | |
800 | } else { | |
801 | *user_index = MLX5_IB_DEFAULT_UIDX; | |
802 | } | |
803 | ||
804 | return 0; | |
805 | } | |
e126ba97 | 806 | #endif /* MLX5_IB_H */ |