Commit | Line | Data |
---|---|---|
e126ba97 | 1 | /* |
6cf0a15f | 2 | * Copyright (c) 2013-2015, Mellanox Technologies. All rights reserved. |
e126ba97 EC |
3 | * |
4 | * This software is available to you under a choice of one of two | |
5 | * licenses. You may choose to be licensed under the terms of the GNU | |
6 | * General Public License (GPL) Version 2, available from the file | |
7 | * COPYING in the main directory of this source tree, or the | |
8 | * OpenIB.org BSD license below: | |
9 | * | |
10 | * Redistribution and use in source and binary forms, with or | |
11 | * without modification, are permitted provided that the following | |
12 | * conditions are met: | |
13 | * | |
14 | * - Redistributions of source code must retain the above | |
15 | * copyright notice, this list of conditions and the following | |
16 | * disclaimer. | |
17 | * | |
18 | * - Redistributions in binary form must reproduce the above | |
19 | * copyright notice, this list of conditions and the following | |
20 | * disclaimer in the documentation and/or other materials | |
21 | * provided with the distribution. | |
22 | * | |
23 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
24 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
25 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
26 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS | |
27 | * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN | |
28 | * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
29 | * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
30 | * SOFTWARE. | |
31 | */ | |
32 | ||
33 | #ifndef MLX5_IB_H | |
34 | #define MLX5_IB_H | |
35 | ||
36 | #include <linux/kernel.h> | |
37 | #include <linux/sched.h> | |
38 | #include <rdma/ib_verbs.h> | |
39 | #include <rdma/ib_smi.h> | |
40 | #include <linux/mlx5/driver.h> | |
41 | #include <linux/mlx5/cq.h> | |
42 | #include <linux/mlx5/qp.h> | |
43 | #include <linux/mlx5/srq.h> | |
44 | #include <linux/types.h> | |
146d2f1a | 45 | #include <linux/mlx5/transobj.h> |
d2370e0a | 46 | #include <rdma/ib_user_verbs.h> |
3085e29e | 47 | #include <rdma/mlx5-abi.h> |
e126ba97 EC |
48 | |
49 | #define mlx5_ib_dbg(dev, format, arg...) \ | |
50 | pr_debug("%s:%s:%d:(pid %d): " format, (dev)->ib_dev.name, __func__, \ | |
51 | __LINE__, current->pid, ##arg) | |
52 | ||
53 | #define mlx5_ib_err(dev, format, arg...) \ | |
54 | pr_err("%s:%s:%d:(pid %d): " format, (dev)->ib_dev.name, __func__, \ | |
55 | __LINE__, current->pid, ##arg) | |
56 | ||
57 | #define mlx5_ib_warn(dev, format, arg...) \ | |
58 | pr_warn("%s:%s:%d:(pid %d): " format, (dev)->ib_dev.name, __func__, \ | |
59 | __LINE__, current->pid, ##arg) | |
60 | ||
b368d7cb MB |
61 | #define field_avail(type, fld, sz) (offsetof(type, fld) + \ |
62 | sizeof(((type *)0)->fld) <= (sz)) | |
cfb5e088 HA |
63 | #define MLX5_IB_DEFAULT_UIDX 0xffffff |
64 | #define MLX5_USER_ASSIGNED_UIDX_MASK __mlx5_mask(qpc, user_index) | |
b368d7cb | 65 | |
762f899a MD |
66 | #define MLX5_MKEY_PAGE_SHIFT_MASK __mlx5_mask(mkc, log_page_size) |
67 | ||
e126ba97 EC |
68 | enum { |
69 | MLX5_IB_MMAP_CMD_SHIFT = 8, | |
70 | MLX5_IB_MMAP_CMD_MASK = 0xff, | |
71 | }; | |
72 | ||
e126ba97 EC |
73 | enum { |
74 | MLX5_RES_SCAT_DATA32_CQE = 0x1, | |
75 | MLX5_RES_SCAT_DATA64_CQE = 0x2, | |
76 | MLX5_REQ_SCAT_DATA32_CQE = 0x11, | |
77 | MLX5_REQ_SCAT_DATA64_CQE = 0x22, | |
78 | }; | |
79 | ||
80 | enum mlx5_ib_latency_class { | |
81 | MLX5_IB_LATENCY_CLASS_LOW, | |
82 | MLX5_IB_LATENCY_CLASS_MEDIUM, | |
83 | MLX5_IB_LATENCY_CLASS_HIGH, | |
e126ba97 EC |
84 | }; |
85 | ||
86 | enum mlx5_ib_mad_ifc_flags { | |
87 | MLX5_MAD_IFC_IGNORE_MKEY = 1, | |
88 | MLX5_MAD_IFC_IGNORE_BKEY = 2, | |
89 | MLX5_MAD_IFC_NET_VIEW = 4, | |
90 | }; | |
91 | ||
051f2630 | 92 | enum { |
2f5ff264 | 93 | MLX5_CROSS_CHANNEL_BFREG = 0, |
051f2630 LR |
94 | }; |
95 | ||
cfb5e088 HA |
96 | enum { |
97 | MLX5_CQE_VERSION_V0, | |
98 | MLX5_CQE_VERSION_V1, | |
99 | }; | |
100 | ||
eb761894 AK |
101 | enum { |
102 | MLX5_TM_MAX_RNDV_MSG_SIZE = 64, | |
103 | MLX5_TM_MAX_SGE = 1, | |
104 | }; | |
105 | ||
4ed131d0 YH |
106 | enum { |
107 | MLX5_IB_INVALID_UAR_INDEX = BIT(31), | |
1ee47ab3 | 108 | MLX5_IB_INVALID_BFREG = BIT(31), |
4ed131d0 YH |
109 | }; |
110 | ||
7c2344c3 MG |
111 | struct mlx5_ib_vma_private_data { |
112 | struct list_head list; | |
113 | struct vm_area_struct *vma; | |
ad9a3668 MD |
114 | /* protect vma_private_list add/del */ |
115 | struct mutex *vma_private_list_mutex; | |
7c2344c3 MG |
116 | }; |
117 | ||
e126ba97 EC |
118 | struct mlx5_ib_ucontext { |
119 | struct ib_ucontext ibucontext; | |
120 | struct list_head db_page_list; | |
121 | ||
122 | /* protect doorbell record alloc/free | |
123 | */ | |
124 | struct mutex db_page_mutex; | |
2f5ff264 | 125 | struct mlx5_bfreg_info bfregi; |
cfb5e088 | 126 | u8 cqe_version; |
146d2f1a | 127 | /* Transport Domain number */ |
128 | u32 tdn; | |
7c2344c3 | 129 | struct list_head vma_private_list; |
ad9a3668 MD |
130 | /* protect vma_private_list add/del */ |
131 | struct mutex vma_private_list_mutex; | |
7d0cc6ed | 132 | |
b037c29a | 133 | u64 lib_caps; |
e126ba97 EC |
134 | }; |
135 | ||
136 | static inline struct mlx5_ib_ucontext *to_mucontext(struct ib_ucontext *ibucontext) | |
137 | { | |
138 | return container_of(ibucontext, struct mlx5_ib_ucontext, ibucontext); | |
139 | } | |
140 | ||
141 | struct mlx5_ib_pd { | |
142 | struct ib_pd ibpd; | |
143 | u32 pdn; | |
e126ba97 EC |
144 | }; |
145 | ||
038d2ef8 | 146 | #define MLX5_IB_FLOW_MCAST_PRIO (MLX5_BY_PASS_NUM_PRIOS - 1) |
35d19011 | 147 | #define MLX5_IB_FLOW_LAST_PRIO (MLX5_BY_PASS_NUM_REGULAR_PRIOS - 1) |
038d2ef8 MG |
148 | #if (MLX5_IB_FLOW_LAST_PRIO <= 0) |
149 | #error "Invalid number of bypass priorities" | |
150 | #endif | |
151 | #define MLX5_IB_FLOW_LEFTOVERS_PRIO (MLX5_IB_FLOW_MCAST_PRIO + 1) | |
152 | ||
153 | #define MLX5_IB_NUM_FLOW_FT (MLX5_IB_FLOW_LEFTOVERS_PRIO + 1) | |
cc0e5d42 | 154 | #define MLX5_IB_NUM_SNIFFER_FTS 2 |
038d2ef8 MG |
155 | struct mlx5_ib_flow_prio { |
156 | struct mlx5_flow_table *flow_table; | |
157 | unsigned int refcount; | |
158 | }; | |
159 | ||
160 | struct mlx5_ib_flow_handler { | |
161 | struct list_head list; | |
162 | struct ib_flow ibflow; | |
5497adc6 | 163 | struct mlx5_ib_flow_prio *prio; |
74491de9 | 164 | struct mlx5_flow_handle *rule; |
038d2ef8 MG |
165 | }; |
166 | ||
167 | struct mlx5_ib_flow_db { | |
168 | struct mlx5_ib_flow_prio prios[MLX5_IB_NUM_FLOW_FT]; | |
cc0e5d42 | 169 | struct mlx5_ib_flow_prio sniffer[MLX5_IB_NUM_SNIFFER_FTS]; |
9ef9c640 | 170 | struct mlx5_flow_table *lag_demux_ft; |
038d2ef8 MG |
171 | /* Protect flow steering bypass flow tables |
172 | * when add/del flow rules. | |
173 | * only single add/removal of flow steering rule could be done | |
174 | * simultaneously. | |
175 | */ | |
176 | struct mutex lock; | |
177 | }; | |
178 | ||
e126ba97 EC |
179 | /* Use macros here so that don't have to duplicate |
180 | * enum ib_send_flags and enum ib_qp_type for low-level driver | |
181 | */ | |
182 | ||
31616255 AK |
183 | #define MLX5_IB_SEND_UMR_ENABLE_MR (IB_SEND_RESERVED_START << 0) |
184 | #define MLX5_IB_SEND_UMR_DISABLE_MR (IB_SEND_RESERVED_START << 1) | |
185 | #define MLX5_IB_SEND_UMR_FAIL_IF_FREE (IB_SEND_RESERVED_START << 2) | |
186 | #define MLX5_IB_SEND_UMR_UPDATE_XLT (IB_SEND_RESERVED_START << 3) | |
187 | #define MLX5_IB_SEND_UMR_UPDATE_TRANSLATION (IB_SEND_RESERVED_START << 4) | |
188 | #define MLX5_IB_SEND_UMR_UPDATE_PD_ACCESS IB_SEND_RESERVED_END | |
56e11d62 | 189 | |
e126ba97 | 190 | #define MLX5_IB_QPT_REG_UMR IB_QPT_RESERVED1 |
d16e91da HE |
191 | /* |
192 | * IB_QPT_GSI creates the software wrapper around GSI, and MLX5_IB_QPT_HW_GSI | |
193 | * creates the actual hardware QP. | |
194 | */ | |
195 | #define MLX5_IB_QPT_HW_GSI IB_QPT_RESERVED2 | |
b4aaa1f0 MS |
196 | #define MLX5_IB_QPT_DCI IB_QPT_RESERVED3 |
197 | #define MLX5_IB_QPT_DCT IB_QPT_RESERVED4 | |
e126ba97 EC |
198 | #define MLX5_IB_WR_UMR IB_WR_RESERVED1 |
199 | ||
31616255 AK |
200 | #define MLX5_IB_UMR_OCTOWORD 16 |
201 | #define MLX5_IB_UMR_XLT_ALIGNMENT 64 | |
202 | ||
7d0cc6ed AK |
203 | #define MLX5_IB_UPD_XLT_ZAP BIT(0) |
204 | #define MLX5_IB_UPD_XLT_ENABLE BIT(1) | |
205 | #define MLX5_IB_UPD_XLT_ATOMIC BIT(2) | |
206 | #define MLX5_IB_UPD_XLT_ADDR BIT(3) | |
207 | #define MLX5_IB_UPD_XLT_PD BIT(4) | |
208 | #define MLX5_IB_UPD_XLT_ACCESS BIT(5) | |
81713d37 | 209 | #define MLX5_IB_UPD_XLT_INDIRECT BIT(6) |
7d0cc6ed | 210 | |
b11a4f9c HE |
211 | /* Private QP creation flags to be passed in ib_qp_init_attr.create_flags. |
212 | * | |
213 | * These flags are intended for internal use by the mlx5_ib driver, and they | |
214 | * rely on the range reserved for that use in the ib_qp_create_flags enum. | |
215 | */ | |
216 | ||
217 | /* Create a UD QP whose source QP number is 1 */ | |
218 | static inline enum ib_qp_create_flags mlx5_ib_create_qp_sqpn_qp1(void) | |
219 | { | |
220 | return IB_QP_CREATE_RESERVED_START; | |
221 | } | |
222 | ||
e126ba97 EC |
223 | struct wr_list { |
224 | u16 opcode; | |
225 | u16 next; | |
226 | }; | |
227 | ||
e4cc4fa7 NO |
228 | enum mlx5_ib_rq_flags { |
229 | MLX5_IB_RQ_CVLAN_STRIPPING = 1 << 0, | |
b1383aa6 | 230 | MLX5_IB_RQ_PCI_WRITE_END_PADDING = 1 << 1, |
e4cc4fa7 NO |
231 | }; |
232 | ||
e126ba97 EC |
233 | struct mlx5_ib_wq { |
234 | u64 *wrid; | |
235 | u32 *wr_data; | |
236 | struct wr_list *w_list; | |
237 | unsigned *wqe_head; | |
238 | u16 unsig_count; | |
239 | ||
240 | /* serialize post to the work queue | |
241 | */ | |
242 | spinlock_t lock; | |
243 | int wqe_cnt; | |
244 | int max_post; | |
245 | int max_gs; | |
246 | int offset; | |
247 | int wqe_shift; | |
248 | unsigned head; | |
249 | unsigned tail; | |
250 | u16 cur_post; | |
251 | u16 last_poll; | |
252 | void *qend; | |
253 | }; | |
254 | ||
03404e8a MG |
255 | enum mlx5_ib_wq_flags { |
256 | MLX5_IB_WQ_FLAGS_DELAY_DROP = 0x1, | |
ccc87087 | 257 | MLX5_IB_WQ_FLAGS_STRIDING_RQ = 0x2, |
03404e8a MG |
258 | }; |
259 | ||
b4f34597 NO |
260 | #define MLX5_MIN_SINGLE_WQE_LOG_NUM_STRIDES 9 |
261 | #define MLX5_MAX_SINGLE_WQE_LOG_NUM_STRIDES 16 | |
262 | #define MLX5_MIN_SINGLE_STRIDE_LOG_NUM_BYTES 6 | |
263 | #define MLX5_MAX_SINGLE_STRIDE_LOG_NUM_BYTES 13 | |
264 | ||
79b20a6c YH |
265 | struct mlx5_ib_rwq { |
266 | struct ib_wq ibwq; | |
350d0e4c | 267 | struct mlx5_core_qp core_qp; |
79b20a6c YH |
268 | u32 rq_num_pas; |
269 | u32 log_rq_stride; | |
270 | u32 log_rq_size; | |
271 | u32 rq_page_offset; | |
272 | u32 log_page_size; | |
ccc87087 NO |
273 | u32 log_num_strides; |
274 | u32 two_byte_shift_en; | |
275 | u32 single_stride_log_num_of_bytes; | |
79b20a6c YH |
276 | struct ib_umem *umem; |
277 | size_t buf_size; | |
278 | unsigned int page_shift; | |
279 | int create_type; | |
280 | struct mlx5_db db; | |
281 | u32 user_index; | |
282 | u32 wqe_count; | |
283 | u32 wqe_shift; | |
284 | int wq_sig; | |
03404e8a | 285 | u32 create_flags; /* Use enum mlx5_ib_wq_flags */ |
79b20a6c YH |
286 | }; |
287 | ||
e126ba97 EC |
288 | enum { |
289 | MLX5_QP_USER, | |
290 | MLX5_QP_KERNEL, | |
291 | MLX5_QP_EMPTY | |
292 | }; | |
293 | ||
79b20a6c YH |
294 | enum { |
295 | MLX5_WQ_USER, | |
296 | MLX5_WQ_KERNEL | |
297 | }; | |
298 | ||
c5f90929 YH |
299 | struct mlx5_ib_rwq_ind_table { |
300 | struct ib_rwq_ind_table ib_rwq_ind_tbl; | |
301 | u32 rqtn; | |
302 | }; | |
303 | ||
19098df2 | 304 | struct mlx5_ib_ubuffer { |
305 | struct ib_umem *umem; | |
306 | int buf_size; | |
307 | u64 buf_addr; | |
308 | }; | |
309 | ||
310 | struct mlx5_ib_qp_base { | |
311 | struct mlx5_ib_qp *container_mibqp; | |
312 | struct mlx5_core_qp mqp; | |
313 | struct mlx5_ib_ubuffer ubuffer; | |
314 | }; | |
315 | ||
316 | struct mlx5_ib_qp_trans { | |
317 | struct mlx5_ib_qp_base base; | |
318 | u16 xrcdn; | |
319 | u8 alt_port; | |
320 | u8 atomic_rd_en; | |
321 | u8 resp_depth; | |
322 | }; | |
323 | ||
28d61370 YH |
324 | struct mlx5_ib_rss_qp { |
325 | u32 tirn; | |
326 | }; | |
327 | ||
038d2ef8 | 328 | struct mlx5_ib_rq { |
0fb2ed66 | 329 | struct mlx5_ib_qp_base base; |
330 | struct mlx5_ib_wq *rq; | |
331 | struct mlx5_ib_ubuffer ubuffer; | |
332 | struct mlx5_db *doorbell; | |
038d2ef8 | 333 | u32 tirn; |
0fb2ed66 | 334 | u8 state; |
e4cc4fa7 | 335 | u32 flags; |
0fb2ed66 | 336 | }; |
337 | ||
338 | struct mlx5_ib_sq { | |
339 | struct mlx5_ib_qp_base base; | |
340 | struct mlx5_ib_wq *sq; | |
341 | struct mlx5_ib_ubuffer ubuffer; | |
342 | struct mlx5_db *doorbell; | |
b96c9dde | 343 | struct mlx5_flow_handle *flow_rule; |
0fb2ed66 | 344 | u32 tisn; |
345 | u8 state; | |
038d2ef8 MG |
346 | }; |
347 | ||
348 | struct mlx5_ib_raw_packet_qp { | |
0fb2ed66 | 349 | struct mlx5_ib_sq sq; |
038d2ef8 MG |
350 | struct mlx5_ib_rq rq; |
351 | }; | |
352 | ||
5fe9dec0 EC |
353 | struct mlx5_bf { |
354 | int buf_size; | |
355 | unsigned long offset; | |
356 | struct mlx5_sq_bfreg *bfreg; | |
357 | }; | |
358 | ||
b4aaa1f0 MS |
359 | struct mlx5_ib_dct { |
360 | struct mlx5_core_dct mdct; | |
361 | u32 *in; | |
362 | }; | |
363 | ||
e126ba97 EC |
364 | struct mlx5_ib_qp { |
365 | struct ib_qp ibqp; | |
038d2ef8 | 366 | union { |
0fb2ed66 | 367 | struct mlx5_ib_qp_trans trans_qp; |
368 | struct mlx5_ib_raw_packet_qp raw_packet_qp; | |
28d61370 | 369 | struct mlx5_ib_rss_qp rss_qp; |
b4aaa1f0 | 370 | struct mlx5_ib_dct dct; |
038d2ef8 | 371 | }; |
388ca8be | 372 | struct mlx5_frag_buf buf; |
e126ba97 EC |
373 | |
374 | struct mlx5_db db; | |
375 | struct mlx5_ib_wq rq; | |
376 | ||
e126ba97 | 377 | u8 sq_signal_bits; |
6e8484c5 | 378 | u8 next_fence; |
e126ba97 EC |
379 | struct mlx5_ib_wq sq; |
380 | ||
e126ba97 EC |
381 | /* serialize qp state modifications |
382 | */ | |
383 | struct mutex mutex; | |
e126ba97 EC |
384 | u32 flags; |
385 | u8 port; | |
e126ba97 | 386 | u8 state; |
e126ba97 EC |
387 | int wq_sig; |
388 | int scat_cqe; | |
389 | int max_inline_data; | |
5fe9dec0 | 390 | struct mlx5_bf bf; |
e126ba97 EC |
391 | int has_rq; |
392 | ||
393 | /* only for user space QPs. For kernel | |
394 | * we have it from the bf object | |
395 | */ | |
2f5ff264 | 396 | int bfregn; |
e126ba97 EC |
397 | |
398 | int create_type; | |
e1e66cc2 SG |
399 | |
400 | /* Store signature errors */ | |
401 | bool signature_en; | |
6aec21f6 | 402 | |
89ea94a7 MG |
403 | struct list_head qps_list; |
404 | struct list_head cq_recv_list; | |
405 | struct list_head cq_send_list; | |
7d29f349 | 406 | u32 rate_limit; |
c2e53b2c | 407 | u32 underlay_qpn; |
f95ef6cb | 408 | bool tunnel_offload_en; |
b4aaa1f0 MS |
409 | /* storage for qp sub type when core qp type is IB_QPT_DRIVER */ |
410 | enum ib_qp_type qp_sub_type; | |
e126ba97 EC |
411 | }; |
412 | ||
413 | struct mlx5_ib_cq_buf { | |
388ca8be | 414 | struct mlx5_frag_buf_ctrl fbc; |
e126ba97 EC |
415 | struct ib_umem *umem; |
416 | int cqe_size; | |
bde51583 | 417 | int nent; |
e126ba97 EC |
418 | }; |
419 | ||
420 | enum mlx5_ib_qp_flags { | |
f0313965 ES |
421 | MLX5_IB_QP_LSO = IB_QP_CREATE_IPOIB_UD_LSO, |
422 | MLX5_IB_QP_BLOCK_MULTICAST_LOOPBACK = IB_QP_CREATE_BLOCK_MULTICAST_LOOPBACK, | |
423 | MLX5_IB_QP_CROSS_CHANNEL = IB_QP_CREATE_CROSS_CHANNEL, | |
424 | MLX5_IB_QP_MANAGED_SEND = IB_QP_CREATE_MANAGED_SEND, | |
425 | MLX5_IB_QP_MANAGED_RECV = IB_QP_CREATE_MANAGED_RECV, | |
426 | MLX5_IB_QP_SIGNATURE_HANDLING = 1 << 5, | |
b11a4f9c HE |
427 | /* QP uses 1 as its source QP number */ |
428 | MLX5_IB_QP_SQPN_QP1 = 1 << 6, | |
358e42ea | 429 | MLX5_IB_QP_CAP_SCATTER_FCS = 1 << 7, |
d9f88e5a | 430 | MLX5_IB_QP_RSS = 1 << 8, |
e4cc4fa7 | 431 | MLX5_IB_QP_CVLAN_STRIPPING = 1 << 9, |
c2e53b2c | 432 | MLX5_IB_QP_UNDERLAY = 1 << 10, |
b1383aa6 | 433 | MLX5_IB_QP_PCI_WRITE_END_PADDING = 1 << 11, |
f95ef6cb | 434 | MLX5_IB_QP_TUNNEL_OFFLOAD = 1 << 12, |
e126ba97 EC |
435 | }; |
436 | ||
968e78dd | 437 | struct mlx5_umr_wr { |
e622f2f4 | 438 | struct ib_send_wr wr; |
31616255 AK |
439 | u64 virt_addr; |
440 | u64 offset; | |
968e78dd HE |
441 | struct ib_pd *pd; |
442 | unsigned int page_shift; | |
31616255 | 443 | unsigned int xlt_size; |
b216af40 | 444 | u64 length; |
968e78dd HE |
445 | int access_flags; |
446 | u32 mkey; | |
447 | }; | |
448 | ||
e622f2f4 CH |
449 | static inline struct mlx5_umr_wr *umr_wr(struct ib_send_wr *wr) |
450 | { | |
451 | return container_of(wr, struct mlx5_umr_wr, wr); | |
452 | } | |
453 | ||
e126ba97 EC |
454 | struct mlx5_shared_mr_info { |
455 | int mr_id; | |
456 | struct ib_umem *umem; | |
457 | }; | |
458 | ||
7a0c8f42 GL |
459 | enum mlx5_ib_cq_pr_flags { |
460 | MLX5_IB_CQ_PR_FLAGS_CQE_128_PAD = 1 << 0, | |
461 | }; | |
462 | ||
e126ba97 EC |
463 | struct mlx5_ib_cq { |
464 | struct ib_cq ibcq; | |
465 | struct mlx5_core_cq mcq; | |
466 | struct mlx5_ib_cq_buf buf; | |
467 | struct mlx5_db db; | |
468 | ||
469 | /* serialize access to the CQ | |
470 | */ | |
471 | spinlock_t lock; | |
472 | ||
473 | /* protect resize cq | |
474 | */ | |
475 | struct mutex resize_mutex; | |
bde51583 | 476 | struct mlx5_ib_cq_buf *resize_buf; |
e126ba97 EC |
477 | struct ib_umem *resize_umem; |
478 | int cqe_size; | |
89ea94a7 MG |
479 | struct list_head list_send_qp; |
480 | struct list_head list_recv_qp; | |
051f2630 | 481 | u32 create_flags; |
25361e02 HE |
482 | struct list_head wc_list; |
483 | enum ib_cq_notify_flags notify_flags; | |
484 | struct work_struct notify_work; | |
7a0c8f42 | 485 | u16 private_flags; /* Use mlx5_ib_cq_pr_flags */ |
25361e02 HE |
486 | }; |
487 | ||
488 | struct mlx5_ib_wc { | |
489 | struct ib_wc wc; | |
490 | struct list_head list; | |
e126ba97 EC |
491 | }; |
492 | ||
493 | struct mlx5_ib_srq { | |
494 | struct ib_srq ibsrq; | |
495 | struct mlx5_core_srq msrq; | |
388ca8be | 496 | struct mlx5_frag_buf buf; |
e126ba97 EC |
497 | struct mlx5_db db; |
498 | u64 *wrid; | |
499 | /* protect SRQ hanlding | |
500 | */ | |
501 | spinlock_t lock; | |
502 | int head; | |
503 | int tail; | |
504 | u16 wqe_ctr; | |
505 | struct ib_umem *umem; | |
506 | /* serialize arming a SRQ | |
507 | */ | |
508 | struct mutex mutex; | |
509 | int wq_sig; | |
510 | }; | |
511 | ||
512 | struct mlx5_ib_xrcd { | |
513 | struct ib_xrcd ibxrcd; | |
514 | u32 xrcdn; | |
515 | }; | |
516 | ||
cc149f75 HE |
517 | enum mlx5_ib_mtt_access_flags { |
518 | MLX5_IB_MTT_READ = (1 << 0), | |
519 | MLX5_IB_MTT_WRITE = (1 << 1), | |
520 | }; | |
521 | ||
522 | #define MLX5_IB_MTT_PRESENT (MLX5_IB_MTT_READ | MLX5_IB_MTT_WRITE) | |
523 | ||
e126ba97 EC |
524 | struct mlx5_ib_mr { |
525 | struct ib_mr ibmr; | |
8a187ee5 SG |
526 | void *descs; |
527 | dma_addr_t desc_map; | |
528 | int ndescs; | |
529 | int max_descs; | |
530 | int desc_size; | |
b005d316 | 531 | int access_mode; |
a606b0f6 | 532 | struct mlx5_core_mkey mmkey; |
e126ba97 EC |
533 | struct ib_umem *umem; |
534 | struct mlx5_shared_mr_info *smr_info; | |
535 | struct list_head list; | |
536 | int order; | |
8b7ff7f3 | 537 | bool allocated_from_cache; |
e126ba97 | 538 | int npages; |
746b5583 | 539 | struct mlx5_ib_dev *dev; |
ec22eb53 | 540 | u32 out[MLX5_ST_SZ_DW(create_mkey_out)]; |
3121e3c4 | 541 | struct mlx5_core_sig_ctx *sig; |
b4cfe447 | 542 | int live; |
8a187ee5 | 543 | void *descs_alloc; |
56e11d62 | 544 | int access_flags; /* Needed for rereg MR */ |
81713d37 AK |
545 | |
546 | struct mlx5_ib_mr *parent; | |
547 | atomic_t num_leaf_free; | |
548 | wait_queue_head_t q_leaf_free; | |
e126ba97 EC |
549 | }; |
550 | ||
d2370e0a MB |
551 | struct mlx5_ib_mw { |
552 | struct ib_mw ibmw; | |
553 | struct mlx5_core_mkey mmkey; | |
db570d7d | 554 | int ndescs; |
e126ba97 EC |
555 | }; |
556 | ||
a74d2416 | 557 | struct mlx5_ib_umr_context { |
add08d76 | 558 | struct ib_cqe cqe; |
a74d2416 SR |
559 | enum ib_wc_status status; |
560 | struct completion done; | |
561 | }; | |
562 | ||
e126ba97 EC |
563 | struct umr_common { |
564 | struct ib_pd *pd; | |
565 | struct ib_cq *cq; | |
566 | struct ib_qp *qp; | |
e126ba97 EC |
567 | /* control access to UMR QP |
568 | */ | |
569 | struct semaphore sem; | |
570 | }; | |
571 | ||
572 | enum { | |
573 | MLX5_FMR_INVALID, | |
574 | MLX5_FMR_VALID, | |
575 | MLX5_FMR_BUSY, | |
576 | }; | |
577 | ||
e126ba97 EC |
578 | struct mlx5_cache_ent { |
579 | struct list_head head; | |
580 | /* sync access to the cahce entry | |
581 | */ | |
582 | spinlock_t lock; | |
583 | ||
584 | ||
585 | struct dentry *dir; | |
586 | char name[4]; | |
587 | u32 order; | |
49780d42 AK |
588 | u32 xlt; |
589 | u32 access_mode; | |
590 | u32 page; | |
591 | ||
e126ba97 EC |
592 | u32 size; |
593 | u32 cur; | |
594 | u32 miss; | |
595 | u32 limit; | |
596 | ||
597 | struct dentry *fsize; | |
598 | struct dentry *fcur; | |
599 | struct dentry *fmiss; | |
600 | struct dentry *flimit; | |
601 | ||
602 | struct mlx5_ib_dev *dev; | |
603 | struct work_struct work; | |
604 | struct delayed_work dwork; | |
746b5583 | 605 | int pending; |
49780d42 | 606 | struct completion compl; |
e126ba97 EC |
607 | }; |
608 | ||
609 | struct mlx5_mr_cache { | |
610 | struct workqueue_struct *wq; | |
611 | struct mlx5_cache_ent ent[MAX_MR_CACHE_ENTRIES]; | |
612 | int stopped; | |
613 | struct dentry *root; | |
614 | unsigned long last_add; | |
615 | }; | |
616 | ||
d16e91da HE |
617 | struct mlx5_ib_gsi_qp; |
618 | ||
619 | struct mlx5_ib_port_resources { | |
7722f47e | 620 | struct mlx5_ib_resources *devr; |
d16e91da | 621 | struct mlx5_ib_gsi_qp *gsi; |
7722f47e | 622 | struct work_struct pkey_change_work; |
d16e91da HE |
623 | }; |
624 | ||
e126ba97 EC |
625 | struct mlx5_ib_resources { |
626 | struct ib_cq *c0; | |
627 | struct ib_xrcd *x0; | |
628 | struct ib_xrcd *x1; | |
629 | struct ib_pd *p0; | |
630 | struct ib_srq *s0; | |
4aa17b28 | 631 | struct ib_srq *s1; |
d16e91da HE |
632 | struct mlx5_ib_port_resources ports[2]; |
633 | /* Protects changes to the port resources */ | |
634 | struct mutex mutex; | |
e126ba97 EC |
635 | }; |
636 | ||
e1f24a79 | 637 | struct mlx5_ib_counters { |
7c16f477 KH |
638 | const char **names; |
639 | size_t *offsets; | |
e1f24a79 PP |
640 | u32 num_q_counters; |
641 | u32 num_cong_counters; | |
7c16f477 | 642 | u16 set_id; |
aac4492e | 643 | bool set_id_valid; |
7c16f477 KH |
644 | }; |
645 | ||
32f69e4b DJ |
646 | struct mlx5_ib_multiport_info; |
647 | ||
648 | struct mlx5_ib_multiport { | |
649 | struct mlx5_ib_multiport_info *mpi; | |
650 | /* To be held when accessing the multiport info */ | |
651 | spinlock_t mpi_lock; | |
652 | }; | |
653 | ||
0837e86a | 654 | struct mlx5_ib_port { |
e1f24a79 | 655 | struct mlx5_ib_counters cnts; |
32f69e4b | 656 | struct mlx5_ib_multiport mp; |
a9e546e7 | 657 | struct mlx5_ib_dbg_cc_params *dbg_cc_params; |
0837e86a MB |
658 | }; |
659 | ||
fc24fc5e AS |
660 | struct mlx5_roce { |
661 | /* Protect mlx5_ib_get_netdev from invoking dev_hold() with a NULL | |
662 | * netdev pointer | |
663 | */ | |
664 | rwlock_t netdev_lock; | |
665 | struct net_device *netdev; | |
666 | struct notifier_block nb; | |
13eab21f | 667 | atomic_t next_port; |
fd65f1b8 | 668 | enum ib_port_state last_port_state; |
7fd8aefb DJ |
669 | struct mlx5_ib_dev *dev; |
670 | u8 native_port_num; | |
fc24fc5e AS |
671 | }; |
672 | ||
4a2da0b8 PP |
673 | struct mlx5_ib_dbg_param { |
674 | int offset; | |
675 | struct mlx5_ib_dev *dev; | |
676 | struct dentry *dentry; | |
a9e546e7 | 677 | u8 port_num; |
4a2da0b8 PP |
678 | }; |
679 | ||
680 | enum mlx5_ib_dbg_cc_types { | |
681 | MLX5_IB_DBG_CC_RP_CLAMP_TGT_RATE, | |
682 | MLX5_IB_DBG_CC_RP_CLAMP_TGT_RATE_ATI, | |
683 | MLX5_IB_DBG_CC_RP_TIME_RESET, | |
684 | MLX5_IB_DBG_CC_RP_BYTE_RESET, | |
685 | MLX5_IB_DBG_CC_RP_THRESHOLD, | |
686 | MLX5_IB_DBG_CC_RP_AI_RATE, | |
687 | MLX5_IB_DBG_CC_RP_HAI_RATE, | |
688 | MLX5_IB_DBG_CC_RP_MIN_DEC_FAC, | |
689 | MLX5_IB_DBG_CC_RP_MIN_RATE, | |
690 | MLX5_IB_DBG_CC_RP_RATE_TO_SET_ON_FIRST_CNP, | |
691 | MLX5_IB_DBG_CC_RP_DCE_TCP_G, | |
692 | MLX5_IB_DBG_CC_RP_DCE_TCP_RTT, | |
693 | MLX5_IB_DBG_CC_RP_RATE_REDUCE_MONITOR_PERIOD, | |
694 | MLX5_IB_DBG_CC_RP_INITIAL_ALPHA_VALUE, | |
695 | MLX5_IB_DBG_CC_RP_GD, | |
696 | MLX5_IB_DBG_CC_NP_CNP_DSCP, | |
697 | MLX5_IB_DBG_CC_NP_CNP_PRIO_MODE, | |
698 | MLX5_IB_DBG_CC_NP_CNP_PRIO, | |
699 | MLX5_IB_DBG_CC_MAX, | |
700 | }; | |
701 | ||
702 | struct mlx5_ib_dbg_cc_params { | |
703 | struct dentry *root; | |
704 | struct mlx5_ib_dbg_param params[MLX5_IB_DBG_CC_MAX]; | |
705 | }; | |
706 | ||
03404e8a MG |
707 | enum { |
708 | MLX5_MAX_DELAY_DROP_TIMEOUT_MS = 100, | |
709 | }; | |
710 | ||
fe248c3a MG |
711 | struct mlx5_ib_dbg_delay_drop { |
712 | struct dentry *dir_debugfs; | |
713 | struct dentry *rqs_cnt_debugfs; | |
714 | struct dentry *events_cnt_debugfs; | |
715 | struct dentry *timeout_debugfs; | |
716 | }; | |
717 | ||
03404e8a MG |
718 | struct mlx5_ib_delay_drop { |
719 | struct mlx5_ib_dev *dev; | |
720 | struct work_struct delay_drop_work; | |
721 | /* serialize setting of delay drop */ | |
722 | struct mutex lock; | |
723 | u32 timeout; | |
724 | bool activate; | |
fe248c3a MG |
725 | atomic_t events_cnt; |
726 | atomic_t rqs_cnt; | |
727 | struct mlx5_ib_dbg_delay_drop *dbg; | |
03404e8a MG |
728 | }; |
729 | ||
16c1975f MB |
730 | enum mlx5_ib_stages { |
731 | MLX5_IB_STAGE_INIT, | |
9a4ca38d | 732 | MLX5_IB_STAGE_FLOW_DB, |
16c1975f | 733 | MLX5_IB_STAGE_CAPS, |
8e6efa3a | 734 | MLX5_IB_STAGE_NON_DEFAULT_CB, |
16c1975f MB |
735 | MLX5_IB_STAGE_ROCE, |
736 | MLX5_IB_STAGE_DEVICE_RESOURCES, | |
737 | MLX5_IB_STAGE_ODP, | |
738 | MLX5_IB_STAGE_COUNTERS, | |
739 | MLX5_IB_STAGE_CONG_DEBUGFS, | |
740 | MLX5_IB_STAGE_UAR, | |
741 | MLX5_IB_STAGE_BFREG, | |
42cea83f | 742 | MLX5_IB_STAGE_PRE_IB_REG_UMR, |
16c1975f | 743 | MLX5_IB_STAGE_IB_REG, |
42cea83f | 744 | MLX5_IB_STAGE_POST_IB_REG_UMR, |
16c1975f MB |
745 | MLX5_IB_STAGE_DELAY_DROP, |
746 | MLX5_IB_STAGE_CLASS_ATTR, | |
fc385b7a | 747 | MLX5_IB_STAGE_REP_REG, |
16c1975f MB |
748 | MLX5_IB_STAGE_MAX, |
749 | }; | |
750 | ||
751 | struct mlx5_ib_stage { | |
752 | int (*init)(struct mlx5_ib_dev *dev); | |
753 | void (*cleanup)(struct mlx5_ib_dev *dev); | |
754 | }; | |
755 | ||
756 | #define STAGE_CREATE(_stage, _init, _cleanup) \ | |
757 | .stage[_stage] = {.init = _init, .cleanup = _cleanup} | |
758 | ||
759 | struct mlx5_ib_profile { | |
760 | struct mlx5_ib_stage stage[MLX5_IB_STAGE_MAX]; | |
761 | }; | |
762 | ||
32f69e4b DJ |
763 | struct mlx5_ib_multiport_info { |
764 | struct list_head list; | |
765 | struct mlx5_ib_dev *ibdev; | |
766 | struct mlx5_core_dev *mdev; | |
767 | struct completion unref_comp; | |
768 | u64 sys_image_guid; | |
769 | u32 mdev_refcnt; | |
770 | bool is_master; | |
771 | bool unaffiliate; | |
772 | }; | |
773 | ||
e126ba97 EC |
774 | struct mlx5_ib_dev { |
775 | struct ib_device ib_dev; | |
9603b61d | 776 | struct mlx5_core_dev *mdev; |
7fd8aefb | 777 | struct mlx5_roce roce[MLX5_MAX_PORTS]; |
e126ba97 | 778 | int num_ports; |
e126ba97 EC |
779 | /* serialize update of capability mask |
780 | */ | |
781 | struct mutex cap_mask_mutex; | |
782 | bool ib_active; | |
783 | struct umr_common umrc; | |
784 | /* sync used page count stats | |
785 | */ | |
e126ba97 EC |
786 | struct mlx5_ib_resources devr; |
787 | struct mlx5_mr_cache cache; | |
746b5583 | 788 | struct timer_list delay_timer; |
6bc1a656 ML |
789 | /* Prevents soft lock on massive reg MRs */ |
790 | struct mutex slow_path_mutex; | |
746b5583 | 791 | int fill_delay; |
8cdd312c HE |
792 | #ifdef CONFIG_INFINIBAND_ON_DEMAND_PAGING |
793 | struct ib_odp_caps odp_caps; | |
c438fde1 | 794 | u64 odp_max_size; |
6aec21f6 HE |
795 | /* |
796 | * Sleepable RCU that prevents destruction of MRs while they are still | |
797 | * being used by a page fault handler. | |
798 | */ | |
799 | struct srcu_struct mr_srcu; | |
81713d37 | 800 | u32 null_mkey; |
8cdd312c | 801 | #endif |
9a4ca38d | 802 | struct mlx5_ib_flow_db *flow_db; |
89ea94a7 MG |
803 | /* protect resources needed as part of reset flow */ |
804 | spinlock_t reset_flow_resource_lock; | |
805 | struct list_head qp_list; | |
0837e86a MB |
806 | /* Array with num_ports elements */ |
807 | struct mlx5_ib_port *port; | |
c85023e1 HN |
808 | struct mlx5_sq_bfreg bfreg; |
809 | struct mlx5_sq_bfreg fp_bfreg; | |
03404e8a | 810 | struct mlx5_ib_delay_drop delay_drop; |
16c1975f | 811 | const struct mlx5_ib_profile *profile; |
fc385b7a | 812 | struct mlx5_eswitch_rep *rep; |
c85023e1 HN |
813 | |
814 | /* protect the user_td */ | |
815 | struct mutex lb_mutex; | |
816 | u32 user_td; | |
817 | u8 umr_fence; | |
32f69e4b DJ |
818 | struct list_head ib_dev_list; |
819 | u64 sys_image_guid; | |
e126ba97 EC |
820 | }; |
821 | ||
822 | static inline struct mlx5_ib_cq *to_mibcq(struct mlx5_core_cq *mcq) | |
823 | { | |
824 | return container_of(mcq, struct mlx5_ib_cq, mcq); | |
825 | } | |
826 | ||
827 | static inline struct mlx5_ib_xrcd *to_mxrcd(struct ib_xrcd *ibxrcd) | |
828 | { | |
829 | return container_of(ibxrcd, struct mlx5_ib_xrcd, ibxrcd); | |
830 | } | |
831 | ||
832 | static inline struct mlx5_ib_dev *to_mdev(struct ib_device *ibdev) | |
833 | { | |
834 | return container_of(ibdev, struct mlx5_ib_dev, ib_dev); | |
835 | } | |
836 | ||
e126ba97 EC |
837 | static inline struct mlx5_ib_cq *to_mcq(struct ib_cq *ibcq) |
838 | { | |
839 | return container_of(ibcq, struct mlx5_ib_cq, ibcq); | |
840 | } | |
841 | ||
842 | static inline struct mlx5_ib_qp *to_mibqp(struct mlx5_core_qp *mqp) | |
843 | { | |
19098df2 | 844 | return container_of(mqp, struct mlx5_ib_qp_base, mqp)->container_mibqp; |
e126ba97 EC |
845 | } |
846 | ||
350d0e4c YH |
847 | static inline struct mlx5_ib_rwq *to_mibrwq(struct mlx5_core_qp *core_qp) |
848 | { | |
849 | return container_of(core_qp, struct mlx5_ib_rwq, core_qp); | |
850 | } | |
851 | ||
a606b0f6 | 852 | static inline struct mlx5_ib_mr *to_mibmr(struct mlx5_core_mkey *mmkey) |
d5436ba0 | 853 | { |
a606b0f6 | 854 | return container_of(mmkey, struct mlx5_ib_mr, mmkey); |
d5436ba0 SG |
855 | } |
856 | ||
e126ba97 EC |
857 | static inline struct mlx5_ib_pd *to_mpd(struct ib_pd *ibpd) |
858 | { | |
859 | return container_of(ibpd, struct mlx5_ib_pd, ibpd); | |
860 | } | |
861 | ||
862 | static inline struct mlx5_ib_srq *to_msrq(struct ib_srq *ibsrq) | |
863 | { | |
864 | return container_of(ibsrq, struct mlx5_ib_srq, ibsrq); | |
865 | } | |
866 | ||
867 | static inline struct mlx5_ib_qp *to_mqp(struct ib_qp *ibqp) | |
868 | { | |
869 | return container_of(ibqp, struct mlx5_ib_qp, ibqp); | |
870 | } | |
871 | ||
79b20a6c YH |
872 | static inline struct mlx5_ib_rwq *to_mrwq(struct ib_wq *ibwq) |
873 | { | |
874 | return container_of(ibwq, struct mlx5_ib_rwq, ibwq); | |
875 | } | |
876 | ||
c5f90929 YH |
877 | static inline struct mlx5_ib_rwq_ind_table *to_mrwq_ind_table(struct ib_rwq_ind_table *ib_rwq_ind_tbl) |
878 | { | |
879 | return container_of(ib_rwq_ind_tbl, struct mlx5_ib_rwq_ind_table, ib_rwq_ind_tbl); | |
880 | } | |
881 | ||
e126ba97 EC |
882 | static inline struct mlx5_ib_srq *to_mibsrq(struct mlx5_core_srq *msrq) |
883 | { | |
884 | return container_of(msrq, struct mlx5_ib_srq, msrq); | |
885 | } | |
886 | ||
887 | static inline struct mlx5_ib_mr *to_mmr(struct ib_mr *ibmr) | |
888 | { | |
889 | return container_of(ibmr, struct mlx5_ib_mr, ibmr); | |
890 | } | |
891 | ||
d2370e0a MB |
892 | static inline struct mlx5_ib_mw *to_mmw(struct ib_mw *ibmw) |
893 | { | |
894 | return container_of(ibmw, struct mlx5_ib_mw, ibmw); | |
895 | } | |
896 | ||
e126ba97 EC |
897 | int mlx5_ib_db_map_user(struct mlx5_ib_ucontext *context, unsigned long virt, |
898 | struct mlx5_db *db); | |
899 | void mlx5_ib_db_unmap_user(struct mlx5_ib_ucontext *context, struct mlx5_db *db); | |
900 | void __mlx5_ib_cq_clean(struct mlx5_ib_cq *cq, u32 qpn, struct mlx5_ib_srq *srq); | |
901 | void mlx5_ib_cq_clean(struct mlx5_ib_cq *cq, u32 qpn, struct mlx5_ib_srq *srq); | |
902 | void mlx5_ib_free_srq_wqe(struct mlx5_ib_srq *srq, int wqe_index); | |
903 | int mlx5_MAD_IFC(struct mlx5_ib_dev *dev, int ignore_mkey, int ignore_bkey, | |
a97e2d86 IW |
904 | u8 port, const struct ib_wc *in_wc, const struct ib_grh *in_grh, |
905 | const void *in_mad, void *response_mad); | |
90898850 | 906 | struct ib_ah *mlx5_ib_create_ah(struct ib_pd *pd, struct rdma_ah_attr *ah_attr, |
477864c8 | 907 | struct ib_udata *udata); |
90898850 | 908 | int mlx5_ib_query_ah(struct ib_ah *ibah, struct rdma_ah_attr *ah_attr); |
e126ba97 EC |
909 | int mlx5_ib_destroy_ah(struct ib_ah *ah); |
910 | struct ib_srq *mlx5_ib_create_srq(struct ib_pd *pd, | |
911 | struct ib_srq_init_attr *init_attr, | |
912 | struct ib_udata *udata); | |
913 | int mlx5_ib_modify_srq(struct ib_srq *ibsrq, struct ib_srq_attr *attr, | |
914 | enum ib_srq_attr_mask attr_mask, struct ib_udata *udata); | |
915 | int mlx5_ib_query_srq(struct ib_srq *ibsrq, struct ib_srq_attr *srq_attr); | |
916 | int mlx5_ib_destroy_srq(struct ib_srq *srq); | |
917 | int mlx5_ib_post_srq_recv(struct ib_srq *ibsrq, struct ib_recv_wr *wr, | |
918 | struct ib_recv_wr **bad_wr); | |
919 | struct ib_qp *mlx5_ib_create_qp(struct ib_pd *pd, | |
920 | struct ib_qp_init_attr *init_attr, | |
921 | struct ib_udata *udata); | |
922 | int mlx5_ib_modify_qp(struct ib_qp *ibqp, struct ib_qp_attr *attr, | |
923 | int attr_mask, struct ib_udata *udata); | |
924 | int mlx5_ib_query_qp(struct ib_qp *ibqp, struct ib_qp_attr *qp_attr, int qp_attr_mask, | |
925 | struct ib_qp_init_attr *qp_init_attr); | |
926 | int mlx5_ib_destroy_qp(struct ib_qp *qp); | |
927 | int mlx5_ib_post_send(struct ib_qp *ibqp, struct ib_send_wr *wr, | |
928 | struct ib_send_wr **bad_wr); | |
929 | int mlx5_ib_post_recv(struct ib_qp *ibqp, struct ib_recv_wr *wr, | |
930 | struct ib_recv_wr **bad_wr); | |
931 | void *mlx5_get_send_wqe(struct mlx5_ib_qp *qp, int n); | |
c1395a2a | 932 | int mlx5_ib_read_user_wqe(struct mlx5_ib_qp *qp, int send, int wqe_index, |
19098df2 | 933 | void *buffer, u32 length, |
934 | struct mlx5_ib_qp_base *base); | |
bcf4c1ea MB |
935 | struct ib_cq *mlx5_ib_create_cq(struct ib_device *ibdev, |
936 | const struct ib_cq_init_attr *attr, | |
937 | struct ib_ucontext *context, | |
e126ba97 EC |
938 | struct ib_udata *udata); |
939 | int mlx5_ib_destroy_cq(struct ib_cq *cq); | |
940 | int mlx5_ib_poll_cq(struct ib_cq *ibcq, int num_entries, struct ib_wc *wc); | |
941 | int mlx5_ib_arm_cq(struct ib_cq *ibcq, enum ib_cq_notify_flags flags); | |
942 | int mlx5_ib_modify_cq(struct ib_cq *cq, u16 cq_count, u16 cq_period); | |
943 | int mlx5_ib_resize_cq(struct ib_cq *ibcq, int entries, struct ib_udata *udata); | |
944 | struct ib_mr *mlx5_ib_get_dma_mr(struct ib_pd *pd, int acc); | |
945 | struct ib_mr *mlx5_ib_reg_user_mr(struct ib_pd *pd, u64 start, u64 length, | |
946 | u64 virt_addr, int access_flags, | |
947 | struct ib_udata *udata); | |
d2370e0a MB |
948 | struct ib_mw *mlx5_ib_alloc_mw(struct ib_pd *pd, enum ib_mw_type type, |
949 | struct ib_udata *udata); | |
950 | int mlx5_ib_dealloc_mw(struct ib_mw *mw); | |
7d0cc6ed AK |
951 | int mlx5_ib_update_xlt(struct mlx5_ib_mr *mr, u64 idx, int npages, |
952 | int page_shift, int flags); | |
81713d37 AK |
953 | struct mlx5_ib_mr *mlx5_ib_alloc_implicit_mr(struct mlx5_ib_pd *pd, |
954 | int access_flags); | |
955 | void mlx5_ib_free_implicit_mr(struct mlx5_ib_mr *mr); | |
56e11d62 NO |
956 | int mlx5_ib_rereg_user_mr(struct ib_mr *ib_mr, int flags, u64 start, |
957 | u64 length, u64 virt_addr, int access_flags, | |
958 | struct ib_pd *pd, struct ib_udata *udata); | |
e126ba97 | 959 | int mlx5_ib_dereg_mr(struct ib_mr *ibmr); |
9bee178b SG |
960 | struct ib_mr *mlx5_ib_alloc_mr(struct ib_pd *pd, |
961 | enum ib_mr_type mr_type, | |
962 | u32 max_num_sg); | |
ff2ba993 | 963 | int mlx5_ib_map_mr_sg(struct ib_mr *ibmr, struct scatterlist *sg, int sg_nents, |
9aa8b321 | 964 | unsigned int *sg_offset); |
e126ba97 | 965 | int mlx5_ib_process_mad(struct ib_device *ibdev, int mad_flags, u8 port_num, |
a97e2d86 | 966 | const struct ib_wc *in_wc, const struct ib_grh *in_grh, |
4cd7c947 IW |
967 | const struct ib_mad_hdr *in, size_t in_mad_size, |
968 | struct ib_mad_hdr *out, size_t *out_mad_size, | |
969 | u16 *out_mad_pkey_index); | |
e126ba97 EC |
970 | struct ib_xrcd *mlx5_ib_alloc_xrcd(struct ib_device *ibdev, |
971 | struct ib_ucontext *context, | |
972 | struct ib_udata *udata); | |
973 | int mlx5_ib_dealloc_xrcd(struct ib_xrcd *xrcd); | |
e126ba97 EC |
974 | int mlx5_ib_get_buf_offset(u64 addr, int page_shift, u32 *offset); |
975 | int mlx5_query_ext_port_caps(struct mlx5_ib_dev *dev, u8 port); | |
1b5daf11 MD |
976 | int mlx5_query_mad_ifc_smp_attr_node_info(struct ib_device *ibdev, |
977 | struct ib_smp *out_mad); | |
978 | int mlx5_query_mad_ifc_system_image_guid(struct ib_device *ibdev, | |
979 | __be64 *sys_image_guid); | |
980 | int mlx5_query_mad_ifc_max_pkeys(struct ib_device *ibdev, | |
981 | u16 *max_pkeys); | |
982 | int mlx5_query_mad_ifc_vendor_id(struct ib_device *ibdev, | |
983 | u32 *vendor_id); | |
984 | int mlx5_query_mad_ifc_node_desc(struct mlx5_ib_dev *dev, char *node_desc); | |
985 | int mlx5_query_mad_ifc_node_guid(struct mlx5_ib_dev *dev, __be64 *node_guid); | |
986 | int mlx5_query_mad_ifc_pkey(struct ib_device *ibdev, u8 port, u16 index, | |
987 | u16 *pkey); | |
988 | int mlx5_query_mad_ifc_gids(struct ib_device *ibdev, u8 port, int index, | |
989 | union ib_gid *gid); | |
990 | int mlx5_query_mad_ifc_port(struct ib_device *ibdev, u8 port, | |
991 | struct ib_port_attr *props); | |
e126ba97 EC |
992 | int mlx5_ib_query_port(struct ib_device *ibdev, u8 port, |
993 | struct ib_port_attr *props); | |
994 | int mlx5_ib_init_fmr(struct mlx5_ib_dev *dev); | |
995 | void mlx5_ib_cleanup_fmr(struct mlx5_ib_dev *dev); | |
762f899a MD |
996 | void mlx5_ib_cont_pages(struct ib_umem *umem, u64 addr, |
997 | unsigned long max_page_shift, | |
998 | int *count, int *shift, | |
e126ba97 | 999 | int *ncont, int *order); |
832a6b06 HE |
1000 | void __mlx5_ib_populate_pas(struct mlx5_ib_dev *dev, struct ib_umem *umem, |
1001 | int page_shift, size_t offset, size_t num_pages, | |
1002 | __be64 *pas, int access_flags); | |
e126ba97 | 1003 | void mlx5_ib_populate_pas(struct mlx5_ib_dev *dev, struct ib_umem *umem, |
cc149f75 | 1004 | int page_shift, __be64 *pas, int access_flags); |
e126ba97 EC |
1005 | void mlx5_ib_copy_pas(u64 *old, u64 *new, int step, int num); |
1006 | int mlx5_ib_get_cqe_size(struct mlx5_ib_dev *dev, struct ib_cq *ibcq); | |
1007 | int mlx5_mr_cache_init(struct mlx5_ib_dev *dev); | |
1008 | int mlx5_mr_cache_cleanup(struct mlx5_ib_dev *dev); | |
49780d42 AK |
1009 | |
1010 | struct mlx5_ib_mr *mlx5_mr_cache_alloc(struct mlx5_ib_dev *dev, int entry); | |
1011 | void mlx5_mr_cache_free(struct mlx5_ib_dev *dev, struct mlx5_ib_mr *mr); | |
d5436ba0 SG |
1012 | int mlx5_ib_check_mr_status(struct ib_mr *ibmr, u32 check_mask, |
1013 | struct ib_mr_status *mr_status); | |
79b20a6c YH |
1014 | struct ib_wq *mlx5_ib_create_wq(struct ib_pd *pd, |
1015 | struct ib_wq_init_attr *init_attr, | |
1016 | struct ib_udata *udata); | |
1017 | int mlx5_ib_destroy_wq(struct ib_wq *wq); | |
1018 | int mlx5_ib_modify_wq(struct ib_wq *wq, struct ib_wq_attr *wq_attr, | |
1019 | u32 wq_attr_mask, struct ib_udata *udata); | |
c5f90929 YH |
1020 | struct ib_rwq_ind_table *mlx5_ib_create_rwq_ind_table(struct ib_device *device, |
1021 | struct ib_rwq_ind_table_init_attr *init_attr, | |
1022 | struct ib_udata *udata); | |
1023 | int mlx5_ib_destroy_rwq_ind_table(struct ib_rwq_ind_table *wq_ind_table); | |
776a3906 MS |
1024 | bool mlx5_ib_dc_atomic_is_supported(struct mlx5_ib_dev *dev); |
1025 | ||
e126ba97 | 1026 | |
8cdd312c | 1027 | #ifdef CONFIG_INFINIBAND_ON_DEMAND_PAGING |
938fe83c | 1028 | void mlx5_ib_internal_fill_odp_caps(struct mlx5_ib_dev *dev); |
d9aaed83 AK |
1029 | void mlx5_ib_pfault(struct mlx5_core_dev *mdev, void *context, |
1030 | struct mlx5_pagefault *pfault); | |
6aec21f6 | 1031 | int mlx5_ib_odp_init_one(struct mlx5_ib_dev *ibdev); |
6aec21f6 HE |
1032 | int __init mlx5_ib_odp_init(void); |
1033 | void mlx5_ib_odp_cleanup(void); | |
b4cfe447 HE |
1034 | void mlx5_ib_invalidate_range(struct ib_umem *umem, unsigned long start, |
1035 | unsigned long end); | |
81713d37 AK |
1036 | void mlx5_odp_init_mr_cache_entry(struct mlx5_cache_ent *ent); |
1037 | void mlx5_odp_populate_klm(struct mlx5_klm *pklm, size_t offset, | |
1038 | size_t nentries, struct mlx5_ib_mr *mr, int flags); | |
6aec21f6 | 1039 | #else /* CONFIG_INFINIBAND_ON_DEMAND_PAGING */ |
938fe83c | 1040 | static inline void mlx5_ib_internal_fill_odp_caps(struct mlx5_ib_dev *dev) |
8cdd312c | 1041 | { |
938fe83c | 1042 | return; |
8cdd312c | 1043 | } |
6aec21f6 | 1044 | |
6aec21f6 | 1045 | static inline int mlx5_ib_odp_init_one(struct mlx5_ib_dev *ibdev) { return 0; } |
6aec21f6 | 1046 | static inline int mlx5_ib_odp_init(void) { return 0; } |
81713d37 AK |
1047 | static inline void mlx5_ib_odp_cleanup(void) {} |
1048 | static inline void mlx5_odp_init_mr_cache_entry(struct mlx5_cache_ent *ent) {} | |
1049 | static inline void mlx5_odp_populate_klm(struct mlx5_klm *pklm, size_t offset, | |
1050 | size_t nentries, struct mlx5_ib_mr *mr, | |
1051 | int flags) {} | |
6aec21f6 | 1052 | |
8cdd312c HE |
1053 | #endif /* CONFIG_INFINIBAND_ON_DEMAND_PAGING */ |
1054 | ||
b5ca15ad MB |
1055 | /* Needed for rep profile */ |
1056 | int mlx5_ib_stage_init_init(struct mlx5_ib_dev *dev); | |
1057 | void mlx5_ib_stage_init_cleanup(struct mlx5_ib_dev *dev); | |
1058 | int mlx5_ib_stage_rep_flow_db_init(struct mlx5_ib_dev *dev); | |
1059 | int mlx5_ib_stage_caps_init(struct mlx5_ib_dev *dev); | |
1060 | int mlx5_ib_stage_rep_non_default_cb(struct mlx5_ib_dev *dev); | |
1061 | int mlx5_ib_stage_rep_roce_init(struct mlx5_ib_dev *dev); | |
1062 | void mlx5_ib_stage_rep_roce_cleanup(struct mlx5_ib_dev *dev); | |
1063 | int mlx5_ib_stage_dev_res_init(struct mlx5_ib_dev *dev); | |
1064 | void mlx5_ib_stage_dev_res_cleanup(struct mlx5_ib_dev *dev); | |
1065 | int mlx5_ib_stage_counters_init(struct mlx5_ib_dev *dev); | |
1066 | void mlx5_ib_stage_counters_cleanup(struct mlx5_ib_dev *dev); | |
1067 | int mlx5_ib_stage_bfrag_init(struct mlx5_ib_dev *dev); | |
1068 | void mlx5_ib_stage_bfrag_cleanup(struct mlx5_ib_dev *dev); | |
2d873449 | 1069 | void mlx5_ib_stage_pre_ib_reg_umr_cleanup(struct mlx5_ib_dev *dev); |
b5ca15ad MB |
1070 | int mlx5_ib_stage_ib_reg_init(struct mlx5_ib_dev *dev); |
1071 | void mlx5_ib_stage_ib_reg_cleanup(struct mlx5_ib_dev *dev); | |
2d873449 | 1072 | int mlx5_ib_stage_post_ib_reg_umr_init(struct mlx5_ib_dev *dev); |
b5ca15ad MB |
1073 | int mlx5_ib_stage_class_attr_init(struct mlx5_ib_dev *dev); |
1074 | void __mlx5_ib_remove(struct mlx5_ib_dev *dev, | |
1075 | const struct mlx5_ib_profile *profile, | |
1076 | int stage); | |
1077 | void *__mlx5_ib_add(struct mlx5_ib_dev *dev, | |
1078 | const struct mlx5_ib_profile *profile); | |
1079 | ||
9967c70a AB |
1080 | int mlx5_ib_get_vf_config(struct ib_device *device, int vf, |
1081 | u8 port, struct ifla_vf_info *info); | |
1082 | int mlx5_ib_set_vf_link_state(struct ib_device *device, int vf, | |
1083 | u8 port, int state); | |
1084 | int mlx5_ib_get_vf_stats(struct ib_device *device, int vf, | |
1085 | u8 port, struct ifla_vf_stats *stats); | |
1086 | int mlx5_ib_set_vf_guid(struct ib_device *device, int vf, u8 port, | |
1087 | u64 guid, int type); | |
1088 | ||
2811ba51 AS |
1089 | __be16 mlx5_get_roce_udp_sport(struct mlx5_ib_dev *dev, u8 port_num, |
1090 | int index); | |
ed88451e MD |
1091 | int mlx5_get_roce_gid_type(struct mlx5_ib_dev *dev, u8 port_num, |
1092 | int index, enum ib_gid_type *gid_type); | |
2811ba51 | 1093 | |
a9e546e7 PP |
1094 | void mlx5_ib_cleanup_cong_debugfs(struct mlx5_ib_dev *dev, u8 port_num); |
1095 | int mlx5_ib_init_cong_debugfs(struct mlx5_ib_dev *dev, u8 port_num); | |
4a2da0b8 | 1096 | |
d16e91da HE |
1097 | /* GSI QP helper functions */ |
1098 | struct ib_qp *mlx5_ib_gsi_create_qp(struct ib_pd *pd, | |
1099 | struct ib_qp_init_attr *init_attr); | |
1100 | int mlx5_ib_gsi_destroy_qp(struct ib_qp *qp); | |
1101 | int mlx5_ib_gsi_modify_qp(struct ib_qp *qp, struct ib_qp_attr *attr, | |
1102 | int attr_mask); | |
1103 | int mlx5_ib_gsi_query_qp(struct ib_qp *qp, struct ib_qp_attr *qp_attr, | |
1104 | int qp_attr_mask, | |
1105 | struct ib_qp_init_attr *qp_init_attr); | |
1106 | int mlx5_ib_gsi_post_send(struct ib_qp *qp, struct ib_send_wr *wr, | |
1107 | struct ib_send_wr **bad_wr); | |
1108 | int mlx5_ib_gsi_post_recv(struct ib_qp *qp, struct ib_recv_wr *wr, | |
1109 | struct ib_recv_wr **bad_wr); | |
7722f47e | 1110 | void mlx5_ib_gsi_pkey_change(struct mlx5_ib_gsi_qp *gsi); |
d16e91da | 1111 | |
25361e02 HE |
1112 | int mlx5_ib_generate_wc(struct ib_cq *ibcq, struct ib_wc *wc); |
1113 | ||
4ed131d0 YH |
1114 | void mlx5_ib_free_bfreg(struct mlx5_ib_dev *dev, struct mlx5_bfreg_info *bfregi, |
1115 | int bfregn); | |
32f69e4b DJ |
1116 | struct mlx5_ib_dev *mlx5_ib_get_ibdev_from_mpi(struct mlx5_ib_multiport_info *mpi); |
1117 | struct mlx5_core_dev *mlx5_ib_get_native_port_mdev(struct mlx5_ib_dev *dev, | |
1118 | u8 ib_port_num, | |
1119 | u8 *native_port_num); | |
1120 | void mlx5_ib_put_native_port_mdev(struct mlx5_ib_dev *dev, | |
1121 | u8 port_num); | |
4ed131d0 | 1122 | |
e126ba97 EC |
1123 | static inline void init_query_mad(struct ib_smp *mad) |
1124 | { | |
1125 | mad->base_version = 1; | |
1126 | mad->mgmt_class = IB_MGMT_CLASS_SUBN_LID_ROUTED; | |
1127 | mad->class_version = 1; | |
1128 | mad->method = IB_MGMT_METHOD_GET; | |
1129 | } | |
1130 | ||
1131 | static inline u8 convert_access(int acc) | |
1132 | { | |
1133 | return (acc & IB_ACCESS_REMOTE_ATOMIC ? MLX5_PERM_ATOMIC : 0) | | |
1134 | (acc & IB_ACCESS_REMOTE_WRITE ? MLX5_PERM_REMOTE_WRITE : 0) | | |
1135 | (acc & IB_ACCESS_REMOTE_READ ? MLX5_PERM_REMOTE_READ : 0) | | |
1136 | (acc & IB_ACCESS_LOCAL_WRITE ? MLX5_PERM_LOCAL_WRITE : 0) | | |
1137 | MLX5_PERM_LOCAL_READ; | |
1138 | } | |
1139 | ||
b636401f SG |
1140 | static inline int is_qp1(enum ib_qp_type qp_type) |
1141 | { | |
d16e91da | 1142 | return qp_type == MLX5_IB_QPT_HW_GSI; |
b636401f SG |
1143 | } |
1144 | ||
cc149f75 HE |
1145 | #define MLX5_MAX_UMR_SHIFT 16 |
1146 | #define MLX5_MAX_UMR_PAGES (1 << MLX5_MAX_UMR_SHIFT) | |
1147 | ||
051f2630 LR |
1148 | static inline u32 check_cq_create_flags(u32 flags) |
1149 | { | |
1150 | /* | |
1151 | * It returns non-zero value for unsupported CQ | |
1152 | * create flags, otherwise it returns zero. | |
1153 | */ | |
beb801ac JG |
1154 | return (flags & ~(IB_UVERBS_CQ_FLAGS_IGNORE_OVERRUN | |
1155 | IB_UVERBS_CQ_FLAGS_TIMESTAMP_COMPLETION)); | |
051f2630 | 1156 | } |
cfb5e088 HA |
1157 | |
1158 | static inline int verify_assign_uidx(u8 cqe_version, u32 cmd_uidx, | |
1159 | u32 *user_index) | |
1160 | { | |
1161 | if (cqe_version) { | |
1162 | if ((cmd_uidx == MLX5_IB_DEFAULT_UIDX) || | |
1163 | (cmd_uidx & ~MLX5_USER_ASSIGNED_UIDX_MASK)) | |
1164 | return -EINVAL; | |
1165 | *user_index = cmd_uidx; | |
1166 | } else { | |
1167 | *user_index = MLX5_IB_DEFAULT_UIDX; | |
1168 | } | |
1169 | ||
1170 | return 0; | |
1171 | } | |
3085e29e LR |
1172 | |
1173 | static inline int get_qp_user_index(struct mlx5_ib_ucontext *ucontext, | |
1174 | struct mlx5_ib_create_qp *ucmd, | |
1175 | int inlen, | |
1176 | u32 *user_index) | |
1177 | { | |
1178 | u8 cqe_version = ucontext->cqe_version; | |
1179 | ||
1180 | if (field_avail(struct mlx5_ib_create_qp, uidx, inlen) && | |
1181 | !cqe_version && (ucmd->uidx == MLX5_IB_DEFAULT_UIDX)) | |
1182 | return 0; | |
1183 | ||
1184 | if (!!(field_avail(struct mlx5_ib_create_qp, uidx, inlen) != | |
1185 | !!cqe_version)) | |
1186 | return -EINVAL; | |
1187 | ||
1188 | return verify_assign_uidx(cqe_version, ucmd->uidx, user_index); | |
1189 | } | |
1190 | ||
1191 | static inline int get_srq_user_index(struct mlx5_ib_ucontext *ucontext, | |
1192 | struct mlx5_ib_create_srq *ucmd, | |
1193 | int inlen, | |
1194 | u32 *user_index) | |
1195 | { | |
1196 | u8 cqe_version = ucontext->cqe_version; | |
1197 | ||
1198 | if (field_avail(struct mlx5_ib_create_srq, uidx, inlen) && | |
1199 | !cqe_version && (ucmd->uidx == MLX5_IB_DEFAULT_UIDX)) | |
1200 | return 0; | |
1201 | ||
1202 | if (!!(field_avail(struct mlx5_ib_create_srq, uidx, inlen) != | |
1203 | !!cqe_version)) | |
1204 | return -EINVAL; | |
1205 | ||
1206 | return verify_assign_uidx(cqe_version, ucmd->uidx, user_index); | |
1207 | } | |
b037c29a EC |
1208 | |
1209 | static inline int get_uars_per_sys_page(struct mlx5_ib_dev *dev, bool lib_support) | |
1210 | { | |
1211 | return lib_support && MLX5_CAP_GEN(dev->mdev, uar_4k) ? | |
1212 | MLX5_UARS_IN_PAGE : 1; | |
1213 | } | |
1214 | ||
31a78a5a YH |
1215 | static inline int get_num_static_uars(struct mlx5_ib_dev *dev, |
1216 | struct mlx5_bfreg_info *bfregi) | |
b037c29a | 1217 | { |
31a78a5a | 1218 | return get_uars_per_sys_page(dev, bfregi->lib_uar_4k) * bfregi->num_static_sys_pages; |
b037c29a EC |
1219 | } |
1220 | ||
c44ef998 IL |
1221 | unsigned long mlx5_ib_get_xlt_emergency_page(void); |
1222 | void mlx5_ib_put_xlt_emergency_page(void); | |
1223 | ||
e126ba97 | 1224 | #endif /* MLX5_IB_H */ |