Commit | Line | Data |
---|---|---|
cc533a57 | 1 | /* |
87427da5 | 2 | * Copyright (c) 2006, 2007 QLogic Corporation. All rights reserved. |
cc533a57 BS |
3 | * Copyright (c) 2003, 2004, 2005, 2006 PathScale, Inc. All rights reserved. |
4 | * | |
5 | * This software is available to you under a choice of one of two | |
6 | * licenses. You may choose to be licensed under the terms of the GNU | |
7 | * General Public License (GPL) Version 2, available from the file | |
8 | * COPYING in the main directory of this source tree, or the | |
9 | * OpenIB.org BSD license below: | |
10 | * | |
11 | * Redistribution and use in source and binary forms, with or | |
12 | * without modification, are permitted provided that the following | |
13 | * conditions are met: | |
14 | * | |
15 | * - Redistributions of source code must retain the above | |
16 | * copyright notice, this list of conditions and the following | |
17 | * disclaimer. | |
18 | * | |
19 | * - Redistributions in binary form must reproduce the above | |
20 | * copyright notice, this list of conditions and the following | |
21 | * disclaimer in the documentation and/or other materials | |
22 | * provided with the distribution. | |
23 | * | |
24 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
25 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
26 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
27 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS | |
28 | * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN | |
29 | * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
30 | * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
31 | * SOFTWARE. | |
32 | */ | |
33 | ||
34 | /* | |
35 | * This file contains all of the code that is specific to the InfiniPath | |
525d0ca1 | 36 | * HT chip. |
cc533a57 BS |
37 | */ |
38 | ||
a024291b | 39 | #include <linux/vmalloc.h> |
cc533a57 BS |
40 | #include <linux/pci.h> |
41 | #include <linux/delay.h> | |
51f65ebc | 42 | #include <linux/htirq.h> |
f2ceb492 | 43 | #include <rdma/ib_verbs.h> |
cc533a57 BS |
44 | |
45 | #include "ipath_kernel.h" | |
46 | #include "ipath_registers.h" | |
47 | ||
f5408ac7 BS |
48 | static void ipath_setup_ht_setextled(struct ipath_devdata *, u64, u64); |
49 | ||
50 | ||
cc533a57 | 51 | /* |
525d0ca1 | 52 | * This lists the InfiniPath registers, in the actual chip layout. |
cc533a57 BS |
53 | * This structure should never be directly accessed. |
54 | * | |
55 | * The names are in InterCap form because they're taken straight from | |
56 | * the chip specification. Since they're only used in this file, they | |
57 | * don't pollute the rest of the source. | |
58 | */ | |
59 | ||
60 | struct _infinipath_do_not_use_kernel_regs { | |
61 | unsigned long long Revision; | |
62 | unsigned long long Control; | |
63 | unsigned long long PageAlign; | |
64 | unsigned long long PortCnt; | |
65 | unsigned long long DebugPortSelect; | |
66 | unsigned long long DebugPort; | |
67 | unsigned long long SendRegBase; | |
68 | unsigned long long UserRegBase; | |
69 | unsigned long long CounterRegBase; | |
70 | unsigned long long Scratch; | |
71 | unsigned long long ReservedMisc1; | |
72 | unsigned long long InterruptConfig; | |
73 | unsigned long long IntBlocked; | |
74 | unsigned long long IntMask; | |
75 | unsigned long long IntStatus; | |
76 | unsigned long long IntClear; | |
77 | unsigned long long ErrorMask; | |
78 | unsigned long long ErrorStatus; | |
79 | unsigned long long ErrorClear; | |
80 | unsigned long long HwErrMask; | |
81 | unsigned long long HwErrStatus; | |
82 | unsigned long long HwErrClear; | |
83 | unsigned long long HwDiagCtrl; | |
84 | unsigned long long MDIO; | |
85 | unsigned long long IBCStatus; | |
86 | unsigned long long IBCCtrl; | |
87 | unsigned long long ExtStatus; | |
88 | unsigned long long ExtCtrl; | |
89 | unsigned long long GPIOOut; | |
90 | unsigned long long GPIOMask; | |
91 | unsigned long long GPIOStatus; | |
92 | unsigned long long GPIOClear; | |
93 | unsigned long long RcvCtrl; | |
94 | unsigned long long RcvBTHQP; | |
95 | unsigned long long RcvHdrSize; | |
96 | unsigned long long RcvHdrCnt; | |
97 | unsigned long long RcvHdrEntSize; | |
98 | unsigned long long RcvTIDBase; | |
99 | unsigned long long RcvTIDCnt; | |
100 | unsigned long long RcvEgrBase; | |
101 | unsigned long long RcvEgrCnt; | |
102 | unsigned long long RcvBufBase; | |
103 | unsigned long long RcvBufSize; | |
104 | unsigned long long RxIntMemBase; | |
105 | unsigned long long RxIntMemSize; | |
106 | unsigned long long RcvPartitionKey; | |
107 | unsigned long long ReservedRcv[10]; | |
108 | unsigned long long SendCtrl; | |
109 | unsigned long long SendPIOBufBase; | |
110 | unsigned long long SendPIOSize; | |
111 | unsigned long long SendPIOBufCnt; | |
112 | unsigned long long SendPIOAvailAddr; | |
113 | unsigned long long TxIntMemBase; | |
114 | unsigned long long TxIntMemSize; | |
115 | unsigned long long ReservedSend[9]; | |
116 | unsigned long long SendBufferError; | |
117 | unsigned long long SendBufferErrorCONT1; | |
118 | unsigned long long SendBufferErrorCONT2; | |
119 | unsigned long long SendBufferErrorCONT3; | |
120 | unsigned long long ReservedSBE[4]; | |
121 | unsigned long long RcvHdrAddr0; | |
122 | unsigned long long RcvHdrAddr1; | |
123 | unsigned long long RcvHdrAddr2; | |
124 | unsigned long long RcvHdrAddr3; | |
125 | unsigned long long RcvHdrAddr4; | |
126 | unsigned long long RcvHdrAddr5; | |
127 | unsigned long long RcvHdrAddr6; | |
128 | unsigned long long RcvHdrAddr7; | |
129 | unsigned long long RcvHdrAddr8; | |
130 | unsigned long long ReservedRHA[7]; | |
131 | unsigned long long RcvHdrTailAddr0; | |
132 | unsigned long long RcvHdrTailAddr1; | |
133 | unsigned long long RcvHdrTailAddr2; | |
134 | unsigned long long RcvHdrTailAddr3; | |
135 | unsigned long long RcvHdrTailAddr4; | |
136 | unsigned long long RcvHdrTailAddr5; | |
137 | unsigned long long RcvHdrTailAddr6; | |
138 | unsigned long long RcvHdrTailAddr7; | |
139 | unsigned long long RcvHdrTailAddr8; | |
140 | unsigned long long ReservedRHTA[7]; | |
141 | unsigned long long Sync; /* Software only */ | |
142 | unsigned long long Dump; /* Software only */ | |
143 | unsigned long long SimVer; /* Software only */ | |
144 | unsigned long long ReservedSW[5]; | |
145 | unsigned long long SerdesConfig0; | |
146 | unsigned long long SerdesConfig1; | |
147 | unsigned long long SerdesStatus; | |
148 | unsigned long long XGXSConfig; | |
149 | unsigned long long ReservedSW2[4]; | |
150 | }; | |
151 | ||
3029fcc3 RC |
152 | struct _infinipath_do_not_use_counters { |
153 | __u64 LBIntCnt; | |
154 | __u64 LBFlowStallCnt; | |
155 | __u64 Reserved1; | |
156 | __u64 TxUnsupVLErrCnt; | |
157 | __u64 TxDataPktCnt; | |
158 | __u64 TxFlowPktCnt; | |
159 | __u64 TxDwordCnt; | |
160 | __u64 TxLenErrCnt; | |
161 | __u64 TxMaxMinLenErrCnt; | |
162 | __u64 TxUnderrunCnt; | |
163 | __u64 TxFlowStallCnt; | |
164 | __u64 TxDroppedPktCnt; | |
165 | __u64 RxDroppedPktCnt; | |
166 | __u64 RxDataPktCnt; | |
167 | __u64 RxFlowPktCnt; | |
168 | __u64 RxDwordCnt; | |
169 | __u64 RxLenErrCnt; | |
170 | __u64 RxMaxMinLenErrCnt; | |
171 | __u64 RxICRCErrCnt; | |
172 | __u64 RxVCRCErrCnt; | |
173 | __u64 RxFlowCtrlErrCnt; | |
174 | __u64 RxBadFormatCnt; | |
175 | __u64 RxLinkProblemCnt; | |
176 | __u64 RxEBPCnt; | |
177 | __u64 RxLPCRCErrCnt; | |
178 | __u64 RxBufOvflCnt; | |
179 | __u64 RxTIDFullErrCnt; | |
180 | __u64 RxTIDValidErrCnt; | |
181 | __u64 RxPKeyMismatchCnt; | |
182 | __u64 RxP0HdrEgrOvflCnt; | |
183 | __u64 RxP1HdrEgrOvflCnt; | |
184 | __u64 RxP2HdrEgrOvflCnt; | |
185 | __u64 RxP3HdrEgrOvflCnt; | |
186 | __u64 RxP4HdrEgrOvflCnt; | |
187 | __u64 RxP5HdrEgrOvflCnt; | |
188 | __u64 RxP6HdrEgrOvflCnt; | |
189 | __u64 RxP7HdrEgrOvflCnt; | |
190 | __u64 RxP8HdrEgrOvflCnt; | |
191 | __u64 Reserved6; | |
192 | __u64 Reserved7; | |
193 | __u64 IBStatusChangeCnt; | |
194 | __u64 IBLinkErrRecoveryCnt; | |
195 | __u64 IBLinkDownedCnt; | |
196 | __u64 IBSymbolErrCnt; | |
197 | }; | |
198 | ||
199 | #define IPATH_KREG_OFFSET(field) (offsetof( \ | |
200 | struct _infinipath_do_not_use_kernel_regs, field) / sizeof(u64)) | |
cc533a57 | 201 | #define IPATH_CREG_OFFSET(field) (offsetof( \ |
3029fcc3 | 202 | struct _infinipath_do_not_use_counters, field) / sizeof(u64)) |
cc533a57 BS |
203 | |
204 | static const struct ipath_kregs ipath_ht_kregs = { | |
205 | .kr_control = IPATH_KREG_OFFSET(Control), | |
206 | .kr_counterregbase = IPATH_KREG_OFFSET(CounterRegBase), | |
207 | .kr_debugport = IPATH_KREG_OFFSET(DebugPort), | |
208 | .kr_debugportselect = IPATH_KREG_OFFSET(DebugPortSelect), | |
209 | .kr_errorclear = IPATH_KREG_OFFSET(ErrorClear), | |
210 | .kr_errormask = IPATH_KREG_OFFSET(ErrorMask), | |
211 | .kr_errorstatus = IPATH_KREG_OFFSET(ErrorStatus), | |
212 | .kr_extctrl = IPATH_KREG_OFFSET(ExtCtrl), | |
213 | .kr_extstatus = IPATH_KREG_OFFSET(ExtStatus), | |
214 | .kr_gpio_clear = IPATH_KREG_OFFSET(GPIOClear), | |
215 | .kr_gpio_mask = IPATH_KREG_OFFSET(GPIOMask), | |
216 | .kr_gpio_out = IPATH_KREG_OFFSET(GPIOOut), | |
217 | .kr_gpio_status = IPATH_KREG_OFFSET(GPIOStatus), | |
218 | .kr_hwdiagctrl = IPATH_KREG_OFFSET(HwDiagCtrl), | |
219 | .kr_hwerrclear = IPATH_KREG_OFFSET(HwErrClear), | |
220 | .kr_hwerrmask = IPATH_KREG_OFFSET(HwErrMask), | |
221 | .kr_hwerrstatus = IPATH_KREG_OFFSET(HwErrStatus), | |
222 | .kr_ibcctrl = IPATH_KREG_OFFSET(IBCCtrl), | |
223 | .kr_ibcstatus = IPATH_KREG_OFFSET(IBCStatus), | |
224 | .kr_intblocked = IPATH_KREG_OFFSET(IntBlocked), | |
225 | .kr_intclear = IPATH_KREG_OFFSET(IntClear), | |
226 | .kr_interruptconfig = IPATH_KREG_OFFSET(InterruptConfig), | |
227 | .kr_intmask = IPATH_KREG_OFFSET(IntMask), | |
228 | .kr_intstatus = IPATH_KREG_OFFSET(IntStatus), | |
229 | .kr_mdio = IPATH_KREG_OFFSET(MDIO), | |
230 | .kr_pagealign = IPATH_KREG_OFFSET(PageAlign), | |
231 | .kr_partitionkey = IPATH_KREG_OFFSET(RcvPartitionKey), | |
232 | .kr_portcnt = IPATH_KREG_OFFSET(PortCnt), | |
233 | .kr_rcvbthqp = IPATH_KREG_OFFSET(RcvBTHQP), | |
234 | .kr_rcvbufbase = IPATH_KREG_OFFSET(RcvBufBase), | |
235 | .kr_rcvbufsize = IPATH_KREG_OFFSET(RcvBufSize), | |
236 | .kr_rcvctrl = IPATH_KREG_OFFSET(RcvCtrl), | |
237 | .kr_rcvegrbase = IPATH_KREG_OFFSET(RcvEgrBase), | |
238 | .kr_rcvegrcnt = IPATH_KREG_OFFSET(RcvEgrCnt), | |
239 | .kr_rcvhdrcnt = IPATH_KREG_OFFSET(RcvHdrCnt), | |
240 | .kr_rcvhdrentsize = IPATH_KREG_OFFSET(RcvHdrEntSize), | |
241 | .kr_rcvhdrsize = IPATH_KREG_OFFSET(RcvHdrSize), | |
242 | .kr_rcvintmembase = IPATH_KREG_OFFSET(RxIntMemBase), | |
243 | .kr_rcvintmemsize = IPATH_KREG_OFFSET(RxIntMemSize), | |
244 | .kr_rcvtidbase = IPATH_KREG_OFFSET(RcvTIDBase), | |
245 | .kr_rcvtidcnt = IPATH_KREG_OFFSET(RcvTIDCnt), | |
246 | .kr_revision = IPATH_KREG_OFFSET(Revision), | |
247 | .kr_scratch = IPATH_KREG_OFFSET(Scratch), | |
248 | .kr_sendbuffererror = IPATH_KREG_OFFSET(SendBufferError), | |
249 | .kr_sendctrl = IPATH_KREG_OFFSET(SendCtrl), | |
250 | .kr_sendpioavailaddr = IPATH_KREG_OFFSET(SendPIOAvailAddr), | |
251 | .kr_sendpiobufbase = IPATH_KREG_OFFSET(SendPIOBufBase), | |
252 | .kr_sendpiobufcnt = IPATH_KREG_OFFSET(SendPIOBufCnt), | |
253 | .kr_sendpiosize = IPATH_KREG_OFFSET(SendPIOSize), | |
254 | .kr_sendregbase = IPATH_KREG_OFFSET(SendRegBase), | |
255 | .kr_txintmembase = IPATH_KREG_OFFSET(TxIntMemBase), | |
256 | .kr_txintmemsize = IPATH_KREG_OFFSET(TxIntMemSize), | |
257 | .kr_userregbase = IPATH_KREG_OFFSET(UserRegBase), | |
258 | .kr_serdesconfig0 = IPATH_KREG_OFFSET(SerdesConfig0), | |
259 | .kr_serdesconfig1 = IPATH_KREG_OFFSET(SerdesConfig1), | |
260 | .kr_serdesstatus = IPATH_KREG_OFFSET(SerdesStatus), | |
261 | .kr_xgxsconfig = IPATH_KREG_OFFSET(XGXSConfig), | |
262 | /* | |
c8c6f5d4 BS |
263 | * These should not be used directly via ipath_write_kreg64(), |
264 | * use them with ipath_write_kreg64_port(), | |
cc533a57 BS |
265 | */ |
266 | .kr_rcvhdraddr = IPATH_KREG_OFFSET(RcvHdrAddr0), | |
267 | .kr_rcvhdrtailaddr = IPATH_KREG_OFFSET(RcvHdrTailAddr0) | |
268 | }; | |
269 | ||
270 | static const struct ipath_cregs ipath_ht_cregs = { | |
271 | .cr_badformatcnt = IPATH_CREG_OFFSET(RxBadFormatCnt), | |
272 | .cr_erricrccnt = IPATH_CREG_OFFSET(RxICRCErrCnt), | |
273 | .cr_errlinkcnt = IPATH_CREG_OFFSET(RxLinkProblemCnt), | |
274 | .cr_errlpcrccnt = IPATH_CREG_OFFSET(RxLPCRCErrCnt), | |
275 | .cr_errpkey = IPATH_CREG_OFFSET(RxPKeyMismatchCnt), | |
276 | .cr_errrcvflowctrlcnt = IPATH_CREG_OFFSET(RxFlowCtrlErrCnt), | |
277 | .cr_err_rlencnt = IPATH_CREG_OFFSET(RxLenErrCnt), | |
278 | .cr_errslencnt = IPATH_CREG_OFFSET(TxLenErrCnt), | |
279 | .cr_errtidfull = IPATH_CREG_OFFSET(RxTIDFullErrCnt), | |
280 | .cr_errtidvalid = IPATH_CREG_OFFSET(RxTIDValidErrCnt), | |
281 | .cr_errvcrccnt = IPATH_CREG_OFFSET(RxVCRCErrCnt), | |
282 | .cr_ibstatuschange = IPATH_CREG_OFFSET(IBStatusChangeCnt), | |
283 | /* calc from Reg_CounterRegBase + offset */ | |
284 | .cr_intcnt = IPATH_CREG_OFFSET(LBIntCnt), | |
285 | .cr_invalidrlencnt = IPATH_CREG_OFFSET(RxMaxMinLenErrCnt), | |
286 | .cr_invalidslencnt = IPATH_CREG_OFFSET(TxMaxMinLenErrCnt), | |
287 | .cr_lbflowstallcnt = IPATH_CREG_OFFSET(LBFlowStallCnt), | |
288 | .cr_pktrcvcnt = IPATH_CREG_OFFSET(RxDataPktCnt), | |
289 | .cr_pktrcvflowctrlcnt = IPATH_CREG_OFFSET(RxFlowPktCnt), | |
290 | .cr_pktsendcnt = IPATH_CREG_OFFSET(TxDataPktCnt), | |
291 | .cr_pktsendflowcnt = IPATH_CREG_OFFSET(TxFlowPktCnt), | |
292 | .cr_portovflcnt = IPATH_CREG_OFFSET(RxP0HdrEgrOvflCnt), | |
293 | .cr_rcvebpcnt = IPATH_CREG_OFFSET(RxEBPCnt), | |
294 | .cr_rcvovflcnt = IPATH_CREG_OFFSET(RxBufOvflCnt), | |
295 | .cr_senddropped = IPATH_CREG_OFFSET(TxDroppedPktCnt), | |
296 | .cr_sendstallcnt = IPATH_CREG_OFFSET(TxFlowStallCnt), | |
297 | .cr_sendunderruncnt = IPATH_CREG_OFFSET(TxUnderrunCnt), | |
298 | .cr_wordrcvcnt = IPATH_CREG_OFFSET(RxDwordCnt), | |
299 | .cr_wordsendcnt = IPATH_CREG_OFFSET(TxDwordCnt), | |
300 | .cr_unsupvlcnt = IPATH_CREG_OFFSET(TxUnsupVLErrCnt), | |
301 | .cr_rxdroppktcnt = IPATH_CREG_OFFSET(RxDroppedPktCnt), | |
302 | .cr_iblinkerrrecovcnt = IPATH_CREG_OFFSET(IBLinkErrRecoveryCnt), | |
303 | .cr_iblinkdowncnt = IPATH_CREG_OFFSET(IBLinkDownedCnt), | |
304 | .cr_ibsymbolerrcnt = IPATH_CREG_OFFSET(IBSymbolErrCnt) | |
305 | }; | |
306 | ||
307 | /* kr_intstatus, kr_intclear, kr_intmask bits */ | |
f62fe77a | 308 | #define INFINIPATH_I_RCVURG_MASK ((1U<<9)-1) |
9355fb6a | 309 | #define INFINIPATH_I_RCVURG_SHIFT 0 |
f62fe77a | 310 | #define INFINIPATH_I_RCVAVAIL_MASK ((1U<<9)-1) |
9355fb6a | 311 | #define INFINIPATH_I_RCVAVAIL_SHIFT 12 |
cc533a57 BS |
312 | |
313 | /* kr_hwerrclear, kr_hwerrmask, kr_hwerrstatus, bits */ | |
314 | #define INFINIPATH_HWE_HTCMEMPARITYERR_SHIFT 0 | |
315 | #define INFINIPATH_HWE_HTCMEMPARITYERR_MASK 0x3FFFFFULL | |
316 | #define INFINIPATH_HWE_HTCLNKABYTE0CRCERR 0x0000000000800000ULL | |
317 | #define INFINIPATH_HWE_HTCLNKABYTE1CRCERR 0x0000000001000000ULL | |
318 | #define INFINIPATH_HWE_HTCLNKBBYTE0CRCERR 0x0000000002000000ULL | |
319 | #define INFINIPATH_HWE_HTCLNKBBYTE1CRCERR 0x0000000004000000ULL | |
320 | #define INFINIPATH_HWE_HTCMISCERR4 0x0000000008000000ULL | |
321 | #define INFINIPATH_HWE_HTCMISCERR5 0x0000000010000000ULL | |
322 | #define INFINIPATH_HWE_HTCMISCERR6 0x0000000020000000ULL | |
323 | #define INFINIPATH_HWE_HTCMISCERR7 0x0000000040000000ULL | |
324 | #define INFINIPATH_HWE_HTCBUSTREQPARITYERR 0x0000000080000000ULL | |
325 | #define INFINIPATH_HWE_HTCBUSTRESPPARITYERR 0x0000000100000000ULL | |
326 | #define INFINIPATH_HWE_HTCBUSIREQPARITYERR 0x0000000200000000ULL | |
327 | #define INFINIPATH_HWE_COREPLL_FBSLIP 0x0080000000000000ULL | |
328 | #define INFINIPATH_HWE_COREPLL_RFSLIP 0x0100000000000000ULL | |
329 | #define INFINIPATH_HWE_HTBPLL_FBSLIP 0x0200000000000000ULL | |
330 | #define INFINIPATH_HWE_HTBPLL_RFSLIP 0x0400000000000000ULL | |
331 | #define INFINIPATH_HWE_HTAPLL_FBSLIP 0x0800000000000000ULL | |
332 | #define INFINIPATH_HWE_HTAPLL_RFSLIP 0x1000000000000000ULL | |
333 | #define INFINIPATH_HWE_SERDESPLLFAILED 0x2000000000000000ULL | |
334 | ||
c4bce803 DO |
335 | #define IBA6110_IBCS_LINKTRAININGSTATE_MASK 0xf |
336 | #define IBA6110_IBCS_LINKSTATE_SHIFT 4 | |
337 | ||
cc533a57 BS |
338 | /* kr_extstatus bits */ |
339 | #define INFINIPATH_EXTS_FREQSEL 0x2 | |
340 | #define INFINIPATH_EXTS_SERDESSEL 0x4 | |
341 | #define INFINIPATH_EXTS_MEMBIST_ENDTEST 0x0000000000004000 | |
342 | #define INFINIPATH_EXTS_MEMBIST_CORRECT 0x0000000000008000 | |
343 | ||
9783ab40 BS |
344 | |
345 | /* TID entries (memory), HT-only */ | |
346 | #define INFINIPATH_RT_ADDR_MASK 0xFFFFFFFFFFULL /* 40 bits valid */ | |
347 | #define INFINIPATH_RT_VALID 0x8000000000000000ULL | |
348 | #define INFINIPATH_RT_ADDR_SHIFT 0 | |
349 | #define INFINIPATH_RT_BUFSIZE_MASK 0x3FFFULL | |
350 | #define INFINIPATH_RT_BUFSIZE_SHIFT 48 | |
351 | ||
d8274869 DO |
352 | #define INFINIPATH_R_INTRAVAIL_SHIFT 16 |
353 | #define INFINIPATH_R_TAILUPD_SHIFT 31 | |
354 | ||
355 | /* kr_xgxsconfig bits */ | |
356 | #define INFINIPATH_XGXS_RESET 0x7ULL | |
357 | ||
cc533a57 BS |
358 | /* |
359 | * masks and bits that are different in different chips, or present only | |
360 | * in one | |
361 | */ | |
362 | static const ipath_err_t infinipath_hwe_htcmemparityerr_mask = | |
363 | INFINIPATH_HWE_HTCMEMPARITYERR_MASK; | |
364 | static const ipath_err_t infinipath_hwe_htcmemparityerr_shift = | |
365 | INFINIPATH_HWE_HTCMEMPARITYERR_SHIFT; | |
366 | ||
367 | static const ipath_err_t infinipath_hwe_htclnkabyte0crcerr = | |
368 | INFINIPATH_HWE_HTCLNKABYTE0CRCERR; | |
369 | static const ipath_err_t infinipath_hwe_htclnkabyte1crcerr = | |
370 | INFINIPATH_HWE_HTCLNKABYTE1CRCERR; | |
371 | static const ipath_err_t infinipath_hwe_htclnkbbyte0crcerr = | |
372 | INFINIPATH_HWE_HTCLNKBBYTE0CRCERR; | |
373 | static const ipath_err_t infinipath_hwe_htclnkbbyte1crcerr = | |
374 | INFINIPATH_HWE_HTCLNKBBYTE1CRCERR; | |
375 | ||
376 | #define _IPATH_GPIO_SDA_NUM 1 | |
377 | #define _IPATH_GPIO_SCL_NUM 0 | |
378 | ||
379 | #define IPATH_GPIO_SDA \ | |
380 | (1ULL << (_IPATH_GPIO_SDA_NUM+INFINIPATH_EXTC_GPIOOE_SHIFT)) | |
381 | #define IPATH_GPIO_SCL \ | |
382 | (1ULL << (_IPATH_GPIO_SCL_NUM+INFINIPATH_EXTC_GPIOOE_SHIFT)) | |
383 | ||
af901ca1 | 384 | /* keep the code below somewhat more readable; not used elsewhere */ |
cc533a57 BS |
385 | #define _IPATH_HTLINK0_CRCBITS (infinipath_hwe_htclnkabyte0crcerr | \ |
386 | infinipath_hwe_htclnkabyte1crcerr) | |
387 | #define _IPATH_HTLINK1_CRCBITS (infinipath_hwe_htclnkbbyte0crcerr | \ | |
388 | infinipath_hwe_htclnkbbyte1crcerr) | |
389 | #define _IPATH_HTLANE0_CRCBITS (infinipath_hwe_htclnkabyte0crcerr | \ | |
390 | infinipath_hwe_htclnkbbyte0crcerr) | |
391 | #define _IPATH_HTLANE1_CRCBITS (infinipath_hwe_htclnkabyte1crcerr | \ | |
392 | infinipath_hwe_htclnkbbyte1crcerr) | |
393 | ||
394 | static void hwerr_crcbits(struct ipath_devdata *dd, ipath_err_t hwerrs, | |
395 | char *msg, size_t msgl) | |
396 | { | |
397 | char bitsmsg[64]; | |
398 | ipath_err_t crcbits = hwerrs & | |
399 | (_IPATH_HTLINK0_CRCBITS | _IPATH_HTLINK1_CRCBITS); | |
400 | /* don't check if 8bit HT */ | |
401 | if (dd->ipath_flags & IPATH_8BIT_IN_HT0) | |
402 | crcbits &= ~infinipath_hwe_htclnkabyte1crcerr; | |
403 | /* don't check if 8bit HT */ | |
404 | if (dd->ipath_flags & IPATH_8BIT_IN_HT1) | |
405 | crcbits &= ~infinipath_hwe_htclnkbbyte1crcerr; | |
406 | /* | |
407 | * we'll want to ignore link errors on link that is | |
408 | * not in use, if any. For now, complain about both | |
409 | */ | |
410 | if (crcbits) { | |
411 | u16 ctrl0, ctrl1; | |
412 | snprintf(bitsmsg, sizeof bitsmsg, | |
51084775 | 413 | "[HT%s lane %s CRC (%llx); powercycle to completely clear]", |
cc533a57 BS |
414 | !(crcbits & _IPATH_HTLINK1_CRCBITS) ? |
415 | "0 (A)" : (!(crcbits & _IPATH_HTLINK0_CRCBITS) | |
416 | ? "1 (B)" : "0+1 (A+B)"), | |
417 | !(crcbits & _IPATH_HTLANE1_CRCBITS) ? "0" | |
418 | : (!(crcbits & _IPATH_HTLANE0_CRCBITS) ? "1" : | |
419 | "0+1"), (unsigned long long) crcbits); | |
420 | strlcat(msg, bitsmsg, msgl); | |
421 | ||
422 | /* | |
423 | * print extra info for debugging. slave/primary | |
424 | * config word 4, 8 (link control 0, 1) | |
425 | */ | |
426 | ||
427 | if (pci_read_config_word(dd->pcidev, | |
428 | dd->ipath_ht_slave_off + 0x4, | |
429 | &ctrl0)) | |
430 | dev_info(&dd->pcidev->dev, "Couldn't read " | |
431 | "linkctrl0 of slave/primary " | |
432 | "config block\n"); | |
433 | else if (!(ctrl0 & 1 << 6)) | |
434 | /* not if EOC bit set */ | |
435 | ipath_dbg("HT linkctrl0 0x%x%s%s\n", ctrl0, | |
436 | ((ctrl0 >> 8) & 7) ? " CRC" : "", | |
437 | ((ctrl0 >> 4) & 1) ? "linkfail" : | |
438 | ""); | |
439 | if (pci_read_config_word(dd->pcidev, | |
440 | dd->ipath_ht_slave_off + 0x8, | |
441 | &ctrl1)) | |
442 | dev_info(&dd->pcidev->dev, "Couldn't read " | |
443 | "linkctrl1 of slave/primary " | |
444 | "config block\n"); | |
445 | else if (!(ctrl1 & 1 << 6)) | |
446 | /* not if EOC bit set */ | |
447 | ipath_dbg("HT linkctrl1 0x%x%s%s\n", ctrl1, | |
448 | ((ctrl1 >> 8) & 7) ? " CRC" : "", | |
449 | ((ctrl1 >> 4) & 1) ? "linkfail" : | |
450 | ""); | |
451 | ||
452 | /* disable until driver reloaded */ | |
453 | dd->ipath_hwerrmask &= ~crcbits; | |
454 | ipath_write_kreg(dd, dd->ipath_kregs->kr_hwerrmask, | |
455 | dd->ipath_hwerrmask); | |
456 | ipath_dbg("HT crc errs: %s\n", msg); | |
457 | } else | |
458 | ipath_dbg("ignoring HT crc errors 0x%llx, " | |
459 | "not in use\n", (unsigned long long) | |
460 | (hwerrs & (_IPATH_HTLINK0_CRCBITS | | |
461 | _IPATH_HTLINK1_CRCBITS))); | |
462 | } | |
463 | ||
8d588f8b BS |
464 | /* 6110 specific hardware errors... */ |
465 | static const struct ipath_hwerror_msgs ipath_6110_hwerror_msgs[] = { | |
466 | INFINIPATH_HWE_MSG(HTCBUSIREQPARITYERR, "HTC Ireq Parity"), | |
467 | INFINIPATH_HWE_MSG(HTCBUSTREQPARITYERR, "HTC Treq Parity"), | |
468 | INFINIPATH_HWE_MSG(HTCBUSTRESPPARITYERR, "HTC Tresp Parity"), | |
469 | INFINIPATH_HWE_MSG(HTCMISCERR5, "HT core Misc5"), | |
470 | INFINIPATH_HWE_MSG(HTCMISCERR6, "HT core Misc6"), | |
471 | INFINIPATH_HWE_MSG(HTCMISCERR7, "HT core Misc7"), | |
472 | INFINIPATH_HWE_MSG(RXDSYNCMEMPARITYERR, "Rx Dsync"), | |
473 | INFINIPATH_HWE_MSG(SERDESPLLFAILED, "SerDes PLL"), | |
474 | }; | |
475 | ||
9783ab40 BS |
476 | #define TXE_PIO_PARITY ((INFINIPATH_HWE_TXEMEMPARITYERR_PIOBUF | \ |
477 | INFINIPATH_HWE_TXEMEMPARITYERR_PIOPBC) \ | |
478 | << INFINIPATH_HWE_TXEMEMPARITYERR_SHIFT) | |
479 | #define RXE_EAGER_PARITY (INFINIPATH_HWE_RXEMEMPARITYERR_EAGERTID \ | |
480 | << INFINIPATH_HWE_RXEMEMPARITYERR_SHIFT) | |
481 | ||
f2ceb492 DO |
482 | static void ipath_ht_txe_recover(struct ipath_devdata *dd) |
483 | { | |
484 | ++ipath_stats.sps_txeparity; | |
485 | dev_info(&dd->pcidev->dev, | |
486 | "Recovering from TXE PIO parity error\n"); | |
487 | } | |
488 | ||
9783ab40 | 489 | |
cc533a57 | 490 | /** |
8d588f8b | 491 | * ipath_ht_handle_hwerrors - display hardware errors. |
cc533a57 BS |
492 | * @dd: the infinipath device |
493 | * @msg: the output buffer | |
494 | * @msgl: the size of the output buffer | |
495 | * | |
8d588f8b BS |
496 | * Use same msg buffer as regular errors to avoid excessive stack |
497 | * use. Most hardware errors are catastrophic, but for right now, | |
498 | * we'll print them and continue. We reuse the same message buffer as | |
499 | * ipath_handle_errors() to avoid excessive stack usage. | |
cc533a57 BS |
500 | */ |
501 | static void ipath_ht_handle_hwerrors(struct ipath_devdata *dd, char *msg, | |
502 | size_t msgl) | |
503 | { | |
504 | ipath_err_t hwerrs; | |
505 | u32 bits, ctrl; | |
506 | int isfatal = 0; | |
507 | char bitsmsg[64]; | |
aecd3b5a | 508 | int log_idx; |
cc533a57 BS |
509 | |
510 | hwerrs = ipath_read_kreg64(dd, dd->ipath_kregs->kr_hwerrstatus); | |
511 | ||
512 | if (!hwerrs) { | |
513 | ipath_cdbg(VERBOSE, "Called but no hardware errors set\n"); | |
514 | /* | |
515 | * better than printing cofusing messages | |
516 | * This seems to be related to clearing the crc error, or | |
517 | * the pll error during init. | |
518 | */ | |
519 | goto bail; | |
520 | } else if (hwerrs == -1LL) { | |
521 | ipath_dev_err(dd, "Read of hardware error status failed " | |
522 | "(all bits set); ignoring\n"); | |
523 | goto bail; | |
524 | } | |
525 | ipath_stats.sps_hwerrs++; | |
526 | ||
527 | /* Always clear the error status register, except MEMBISTFAIL, | |
528 | * regardless of whether we continue or stop using the chip. | |
529 | * We want that set so we know it failed, even across driver reload. | |
530 | * We'll still ignore it in the hwerrmask. We do this partly for | |
531 | * diagnostics, but also for support */ | |
532 | ipath_write_kreg(dd, dd->ipath_kregs->kr_hwerrclear, | |
533 | hwerrs&~INFINIPATH_HWE_MEMBISTFAILED); | |
534 | ||
535 | hwerrs &= dd->ipath_hwerrmask; | |
536 | ||
aecd3b5a MA |
537 | /* We log some errors to EEPROM, check if we have any of those. */ |
538 | for (log_idx = 0; log_idx < IPATH_EEP_LOG_CNT; ++log_idx) | |
539 | if (hwerrs & dd->ipath_eep_st_masks[log_idx].hwerrs_to_log) | |
540 | ipath_inc_eeprom_err(dd, log_idx, 1); | |
541 | ||
cc533a57 BS |
542 | /* |
543 | * make sure we get this much out, unless told to be quiet, | |
9783ab40 | 544 | * it's a parity error we may recover from, |
cc533a57 BS |
545 | * or it's occurred within the last 5 seconds |
546 | */ | |
9783ab40 BS |
547 | if ((hwerrs & ~(dd->ipath_lasthwerror | TXE_PIO_PARITY | |
548 | RXE_EAGER_PARITY)) || | |
549 | (ipath_debug & __IPATH_VERBDBG)) | |
cc533a57 BS |
550 | dev_info(&dd->pcidev->dev, "Hardware error: hwerr=0x%llx " |
551 | "(cleared)\n", (unsigned long long) hwerrs); | |
552 | dd->ipath_lasthwerror |= hwerrs; | |
553 | ||
f62fe77a | 554 | if (hwerrs & ~dd->ipath_hwe_bitsextant) |
cc533a57 BS |
555 | ipath_dev_err(dd, "hwerror interrupt with unknown errors " |
556 | "%llx set\n", (unsigned long long) | |
f62fe77a | 557 | (hwerrs & ~dd->ipath_hwe_bitsextant)); |
cc533a57 BS |
558 | |
559 | ctrl = ipath_read_kreg32(dd, dd->ipath_kregs->kr_control); | |
9783ab40 | 560 | if ((ctrl & INFINIPATH_C_FREEZEMODE) && !ipath_diag_inuse) { |
89d1e09b BS |
561 | /* |
562 | * parity errors in send memory are recoverable, | |
563 | * just cancel the send (if indicated in * sendbuffererror), | |
564 | * count the occurrence, unfreeze (if no other handled | |
565 | * hardware error bits are set), and continue. They can | |
566 | * occur if a processor speculative read is done to the PIO | |
567 | * buffer while we are sending a packet, for example. | |
568 | */ | |
f2ceb492 DO |
569 | if (hwerrs & TXE_PIO_PARITY) { |
570 | ipath_ht_txe_recover(dd); | |
9783ab40 | 571 | hwerrs &= ~TXE_PIO_PARITY; |
f2ceb492 DO |
572 | } |
573 | ||
9783ab40 BS |
574 | if (!hwerrs) { |
575 | ipath_dbg("Clearing freezemode on ignored or " | |
576 | "recovered hardware error\n"); | |
0f4fc5eb | 577 | ipath_clear_freeze(dd); |
cc533a57 BS |
578 | } |
579 | } | |
580 | ||
581 | *msg = '\0'; | |
582 | ||
583 | /* | |
584 | * may someday want to decode into which bits are which | |
585 | * functional area for parity errors, etc. | |
586 | */ | |
587 | if (hwerrs & (infinipath_hwe_htcmemparityerr_mask | |
588 | << INFINIPATH_HWE_HTCMEMPARITYERR_SHIFT)) { | |
589 | bits = (u32) ((hwerrs >> | |
590 | INFINIPATH_HWE_HTCMEMPARITYERR_SHIFT) & | |
591 | INFINIPATH_HWE_HTCMEMPARITYERR_MASK); | |
592 | snprintf(bitsmsg, sizeof bitsmsg, "[HTC Parity Errs %x] ", | |
593 | bits); | |
594 | strlcat(msg, bitsmsg, msgl); | |
595 | } | |
8d588f8b BS |
596 | |
597 | ipath_format_hwerrors(hwerrs, | |
598 | ipath_6110_hwerror_msgs, | |
599 | sizeof(ipath_6110_hwerror_msgs) / | |
600 | sizeof(ipath_6110_hwerror_msgs[0]), | |
601 | msg, msgl); | |
cc533a57 BS |
602 | |
603 | if (hwerrs & (_IPATH_HTLINK0_CRCBITS | _IPATH_HTLINK1_CRCBITS)) | |
604 | hwerr_crcbits(dd, hwerrs, msg, msgl); | |
605 | ||
cc533a57 | 606 | if (hwerrs & INFINIPATH_HWE_MEMBISTFAILED) { |
525d0ca1 | 607 | strlcat(msg, "[Memory BIST test failed, InfiniPath hardware unusable]", |
cc533a57 BS |
608 | msgl); |
609 | /* ignore from now on, so disable until driver reloaded */ | |
610 | dd->ipath_hwerrmask &= ~INFINIPATH_HWE_MEMBISTFAILED; | |
611 | ipath_write_kreg(dd, dd->ipath_kregs->kr_hwerrmask, | |
612 | dd->ipath_hwerrmask); | |
613 | } | |
614 | #define _IPATH_PLL_FAIL (INFINIPATH_HWE_COREPLL_FBSLIP | \ | |
615 | INFINIPATH_HWE_COREPLL_RFSLIP | \ | |
616 | INFINIPATH_HWE_HTBPLL_FBSLIP | \ | |
617 | INFINIPATH_HWE_HTBPLL_RFSLIP | \ | |
618 | INFINIPATH_HWE_HTAPLL_FBSLIP | \ | |
619 | INFINIPATH_HWE_HTAPLL_RFSLIP) | |
620 | ||
621 | if (hwerrs & _IPATH_PLL_FAIL) { | |
622 | snprintf(bitsmsg, sizeof bitsmsg, | |
525d0ca1 | 623 | "[PLL failed (%llx), InfiniPath hardware unusable]", |
cc533a57 BS |
624 | (unsigned long long) (hwerrs & _IPATH_PLL_FAIL)); |
625 | strlcat(msg, bitsmsg, msgl); | |
626 | /* ignore from now on, so disable until driver reloaded */ | |
627 | dd->ipath_hwerrmask &= ~(hwerrs & _IPATH_PLL_FAIL); | |
628 | ipath_write_kreg(dd, dd->ipath_kregs->kr_hwerrmask, | |
629 | dd->ipath_hwerrmask); | |
630 | } | |
631 | ||
632 | if (hwerrs & INFINIPATH_HWE_SERDESPLLFAILED) { | |
633 | /* | |
634 | * If it occurs, it is left masked since the eternal | |
635 | * interface is unused | |
636 | */ | |
637 | dd->ipath_hwerrmask &= ~INFINIPATH_HWE_SERDESPLLFAILED; | |
638 | ipath_write_kreg(dd, dd->ipath_kregs->kr_hwerrmask, | |
639 | dd->ipath_hwerrmask); | |
640 | } | |
641 | ||
9783ab40 BS |
642 | if (hwerrs) { |
643 | /* | |
644 | * if any set that we aren't ignoring; only | |
645 | * make the complaint once, in case it's stuck | |
646 | * or recurring, and we get here multiple | |
647 | * times. | |
f5408ac7 BS |
648 | * force link down, so switch knows, and |
649 | * LEDs are turned off | |
9783ab40 | 650 | */ |
9783ab40 | 651 | if (dd->ipath_flags & IPATH_INITTED) { |
f5408ac7 BS |
652 | ipath_set_linkstate(dd, IPATH_IB_LINKDOWN); |
653 | ipath_setup_ht_setextled(dd, | |
654 | INFINIPATH_IBCS_L_STATE_DOWN, | |
655 | INFINIPATH_IBCS_LT_STATE_DISABLED); | |
9783ab40 BS |
656 | ipath_dev_err(dd, "Fatal Hardware Error (freeze " |
657 | "mode), no longer usable, SN %.16s\n", | |
658 | dd->ipath_serial); | |
659 | isfatal = 1; | |
660 | } | |
661 | *dd->ipath_statusp &= ~IPATH_STATUS_IB_READY; | |
662 | /* mark as having had error */ | |
663 | *dd->ipath_statusp |= IPATH_STATUS_HWERROR; | |
664 | /* | |
665 | * mark as not usable, at a minimum until driver | |
666 | * is reloaded, probably until reboot, since no | |
667 | * other reset is possible. | |
668 | */ | |
669 | dd->ipath_flags &= ~IPATH_INITTED; | |
670 | } | |
671 | else | |
672 | *msg = 0; /* recovered from all of them */ | |
f5408ac7 BS |
673 | if (*msg) |
674 | ipath_dev_err(dd, "%s hardware error\n", msg); | |
cc533a57 BS |
675 | if (isfatal && !ipath_diag_inuse && dd->ipath_freezemsg) |
676 | /* | |
677 | * for status file; if no trailing brace is copied, | |
678 | * we'll know it was truncated. | |
679 | */ | |
680 | snprintf(dd->ipath_freezemsg, | |
681 | dd->ipath_freezelen, "{%s}", msg); | |
682 | ||
683 | bail:; | |
684 | } | |
685 | ||
686 | /** | |
687 | * ipath_ht_boardname - fill in the board name | |
688 | * @dd: the infinipath device | |
689 | * @name: the output buffer | |
690 | * @namelen: the size of the output buffer | |
691 | * | |
692 | * fill in the board name, based on the board revision register | |
693 | */ | |
694 | static int ipath_ht_boardname(struct ipath_devdata *dd, char *name, | |
695 | size_t namelen) | |
696 | { | |
697 | char *n = NULL; | |
698 | u8 boardrev = dd->ipath_boardrev; | |
aa7c79ab | 699 | int ret = 0; |
cc533a57 BS |
700 | |
701 | switch (boardrev) { | |
f2080fa3 BS |
702 | case 5: |
703 | /* | |
525d0ca1 | 704 | * original production board; two production levels, with |
f2080fa3 BS |
705 | * different serial number ranges. See ipath_ht_early_init() for |
706 | * case where we enable IPATH_GPIO_INTR for later serial # range. | |
aa7c79ab | 707 | * Original 112* serial number is no longer supported. |
f2080fa3 | 708 | */ |
525d0ca1 | 709 | n = "InfiniPath_QHT7040"; |
cc533a57 | 710 | break; |
cc533a57 | 711 | case 7: |
525d0ca1 BS |
712 | /* small form factor production board */ |
713 | n = "InfiniPath_QHT7140"; | |
cc533a57 | 714 | break; |
cc533a57 BS |
715 | default: /* don't know, just print the number */ |
716 | ipath_dev_err(dd, "Don't yet know about board " | |
717 | "with ID %u\n", boardrev); | |
525d0ca1 | 718 | snprintf(name, namelen, "Unknown_InfiniPath_QHT7xxx_%u", |
cc533a57 BS |
719 | boardrev); |
720 | break; | |
721 | } | |
722 | if (n) | |
723 | snprintf(name, namelen, "%s", n); | |
724 | ||
aa7c79ab | 725 | if (ret) { |
9ca48655 | 726 | ipath_dev_err(dd, "Unsupported InfiniPath board %s!\n", name); |
9ca48655 RC |
727 | goto bail; |
728 | } | |
9783ab40 | 729 | if (dd->ipath_majrev != 3 || (dd->ipath_minrev < 2 || |
380bf5d3 | 730 | dd->ipath_minrev > 4)) { |
cc533a57 | 731 | /* |
380bf5d3 | 732 | * This version of the driver only supports Rev 3.2 - 3.4 |
cc533a57 BS |
733 | */ |
734 | ipath_dev_err(dd, | |
525d0ca1 | 735 | "Unsupported InfiniPath hardware revision %u.%u!\n", |
cc533a57 BS |
736 | dd->ipath_majrev, dd->ipath_minrev); |
737 | ret = 1; | |
738 | goto bail; | |
739 | } | |
740 | /* | |
741 | * pkt/word counters are 32 bit, and therefore wrap fast enough | |
742 | * that we snapshot them from a timer, and maintain 64 bit shadow | |
743 | * copies | |
744 | */ | |
745 | dd->ipath_flags |= IPATH_32BITCOUNTERS; | |
9ca48655 | 746 | dd->ipath_flags |= IPATH_GPIO_INTR; |
6ca2abf4 | 747 | if (dd->ipath_lbus_speed != 800) |
cc533a57 BS |
748 | ipath_dev_err(dd, |
749 | "Incorrectly configured for HT @ %uMHz\n", | |
6ca2abf4 | 750 | dd->ipath_lbus_speed); |
cc533a57 | 751 | |
a18e26ae RC |
752 | /* |
753 | * set here, not in ipath_init_*_funcs because we have to do | |
754 | * it after we can read chip registers. | |
755 | */ | |
756 | dd->ipath_ureg_align = | |
757 | ipath_read_kreg32(dd, dd->ipath_kregs->kr_pagealign); | |
758 | ||
cc533a57 BS |
759 | bail: |
760 | return ret; | |
761 | } | |
762 | ||
763 | static void ipath_check_htlink(struct ipath_devdata *dd) | |
764 | { | |
765 | u8 linkerr, link_off, i; | |
766 | ||
767 | for (i = 0; i < 2; i++) { | |
768 | link_off = dd->ipath_ht_slave_off + i * 4 + 0xd; | |
769 | if (pci_read_config_byte(dd->pcidev, link_off, &linkerr)) | |
770 | dev_info(&dd->pcidev->dev, "Couldn't read " | |
771 | "linkerror%d of HT slave/primary block\n", | |
772 | i); | |
773 | else if (linkerr & 0xf0) { | |
774 | ipath_cdbg(VERBOSE, "HT linkerr%d bits 0x%x set, " | |
775 | "clearing\n", linkerr >> 4, i); | |
776 | /* | |
777 | * writing the linkerr bits that are set should | |
778 | * clear them | |
779 | */ | |
780 | if (pci_write_config_byte(dd->pcidev, link_off, | |
781 | linkerr)) | |
782 | ipath_dbg("Failed write to clear HT " | |
783 | "linkerror%d\n", i); | |
784 | if (pci_read_config_byte(dd->pcidev, link_off, | |
785 | &linkerr)) | |
786 | dev_info(&dd->pcidev->dev, | |
787 | "Couldn't reread linkerror%d of " | |
788 | "HT slave/primary block\n", i); | |
789 | else if (linkerr & 0xf0) | |
790 | dev_info(&dd->pcidev->dev, | |
791 | "HT linkerror%d bits 0x%x " | |
792 | "couldn't be cleared\n", | |
793 | i, linkerr >> 4); | |
794 | } | |
795 | } | |
796 | } | |
797 | ||
798 | static int ipath_setup_ht_reset(struct ipath_devdata *dd) | |
799 | { | |
525d0ca1 | 800 | ipath_dbg("No reset possible for this InfiniPath hardware\n"); |
cc533a57 BS |
801 | return 0; |
802 | } | |
803 | ||
cc533a57 BS |
804 | #define HT_INTR_DISC_CONFIG 0x80 /* HT interrupt and discovery cap */ |
805 | #define HT_INTR_REG_INDEX 2 /* intconfig requires indirect accesses */ | |
806 | ||
807 | /* | |
808 | * Bits 13-15 of command==0 is slave/primary block. Clear any HT CRC | |
809 | * errors. We only bother to do this at load time, because it's OK if | |
810 | * it happened before we were loaded (first time after boot/reset), | |
811 | * but any time after that, it's fatal anyway. Also need to not check | |
411c9403 | 812 | * for upper byte errors if we are in 8 bit mode, so figure out |
cc533a57 BS |
813 | * our width. For now, at least, also complain if it's 8 bit. |
814 | */ | |
815 | static void slave_or_pri_blk(struct ipath_devdata *dd, struct pci_dev *pdev, | |
816 | int pos, u8 cap_type) | |
817 | { | |
818 | u8 linkwidth = 0, linkerr, link_a_b_off, link_off; | |
819 | u16 linkctrl = 0; | |
820 | int i; | |
821 | ||
822 | dd->ipath_ht_slave_off = pos; | |
823 | /* command word, master_host bit */ | |
824 | /* master host || slave */ | |
825 | if ((cap_type >> 2) & 1) | |
826 | link_a_b_off = 4; | |
827 | else | |
828 | link_a_b_off = 0; | |
829 | ipath_cdbg(VERBOSE, "HT%u (Link %c) connected to processor\n", | |
830 | link_a_b_off ? 1 : 0, | |
831 | link_a_b_off ? 'B' : 'A'); | |
832 | ||
833 | link_a_b_off += pos; | |
834 | ||
835 | /* | |
836 | * check both link control registers; clear both HT CRC sets if | |
837 | * necessary. | |
838 | */ | |
839 | for (i = 0; i < 2; i++) { | |
840 | link_off = pos + i * 4 + 0x4; | |
841 | if (pci_read_config_word(pdev, link_off, &linkctrl)) | |
842 | ipath_dev_err(dd, "Couldn't read HT link control%d " | |
843 | "register\n", i); | |
844 | else if (linkctrl & (0xf << 8)) { | |
845 | ipath_cdbg(VERBOSE, "Clear linkctrl%d CRC Error " | |
846 | "bits %x\n", i, linkctrl & (0xf << 8)); | |
847 | /* | |
848 | * now write them back to clear the error. | |
849 | */ | |
78220388 | 850 | pci_write_config_word(pdev, link_off, |
cc533a57 BS |
851 | linkctrl & (0xf << 8)); |
852 | } | |
853 | } | |
854 | ||
855 | /* | |
856 | * As with HT CRC bits, same for protocol errors that might occur | |
857 | * during boot. | |
858 | */ | |
859 | for (i = 0; i < 2; i++) { | |
860 | link_off = pos + i * 4 + 0xd; | |
861 | if (pci_read_config_byte(pdev, link_off, &linkerr)) | |
862 | dev_info(&pdev->dev, "Couldn't read linkerror%d " | |
863 | "of HT slave/primary block\n", i); | |
864 | else if (linkerr & 0xf0) { | |
865 | ipath_cdbg(VERBOSE, "HT linkerr%d bits 0x%x set, " | |
866 | "clearing\n", linkerr >> 4, i); | |
867 | /* | |
868 | * writing the linkerr bits that are set will clear | |
869 | * them | |
870 | */ | |
871 | if (pci_write_config_byte | |
872 | (pdev, link_off, linkerr)) | |
873 | ipath_dbg("Failed write to clear HT " | |
874 | "linkerror%d\n", i); | |
875 | if (pci_read_config_byte(pdev, link_off, &linkerr)) | |
876 | dev_info(&pdev->dev, "Couldn't reread " | |
877 | "linkerror%d of HT slave/primary " | |
878 | "block\n", i); | |
879 | else if (linkerr & 0xf0) | |
880 | dev_info(&pdev->dev, "HT linkerror%d bits " | |
881 | "0x%x couldn't be cleared\n", | |
882 | i, linkerr >> 4); | |
883 | } | |
884 | } | |
885 | ||
886 | /* | |
887 | * this is just for our link to the host, not devices connected | |
888 | * through tunnel. | |
889 | */ | |
890 | ||
891 | if (pci_read_config_byte(pdev, link_a_b_off + 7, &linkwidth)) | |
892 | ipath_dev_err(dd, "Couldn't read HT link width " | |
893 | "config register\n"); | |
894 | else { | |
895 | u32 width; | |
896 | switch (linkwidth & 7) { | |
897 | case 5: | |
898 | width = 4; | |
899 | break; | |
900 | case 4: | |
901 | width = 2; | |
902 | break; | |
903 | case 3: | |
904 | width = 32; | |
905 | break; | |
906 | case 1: | |
907 | width = 16; | |
908 | break; | |
909 | case 0: | |
910 | default: /* if wrong, assume 8 bit */ | |
911 | width = 8; | |
912 | break; | |
913 | } | |
914 | ||
6ca2abf4 | 915 | dd->ipath_lbus_width = width; |
cc533a57 BS |
916 | |
917 | if (linkwidth != 0x11) { | |
918 | ipath_dev_err(dd, "Not configured for 16 bit HT " | |
919 | "(%x)\n", linkwidth); | |
920 | if (!(linkwidth & 0xf)) { | |
921 | ipath_dbg("Will ignore HT lane1 errors\n"); | |
922 | dd->ipath_flags |= IPATH_8BIT_IN_HT0; | |
923 | } | |
924 | } | |
925 | } | |
926 | ||
927 | /* | |
928 | * this is just for our link to the host, not devices connected | |
929 | * through tunnel. | |
930 | */ | |
931 | if (pci_read_config_byte(pdev, link_a_b_off + 0xd, &linkwidth)) | |
932 | ipath_dev_err(dd, "Couldn't read HT link frequency " | |
933 | "config register\n"); | |
934 | else { | |
935 | u32 speed; | |
936 | switch (linkwidth & 0xf) { | |
937 | case 6: | |
938 | speed = 1000; | |
939 | break; | |
940 | case 5: | |
941 | speed = 800; | |
942 | break; | |
943 | case 4: | |
944 | speed = 600; | |
945 | break; | |
946 | case 3: | |
947 | speed = 500; | |
948 | break; | |
949 | case 2: | |
950 | speed = 400; | |
951 | break; | |
952 | case 1: | |
953 | speed = 300; | |
954 | break; | |
955 | default: | |
956 | /* | |
957 | * assume reserved and vendor-specific are 200... | |
958 | */ | |
959 | case 0: | |
960 | speed = 200; | |
961 | break; | |
962 | } | |
6ca2abf4 | 963 | dd->ipath_lbus_speed = speed; |
cc533a57 | 964 | } |
6ca2abf4 AJ |
965 | |
966 | snprintf(dd->ipath_lbus_info, sizeof(dd->ipath_lbus_info), | |
967 | "HyperTransport,%uMHz,x%u\n", | |
968 | dd->ipath_lbus_speed, | |
969 | dd->ipath_lbus_width); | |
cc533a57 BS |
970 | } |
971 | ||
51f65ebc | 972 | static int ipath_ht_intconfig(struct ipath_devdata *dd) |
cc533a57 | 973 | { |
51f65ebc | 974 | int ret; |
cc533a57 | 975 | |
51f65ebc BS |
976 | if (dd->ipath_intconfig) { |
977 | ipath_write_kreg(dd, dd->ipath_kregs->kr_interruptconfig, | |
978 | dd->ipath_intconfig); /* interrupt address */ | |
979 | ret = 0; | |
980 | } else { | |
981 | ipath_dev_err(dd, "No interrupts enabled, couldn't setup " | |
982 | "interrupt address\n"); | |
983 | ret = -EINVAL; | |
984 | } | |
cc533a57 | 985 | |
51f65ebc BS |
986 | return ret; |
987 | } | |
988 | ||
989 | static void ipath_ht_irq_update(struct pci_dev *dev, int irq, | |
990 | struct ht_irq_msg *msg) | |
991 | { | |
992 | struct ipath_devdata *dd = pci_get_drvdata(dev); | |
993 | u64 prev_intconfig = dd->ipath_intconfig; | |
994 | ||
995 | dd->ipath_intconfig = msg->address_lo; | |
996 | dd->ipath_intconfig |= ((u64) msg->address_hi) << 32; | |
cc533a57 BS |
997 | |
998 | /* | |
51f65ebc BS |
999 | * If the previous value of dd->ipath_intconfig is zero, we're |
1000 | * getting configured for the first time, and must not program the | |
1001 | * intconfig register here (it will be programmed later, when the | |
1002 | * hardware is ready). Otherwise, we should. | |
cc533a57 | 1003 | */ |
51f65ebc BS |
1004 | if (prev_intconfig) |
1005 | ipath_ht_intconfig(dd); | |
cc533a57 BS |
1006 | } |
1007 | ||
1008 | /** | |
1009 | * ipath_setup_ht_config - setup the interruptconfig register | |
1010 | * @dd: the infinipath device | |
1011 | * @pdev: the PCI device | |
1012 | * | |
1013 | * setup the interruptconfig register from the HT config info. | |
1014 | * Also clear CRC errors in HT linkcontrol, if necessary. | |
1015 | * This is done only for the real hardware. It is done before | |
1016 | * chip address space is initted, so can't touch infinipath registers | |
1017 | */ | |
1018 | static int ipath_setup_ht_config(struct ipath_devdata *dd, | |
1019 | struct pci_dev *pdev) | |
1020 | { | |
51f65ebc BS |
1021 | int pos, ret; |
1022 | ||
1023 | ret = __ht_create_irq(pdev, 0, ipath_ht_irq_update); | |
1024 | if (ret < 0) { | |
1025 | ipath_dev_err(dd, "Couldn't create interrupt handler: " | |
1026 | "err %d\n", ret); | |
1027 | goto bail; | |
1028 | } | |
1029 | dd->ipath_irq = ret; | |
1030 | ret = 0; | |
cc533a57 BS |
1031 | |
1032 | /* | |
51f65ebc | 1033 | * Handle clearing CRC errors in linkctrl register if necessary. We |
cc533a57 BS |
1034 | * do this early, before we ever enable errors or hardware errors, |
1035 | * mostly to avoid causing the chip to enter freeze mode. | |
1036 | */ | |
46ff3463 | 1037 | pos = pci_find_capability(pdev, PCI_CAP_ID_HT); |
cc533a57 BS |
1038 | if (!pos) { |
1039 | ipath_dev_err(dd, "Couldn't find HyperTransport " | |
1040 | "capability; no interrupts\n"); | |
1041 | ret = -ENODEV; | |
1042 | goto bail; | |
1043 | } | |
1044 | do { | |
1045 | u8 cap_type; | |
1046 | ||
9e2ef36b DO |
1047 | /* |
1048 | * The HT capability type byte is 3 bytes after the | |
cc533a57 BS |
1049 | * capability byte. |
1050 | */ | |
1051 | if (pci_read_config_byte(pdev, pos + 3, &cap_type)) { | |
1052 | dev_info(&pdev->dev, "Couldn't read config " | |
1053 | "command @ %d\n", pos); | |
1054 | continue; | |
1055 | } | |
1056 | if (!(cap_type & 0xE0)) | |
1057 | slave_or_pri_blk(dd, pdev, pos, cap_type); | |
cc533a57 | 1058 | } while ((pos = pci_find_next_capability(pdev, pos, |
46ff3463 | 1059 | PCI_CAP_ID_HT))); |
cc533a57 | 1060 | |
4ea61b54 RC |
1061 | dd->ipath_flags |= IPATH_SWAP_PIOBUFS; |
1062 | ||
cc533a57 BS |
1063 | bail: |
1064 | return ret; | |
1065 | } | |
1066 | ||
1067 | /** | |
1068 | * ipath_setup_ht_cleanup - clean up any per-chip chip-specific stuff | |
1069 | * @dd: the infinipath device | |
1070 | * | |
1071 | * Called during driver unload. | |
525d0ca1 | 1072 | * This is currently a nop for the HT chip, not for all chips |
cc533a57 BS |
1073 | */ |
1074 | static void ipath_setup_ht_cleanup(struct ipath_devdata *dd) | |
1075 | { | |
1076 | } | |
1077 | ||
1078 | /** | |
1079 | * ipath_setup_ht_setextled - set the state of the two external LEDs | |
1080 | * @dd: the infinipath device | |
1081 | * @lst: the L state | |
1082 | * @ltst: the LT state | |
1083 | * | |
1084 | * Set the state of the two external LEDs, to indicate physical and | |
1085 | * logical state of IB link. For this chip (at least with recommended | |
1086 | * board pinouts), LED1 is Green (physical state), and LED2 is Yellow | |
1087 | * (logical state) | |
1088 | * | |
1089 | * Note: We try to match the Mellanox HCA LED behavior as best | |
1090 | * we can. Green indicates physical link state is OK (something is | |
1091 | * plugged in, and we can train). | |
1092 | * Amber indicates the link is logically up (ACTIVE). | |
1093 | * Mellanox further blinks the amber LED to indicate data packet | |
1094 | * activity, but we have no hardware support for that, so it would | |
1095 | * require waking up every 10-20 msecs and checking the counters | |
1096 | * on the chip, and then turning the LED off if appropriate. That's | |
1097 | * visible overhead, so not something we will do. | |
1098 | * | |
1099 | */ | |
1100 | static void ipath_setup_ht_setextled(struct ipath_devdata *dd, | |
1101 | u64 lst, u64 ltst) | |
1102 | { | |
1103 | u64 extctl; | |
17b2eb9f | 1104 | unsigned long flags = 0; |
cc533a57 BS |
1105 | |
1106 | /* the diags use the LED to indicate diag info, so we leave | |
1107 | * the external LED alone when the diags are running */ | |
1108 | if (ipath_diag_inuse) | |
1109 | return; | |
1110 | ||
82466f00 MA |
1111 | /* Allow override of LED display for, e.g. Locating system in rack */ |
1112 | if (dd->ipath_led_override) { | |
1113 | ltst = (dd->ipath_led_override & IPATH_LED_PHYS) | |
1114 | ? INFINIPATH_IBCS_LT_STATE_LINKUP | |
1115 | : INFINIPATH_IBCS_LT_STATE_DISABLED; | |
1116 | lst = (dd->ipath_led_override & IPATH_LED_LOG) | |
1117 | ? INFINIPATH_IBCS_L_STATE_ACTIVE | |
1118 | : INFINIPATH_IBCS_L_STATE_DOWN; | |
1119 | } | |
1120 | ||
17b2eb9f | 1121 | spin_lock_irqsave(&dd->ipath_gpio_lock, flags); |
cc533a57 BS |
1122 | /* |
1123 | * start by setting both LED control bits to off, then turn | |
1124 | * on the appropriate bit(s). | |
1125 | */ | |
1126 | if (dd->ipath_boardrev == 8) { /* LS/X-1 uses different pins */ | |
1127 | /* | |
1128 | * major difference is that INFINIPATH_EXTC_LEDGBLERR_OFF | |
1129 | * is inverted, because it is normally used to indicate | |
1130 | * a hardware fault at reset, if there were errors | |
1131 | */ | |
1132 | extctl = (dd->ipath_extctrl & ~INFINIPATH_EXTC_LEDGBLOK_ON) | |
1133 | | INFINIPATH_EXTC_LEDGBLERR_OFF; | |
1134 | if (ltst == INFINIPATH_IBCS_LT_STATE_LINKUP) | |
1135 | extctl &= ~INFINIPATH_EXTC_LEDGBLERR_OFF; | |
1136 | if (lst == INFINIPATH_IBCS_L_STATE_ACTIVE) | |
1137 | extctl |= INFINIPATH_EXTC_LEDGBLOK_ON; | |
1138 | } | |
1139 | else { | |
1140 | extctl = dd->ipath_extctrl & | |
1141 | ~(INFINIPATH_EXTC_LED1PRIPORT_ON | | |
1142 | INFINIPATH_EXTC_LED2PRIPORT_ON); | |
1143 | if (ltst == INFINIPATH_IBCS_LT_STATE_LINKUP) | |
1144 | extctl |= INFINIPATH_EXTC_LED1PRIPORT_ON; | |
1145 | if (lst == INFINIPATH_IBCS_L_STATE_ACTIVE) | |
1146 | extctl |= INFINIPATH_EXTC_LED2PRIPORT_ON; | |
1147 | } | |
1148 | dd->ipath_extctrl = extctl; | |
1149 | ipath_write_kreg(dd, dd->ipath_kregs->kr_extctrl, extctl); | |
17b2eb9f | 1150 | spin_unlock_irqrestore(&dd->ipath_gpio_lock, flags); |
cc533a57 BS |
1151 | } |
1152 | ||
f62fe77a | 1153 | static void ipath_init_ht_variables(struct ipath_devdata *dd) |
cc533a57 | 1154 | { |
c4bce803 DO |
1155 | /* |
1156 | * setup the register offsets, since they are different for each | |
1157 | * chip | |
1158 | */ | |
1159 | dd->ipath_kregs = &ipath_ht_kregs; | |
1160 | dd->ipath_cregs = &ipath_ht_cregs; | |
1161 | ||
f62fe77a BS |
1162 | dd->ipath_gpio_sda_num = _IPATH_GPIO_SDA_NUM; |
1163 | dd->ipath_gpio_scl_num = _IPATH_GPIO_SCL_NUM; | |
1164 | dd->ipath_gpio_sda = IPATH_GPIO_SDA; | |
1165 | dd->ipath_gpio_scl = IPATH_GPIO_SCL; | |
cc533a57 | 1166 | |
c4bce803 DO |
1167 | /* |
1168 | * Fill in data for field-values that change in newer chips. | |
1169 | * We dynamically specify only the mask for LINKTRAININGSTATE | |
1170 | * and only the shift for LINKSTATE, as they are the only ones | |
1171 | * that change. Also precalculate the 3 link states of interest | |
1172 | * and the combined mask. | |
1173 | */ | |
1174 | dd->ibcs_ls_shift = IBA6110_IBCS_LINKSTATE_SHIFT; | |
1175 | dd->ibcs_lts_mask = IBA6110_IBCS_LINKTRAININGSTATE_MASK; | |
1176 | dd->ibcs_mask = (INFINIPATH_IBCS_LINKSTATE_MASK << | |
1177 | dd->ibcs_ls_shift) | dd->ibcs_lts_mask; | |
1178 | dd->ib_init = (INFINIPATH_IBCS_LT_STATE_LINKUP << | |
1179 | INFINIPATH_IBCS_LINKTRAININGSTATE_SHIFT) | | |
1180 | (INFINIPATH_IBCS_L_STATE_INIT << dd->ibcs_ls_shift); | |
1181 | dd->ib_arm = (INFINIPATH_IBCS_LT_STATE_LINKUP << | |
1182 | INFINIPATH_IBCS_LINKTRAININGSTATE_SHIFT) | | |
1183 | (INFINIPATH_IBCS_L_STATE_ARM << dd->ibcs_ls_shift); | |
1184 | dd->ib_active = (INFINIPATH_IBCS_LT_STATE_LINKUP << | |
1185 | INFINIPATH_IBCS_LINKTRAININGSTATE_SHIFT) | | |
1186 | (INFINIPATH_IBCS_L_STATE_ACTIVE << dd->ibcs_ls_shift); | |
1187 | ||
1188 | /* | |
1189 | * Fill in data for ibcc field-values that change in newer chips. | |
1190 | * We dynamically specify only the mask for LINKINITCMD | |
1191 | * and only the shift for LINKCMD and MAXPKTLEN, as they are | |
1192 | * the only ones that change. | |
1193 | */ | |
1194 | dd->ibcc_lic_mask = INFINIPATH_IBCC_LINKINITCMD_MASK; | |
1195 | dd->ibcc_lc_shift = INFINIPATH_IBCC_LINKCMD_SHIFT; | |
1196 | dd->ibcc_mpl_shift = INFINIPATH_IBCC_MAXPKTLEN_SHIFT; | |
1197 | ||
d8274869 DO |
1198 | /* Fill in shifts for RcvCtrl. */ |
1199 | dd->ipath_r_portenable_shift = INFINIPATH_R_PORTENABLE_SHIFT; | |
1200 | dd->ipath_r_intravail_shift = INFINIPATH_R_INTRAVAIL_SHIFT; | |
1201 | dd->ipath_r_tailupd_shift = INFINIPATH_R_TAILUPD_SHIFT; | |
1202 | dd->ipath_r_portcfg_shift = 0; /* Not on IBA6110 */ | |
1203 | ||
f62fe77a | 1204 | dd->ipath_i_bitsextant = |
cc533a57 BS |
1205 | (INFINIPATH_I_RCVURG_MASK << INFINIPATH_I_RCVURG_SHIFT) | |
1206 | (INFINIPATH_I_RCVAVAIL_MASK << | |
1207 | INFINIPATH_I_RCVAVAIL_SHIFT) | | |
1208 | INFINIPATH_I_ERROR | INFINIPATH_I_SPIOSENT | | |
1209 | INFINIPATH_I_SPIOBUFAVAIL | INFINIPATH_I_GPIO; | |
1210 | ||
f62fe77a | 1211 | dd->ipath_e_bitsextant = |
cc533a57 BS |
1212 | INFINIPATH_E_RFORMATERR | INFINIPATH_E_RVCRC | |
1213 | INFINIPATH_E_RICRC | INFINIPATH_E_RMINPKTLEN | | |
1214 | INFINIPATH_E_RMAXPKTLEN | INFINIPATH_E_RLONGPKTLEN | | |
1215 | INFINIPATH_E_RSHORTPKTLEN | INFINIPATH_E_RUNEXPCHAR | | |
1216 | INFINIPATH_E_RUNSUPVL | INFINIPATH_E_REBP | | |
1217 | INFINIPATH_E_RIBFLOW | INFINIPATH_E_RBADVERSION | | |
1218 | INFINIPATH_E_RRCVEGRFULL | INFINIPATH_E_RRCVHDRFULL | | |
1219 | INFINIPATH_E_RBADTID | INFINIPATH_E_RHDRLEN | | |
1220 | INFINIPATH_E_RHDR | INFINIPATH_E_RIBLOSTLINK | | |
1221 | INFINIPATH_E_SMINPKTLEN | INFINIPATH_E_SMAXPKTLEN | | |
1222 | INFINIPATH_E_SUNDERRUN | INFINIPATH_E_SPKTLEN | | |
1223 | INFINIPATH_E_SDROPPEDSMPPKT | INFINIPATH_E_SDROPPEDDATAPKT | | |
1224 | INFINIPATH_E_SPIOARMLAUNCH | INFINIPATH_E_SUNEXPERRPKTNUM | | |
1225 | INFINIPATH_E_SUNSUPVL | INFINIPATH_E_IBSTATUSCHANGED | | |
1226 | INFINIPATH_E_INVALIDADDR | INFINIPATH_E_RESET | | |
1227 | INFINIPATH_E_HARDWARE; | |
1228 | ||
f62fe77a | 1229 | dd->ipath_hwe_bitsextant = |
cc533a57 BS |
1230 | (INFINIPATH_HWE_HTCMEMPARITYERR_MASK << |
1231 | INFINIPATH_HWE_HTCMEMPARITYERR_SHIFT) | | |
1232 | (INFINIPATH_HWE_TXEMEMPARITYERR_MASK << | |
1233 | INFINIPATH_HWE_TXEMEMPARITYERR_SHIFT) | | |
1234 | (INFINIPATH_HWE_RXEMEMPARITYERR_MASK << | |
1235 | INFINIPATH_HWE_RXEMEMPARITYERR_SHIFT) | | |
1236 | INFINIPATH_HWE_HTCLNKABYTE0CRCERR | | |
1237 | INFINIPATH_HWE_HTCLNKABYTE1CRCERR | | |
1238 | INFINIPATH_HWE_HTCLNKBBYTE0CRCERR | | |
1239 | INFINIPATH_HWE_HTCLNKBBYTE1CRCERR | | |
1240 | INFINIPATH_HWE_HTCMISCERR4 | | |
1241 | INFINIPATH_HWE_HTCMISCERR5 | INFINIPATH_HWE_HTCMISCERR6 | | |
1242 | INFINIPATH_HWE_HTCMISCERR7 | | |
1243 | INFINIPATH_HWE_HTCBUSTREQPARITYERR | | |
1244 | INFINIPATH_HWE_HTCBUSTRESPPARITYERR | | |
1245 | INFINIPATH_HWE_HTCBUSIREQPARITYERR | | |
1246 | INFINIPATH_HWE_RXDSYNCMEMPARITYERR | | |
1247 | INFINIPATH_HWE_MEMBISTFAILED | | |
1248 | INFINIPATH_HWE_COREPLL_FBSLIP | | |
1249 | INFINIPATH_HWE_COREPLL_RFSLIP | | |
1250 | INFINIPATH_HWE_HTBPLL_FBSLIP | | |
1251 | INFINIPATH_HWE_HTBPLL_RFSLIP | | |
1252 | INFINIPATH_HWE_HTAPLL_FBSLIP | | |
1253 | INFINIPATH_HWE_HTAPLL_RFSLIP | | |
1254 | INFINIPATH_HWE_SERDESPLLFAILED | | |
1255 | INFINIPATH_HWE_IBCBUSTOSPCPARITYERR | | |
1256 | INFINIPATH_HWE_IBCBUSFRSPCPARITYERR; | |
1257 | ||
f62fe77a BS |
1258 | dd->ipath_i_rcvavail_mask = INFINIPATH_I_RCVAVAIL_MASK; |
1259 | dd->ipath_i_rcvurg_mask = INFINIPATH_I_RCVURG_MASK; | |
c4bce803 DO |
1260 | dd->ipath_i_rcvavail_shift = INFINIPATH_I_RCVAVAIL_SHIFT; |
1261 | dd->ipath_i_rcvurg_shift = INFINIPATH_I_RCVURG_SHIFT; | |
aecd3b5a MA |
1262 | |
1263 | /* | |
1264 | * EEPROM error log 0 is TXE Parity errors. 1 is RXE Parity. | |
1265 | * 2 is Some Misc, 3 is reserved for future. | |
1266 | */ | |
1267 | dd->ipath_eep_st_masks[0].hwerrs_to_log = | |
1268 | INFINIPATH_HWE_TXEMEMPARITYERR_MASK << | |
1269 | INFINIPATH_HWE_TXEMEMPARITYERR_SHIFT; | |
1270 | ||
1271 | dd->ipath_eep_st_masks[1].hwerrs_to_log = | |
1272 | INFINIPATH_HWE_RXEMEMPARITYERR_MASK << | |
1273 | INFINIPATH_HWE_RXEMEMPARITYERR_SHIFT; | |
1274 | ||
c4bce803 | 1275 | dd->ipath_eep_st_masks[2].errs_to_log = INFINIPATH_E_RESET; |
aecd3b5a | 1276 | |
c4bce803 DO |
1277 | dd->delay_mult = 2; /* SDR, 4X, can't change */ |
1278 | ||
1279 | dd->ipath_link_width_supported = IB_WIDTH_1X | IB_WIDTH_4X; | |
1280 | dd->ipath_link_speed_supported = IPATH_IB_SDR; | |
1281 | dd->ipath_link_width_enabled = IB_WIDTH_4X; | |
1282 | dd->ipath_link_speed_enabled = dd->ipath_link_speed_supported; | |
1283 | /* these can't change for this chip, so set once */ | |
1284 | dd->ipath_link_width_active = dd->ipath_link_width_enabled; | |
1285 | dd->ipath_link_speed_active = dd->ipath_link_speed_enabled; | |
cc533a57 BS |
1286 | } |
1287 | ||
1288 | /** | |
1289 | * ipath_ht_init_hwerrors - enable hardware errors | |
1290 | * @dd: the infinipath device | |
1291 | * | |
1292 | * now that we have finished initializing everything that might reasonably | |
1293 | * cause a hardware error, and cleared those errors bits as they occur, | |
1294 | * we can enable hardware errors in the mask (potentially enabling | |
1295 | * freeze mode), and enable hardware errors as errors (along with | |
1296 | * everything else) in errormask | |
1297 | */ | |
1298 | static void ipath_ht_init_hwerrors(struct ipath_devdata *dd) | |
1299 | { | |
1300 | ipath_err_t val; | |
1301 | u64 extsval; | |
1302 | ||
1303 | extsval = ipath_read_kreg64(dd, dd->ipath_kregs->kr_extstatus); | |
1304 | ||
1305 | if (!(extsval & INFINIPATH_EXTS_MEMBIST_ENDTEST)) | |
1306 | ipath_dev_err(dd, "MemBIST did not complete!\n"); | |
9783ab40 BS |
1307 | if (extsval & INFINIPATH_EXTS_MEMBIST_CORRECT) |
1308 | ipath_dbg("MemBIST corrected\n"); | |
cc533a57 BS |
1309 | |
1310 | ipath_check_htlink(dd); | |
1311 | ||
1312 | /* barring bugs, all hwerrors become interrupts, which can */ | |
1313 | val = -1LL; | |
1314 | /* don't look at crc lane1 if 8 bit */ | |
1315 | if (dd->ipath_flags & IPATH_8BIT_IN_HT0) | |
1316 | val &= ~infinipath_hwe_htclnkabyte1crcerr; | |
1317 | /* don't look at crc lane1 if 8 bit */ | |
1318 | if (dd->ipath_flags & IPATH_8BIT_IN_HT1) | |
1319 | val &= ~infinipath_hwe_htclnkbbyte1crcerr; | |
1320 | ||
1321 | /* | |
1322 | * disable RXDSYNCMEMPARITY because external serdes is unused, | |
1323 | * and therefore the logic will never be used or initialized, | |
1324 | * and uninitialized state will normally result in this error | |
1325 | * being asserted. Similarly for the external serdess pll | |
1326 | * lock signal. | |
1327 | */ | |
1328 | val &= ~(INFINIPATH_HWE_SERDESPLLFAILED | | |
1329 | INFINIPATH_HWE_RXDSYNCMEMPARITYERR); | |
1330 | ||
1331 | /* | |
1332 | * Disable MISCERR4 because of an inversion in the HT core | |
1333 | * logic checking for errors that cause this bit to be set. | |
1334 | * The errata can also cause the protocol error bit to be set | |
1335 | * in the HT config space linkerror register(s). | |
1336 | */ | |
1337 | val &= ~INFINIPATH_HWE_HTCMISCERR4; | |
1338 | ||
1339 | /* | |
73872733 | 1340 | * PLL ignored because unused MDIO interface has a logic problem |
cc533a57 BS |
1341 | */ |
1342 | if (dd->ipath_boardrev == 4 || dd->ipath_boardrev == 9) | |
1343 | val &= ~INFINIPATH_HWE_SERDESPLLFAILED; | |
1344 | dd->ipath_hwerrmask = val; | |
1345 | } | |
1346 | ||
c4bce803 DO |
1347 | |
1348 | ||
1349 | ||
cc533a57 BS |
1350 | /** |
1351 | * ipath_ht_bringup_serdes - bring up the serdes | |
1352 | * @dd: the infinipath device | |
1353 | */ | |
1354 | static int ipath_ht_bringup_serdes(struct ipath_devdata *dd) | |
1355 | { | |
1356 | u64 val, config1; | |
1357 | int ret = 0, change = 0; | |
1358 | ||
1359 | ipath_dbg("Trying to bringup serdes\n"); | |
1360 | ||
1361 | if (ipath_read_kreg64(dd, dd->ipath_kregs->kr_hwerrstatus) & | |
1362 | INFINIPATH_HWE_SERDESPLLFAILED) | |
1363 | { | |
1364 | ipath_dbg("At start, serdes PLL failed bit set in " | |
1365 | "hwerrstatus, clearing and continuing\n"); | |
1366 | ipath_write_kreg(dd, dd->ipath_kregs->kr_hwerrclear, | |
1367 | INFINIPATH_HWE_SERDESPLLFAILED); | |
1368 | } | |
1369 | ||
1370 | val = ipath_read_kreg64(dd, dd->ipath_kregs->kr_serdesconfig0); | |
1371 | config1 = ipath_read_kreg64(dd, dd->ipath_kregs->kr_serdesconfig1); | |
1372 | ||
1373 | ipath_cdbg(VERBOSE, "Initial serdes status is config0=%llx " | |
1374 | "config1=%llx, sstatus=%llx xgxs %llx\n", | |
1375 | (unsigned long long) val, (unsigned long long) config1, | |
1376 | (unsigned long long) | |
1377 | ipath_read_kreg64(dd, dd->ipath_kregs->kr_serdesstatus), | |
1378 | (unsigned long long) | |
1379 | ipath_read_kreg64(dd, dd->ipath_kregs->kr_xgxsconfig)); | |
1380 | ||
1381 | /* force reset on */ | |
1382 | val |= INFINIPATH_SERDC0_RESET_PLL | |
1383 | /* | INFINIPATH_SERDC0_RESET_MASK */ | |
1384 | ; | |
1385 | ipath_write_kreg(dd, dd->ipath_kregs->kr_serdesconfig0, val); | |
1386 | udelay(15); /* need pll reset set at least for a bit */ | |
1387 | ||
1388 | if (val & INFINIPATH_SERDC0_RESET_PLL) { | |
1389 | u64 val2 = val &= ~INFINIPATH_SERDC0_RESET_PLL; | |
1390 | /* set lane resets, and tx idle, during pll reset */ | |
1391 | val2 |= INFINIPATH_SERDC0_RESET_MASK | | |
1392 | INFINIPATH_SERDC0_TXIDLE; | |
1393 | ipath_cdbg(VERBOSE, "Clearing serdes PLL reset (writing " | |
1394 | "%llx)\n", (unsigned long long) val2); | |
1395 | ipath_write_kreg(dd, dd->ipath_kregs->kr_serdesconfig0, | |
1396 | val2); | |
1397 | /* | |
1398 | * be sure chip saw it | |
1399 | */ | |
1400 | val = ipath_read_kreg64(dd, dd->ipath_kregs->kr_scratch); | |
1401 | /* | |
1402 | * need pll reset clear at least 11 usec before lane | |
1403 | * resets cleared; give it a few more | |
1404 | */ | |
1405 | udelay(15); | |
1406 | val = val2; /* for check below */ | |
1407 | } | |
1408 | ||
1409 | if (val & (INFINIPATH_SERDC0_RESET_PLL | | |
1410 | INFINIPATH_SERDC0_RESET_MASK | | |
1411 | INFINIPATH_SERDC0_TXIDLE)) { | |
1412 | val &= ~(INFINIPATH_SERDC0_RESET_PLL | | |
1413 | INFINIPATH_SERDC0_RESET_MASK | | |
1414 | INFINIPATH_SERDC0_TXIDLE); | |
1415 | /* clear them */ | |
1416 | ipath_write_kreg(dd, dd->ipath_kregs->kr_serdesconfig0, | |
1417 | val); | |
1418 | } | |
1419 | ||
1420 | val = ipath_read_kreg64(dd, dd->ipath_kregs->kr_xgxsconfig); | |
cc533a57 BS |
1421 | if (val & INFINIPATH_XGXS_RESET) { |
1422 | /* normally true after boot */ | |
1423 | val &= ~INFINIPATH_XGXS_RESET; | |
1424 | change = 1; | |
1425 | } | |
30fc5c31 BS |
1426 | if (((val >> INFINIPATH_XGXS_RX_POL_SHIFT) & |
1427 | INFINIPATH_XGXS_RX_POL_MASK) != dd->ipath_rx_pol_inv ) { | |
1428 | /* need to compensate for Tx inversion in partner */ | |
1429 | val &= ~(INFINIPATH_XGXS_RX_POL_MASK << | |
1430 | INFINIPATH_XGXS_RX_POL_SHIFT); | |
1431 | val |= dd->ipath_rx_pol_inv << | |
1432 | INFINIPATH_XGXS_RX_POL_SHIFT; | |
1433 | change = 1; | |
1434 | } | |
cc533a57 BS |
1435 | if (change) |
1436 | ipath_write_kreg(dd, dd->ipath_kregs->kr_xgxsconfig, val); | |
1437 | ||
1438 | val = ipath_read_kreg64(dd, dd->ipath_kregs->kr_serdesconfig0); | |
1439 | ||
1440 | /* clear current and de-emphasis bits */ | |
1441 | config1 &= ~0x0ffffffff00ULL; | |
1442 | /* set current to 20ma */ | |
1443 | config1 |= 0x00000000000ULL; | |
1444 | /* set de-emphasis to -5.68dB */ | |
1445 | config1 |= 0x0cccc000000ULL; | |
1446 | ipath_write_kreg(dd, dd->ipath_kregs->kr_serdesconfig1, config1); | |
1447 | ||
1448 | ipath_cdbg(VERBOSE, "After setup: serdes status is config0=%llx " | |
1449 | "config1=%llx, sstatus=%llx xgxs %llx\n", | |
1450 | (unsigned long long) val, (unsigned long long) config1, | |
1451 | (unsigned long long) | |
1452 | ipath_read_kreg64(dd, dd->ipath_kregs->kr_serdesstatus), | |
1453 | (unsigned long long) | |
1454 | ipath_read_kreg64(dd, dd->ipath_kregs->kr_xgxsconfig)); | |
1455 | ||
cc533a57 BS |
1456 | return ret; /* for now, say we always succeeded */ |
1457 | } | |
1458 | ||
1459 | /** | |
1460 | * ipath_ht_quiet_serdes - set serdes to txidle | |
1461 | * @dd: the infinipath device | |
1462 | * driver is being unloaded | |
1463 | */ | |
1464 | static void ipath_ht_quiet_serdes(struct ipath_devdata *dd) | |
1465 | { | |
1466 | u64 val = ipath_read_kreg64(dd, dd->ipath_kregs->kr_serdesconfig0); | |
1467 | ||
1468 | val |= INFINIPATH_SERDC0_TXIDLE; | |
1469 | ipath_dbg("Setting TxIdleEn on serdes (config0 = %llx)\n", | |
1470 | (unsigned long long) val); | |
1471 | ipath_write_kreg(dd, dd->ipath_kregs->kr_serdesconfig0, val); | |
1472 | } | |
1473 | ||
cc533a57 BS |
1474 | /** |
1475 | * ipath_pe_put_tid - write a TID in chip | |
1476 | * @dd: the infinipath device | |
1477 | * @tidptr: pointer to the expected TID (in chip) to udpate | |
f716cdfe | 1478 | * @tidtype: RCVHQ_RCV_TYPE_EAGER (1) for eager, RCVHQ_RCV_TYPE_EXPECTED (0) for expected |
cc533a57 BS |
1479 | * @pa: physical address of in memory buffer; ipath_tidinvalid if freeing |
1480 | * | |
1481 | * This exists as a separate routine to allow for special locking etc. | |
1482 | * It's used for both the full cleanup on exit, as well as the normal | |
1483 | * setup and teardown. | |
1484 | */ | |
1485 | static void ipath_ht_put_tid(struct ipath_devdata *dd, | |
1486 | u64 __iomem *tidptr, u32 type, | |
1487 | unsigned long pa) | |
1488 | { | |
9783ab40 BS |
1489 | if (!dd->ipath_kregbase) |
1490 | return; | |
1491 | ||
cc533a57 BS |
1492 | if (pa != dd->ipath_tidinvalid) { |
1493 | if (unlikely((pa & ~INFINIPATH_RT_ADDR_MASK))) { | |
1494 | dev_info(&dd->pcidev->dev, | |
1495 | "physaddr %lx has more than " | |
1496 | "40 bits, using only 40!!!\n", pa); | |
1497 | pa &= INFINIPATH_RT_ADDR_MASK; | |
1498 | } | |
f716cdfe | 1499 | if (type == RCVHQ_RCV_TYPE_EAGER) |
cc533a57 BS |
1500 | pa |= dd->ipath_tidtemplate; |
1501 | else { | |
1502 | /* in words (fixed, full page). */ | |
1503 | u64 lenvalid = PAGE_SIZE >> 2; | |
1504 | lenvalid <<= INFINIPATH_RT_BUFSIZE_SHIFT; | |
1505 | pa |= lenvalid | INFINIPATH_RT_VALID; | |
1506 | } | |
1507 | } | |
c4bce803 | 1508 | |
9783ab40 | 1509 | writeq(pa, tidptr); |
cc533a57 BS |
1510 | } |
1511 | ||
9783ab40 | 1512 | |
cc533a57 BS |
1513 | /** |
1514 | * ipath_ht_clear_tid - clear all TID entries for a port, expected and eager | |
1515 | * @dd: the infinipath device | |
1516 | * @port: the port | |
1517 | * | |
1518 | * Used from ipath_close(), and at chip initialization. | |
1519 | */ | |
1520 | static void ipath_ht_clear_tids(struct ipath_devdata *dd, unsigned port) | |
1521 | { | |
1522 | u64 __iomem *tidbase; | |
1523 | int i; | |
1524 | ||
1525 | if (!dd->ipath_kregbase) | |
1526 | return; | |
1527 | ||
1528 | ipath_cdbg(VERBOSE, "Invalidate TIDs for port %u\n", port); | |
1529 | ||
1530 | /* | |
1531 | * need to invalidate all of the expected TID entries for this | |
1532 | * port, so we don't have valid entries that might somehow get | |
1533 | * used (early in next use of this port, or through some bug) | |
1534 | */ | |
1535 | tidbase = (u64 __iomem *) ((char __iomem *)(dd->ipath_kregbase) + | |
1536 | dd->ipath_rcvtidbase + | |
1537 | port * dd->ipath_rcvtidcnt * | |
1538 | sizeof(*tidbase)); | |
1539 | for (i = 0; i < dd->ipath_rcvtidcnt; i++) | |
f716cdfe JE |
1540 | ipath_ht_put_tid(dd, &tidbase[i], RCVHQ_RCV_TYPE_EXPECTED, |
1541 | dd->ipath_tidinvalid); | |
cc533a57 BS |
1542 | |
1543 | tidbase = (u64 __iomem *) ((char __iomem *)(dd->ipath_kregbase) + | |
1544 | dd->ipath_rcvegrbase + | |
1545 | port * dd->ipath_rcvegrcnt * | |
1546 | sizeof(*tidbase)); | |
1547 | ||
1548 | for (i = 0; i < dd->ipath_rcvegrcnt; i++) | |
f716cdfe JE |
1549 | ipath_ht_put_tid(dd, &tidbase[i], RCVHQ_RCV_TYPE_EAGER, |
1550 | dd->ipath_tidinvalid); | |
cc533a57 BS |
1551 | } |
1552 | ||
1553 | /** | |
1554 | * ipath_ht_tidtemplate - setup constants for TID updates | |
1555 | * @dd: the infinipath device | |
1556 | * | |
1557 | * We setup stuff that we use a lot, to avoid calculating each time | |
1558 | */ | |
1559 | static void ipath_ht_tidtemplate(struct ipath_devdata *dd) | |
1560 | { | |
1561 | dd->ipath_tidtemplate = dd->ipath_ibmaxlen >> 2; | |
1562 | dd->ipath_tidtemplate <<= INFINIPATH_RT_BUFSIZE_SHIFT; | |
1563 | dd->ipath_tidtemplate |= INFINIPATH_RT_VALID; | |
1564 | ||
1565 | /* | |
1566 | * work around chip errata bug 7358, by marking invalid tids | |
1567 | * as having max length | |
1568 | */ | |
1569 | dd->ipath_tidinvalid = (-1LL & INFINIPATH_RT_BUFSIZE_MASK) << | |
1570 | INFINIPATH_RT_BUFSIZE_SHIFT; | |
1571 | } | |
1572 | ||
1573 | static int ipath_ht_early_init(struct ipath_devdata *dd) | |
1574 | { | |
1575 | u32 __iomem *piobuf; | |
44f8e3f3 | 1576 | u32 pioincr, val32; |
cc533a57 BS |
1577 | int i; |
1578 | ||
1579 | /* | |
1580 | * one cache line; long IB headers will spill over into received | |
1581 | * buffer | |
1582 | */ | |
1583 | dd->ipath_rcvhdrentsize = 16; | |
1584 | dd->ipath_rcvhdrsize = IPATH_DFLT_RCVHDRSIZE; | |
1585 | ||
1586 | /* | |
525d0ca1 | 1587 | * For HT, we allocate a somewhat overly large eager buffer, |
cc533a57 BS |
1588 | * such that we can guarantee that we can receive the largest |
1589 | * packet that we can send out. To truly support a 4KB MTU, | |
1590 | * we need to bump this to a large value. To date, other than | |
1591 | * testing, we have never encountered an HCA that can really | |
1592 | * send 4KB MTU packets, so we do not handle that (we'll get | |
1593 | * errors interrupts if we ever see one). | |
1594 | */ | |
1595 | dd->ipath_rcvegrbufsize = dd->ipath_piosize2k; | |
cc533a57 BS |
1596 | |
1597 | /* | |
1598 | * the min() check here is currently a nop, but it may not | |
1599 | * always be, depending on just how we do ipath_rcvegrbufsize | |
1600 | */ | |
1601 | dd->ipath_ibmaxlen = min(dd->ipath_piosize2k, | |
1602 | dd->ipath_rcvegrbufsize); | |
1603 | dd->ipath_init_ibmaxlen = dd->ipath_ibmaxlen; | |
1604 | ipath_ht_tidtemplate(dd); | |
1605 | ||
1606 | /* | |
1607 | * zero all the TID entries at startup. We do this for sanity, | |
1608 | * in case of a previous driver crash of some kind, and also | |
1609 | * because the chip powers up with these memories in an unknown | |
1610 | * state. Use portcnt, not cfgports, since this is for the | |
1611 | * full chip, not for current (possibly different) configuration | |
1612 | * value. | |
1613 | * Chip Errata bug 6447 | |
1614 | */ | |
1615 | for (val32 = 0; val32 < dd->ipath_portcnt; val32++) | |
1616 | ipath_ht_clear_tids(dd, val32); | |
1617 | ||
1618 | /* | |
1619 | * write the pbc of each buffer, to be sure it's initialized, then | |
1620 | * cancel all the buffers, and also abort any packets that might | |
1621 | * have been in flight for some reason (the latter is for driver | |
1622 | * unload/reload, but isn't a bad idea at first init). PIO send | |
1623 | * isn't enabled at this point, so there is no danger of sending | |
1624 | * these out on the wire. | |
1625 | * Chip Errata bug 6610 | |
1626 | */ | |
1627 | piobuf = (u32 __iomem *) (((char __iomem *)(dd->ipath_kregbase)) + | |
1628 | dd->ipath_piobufbase); | |
1629 | pioincr = dd->ipath_palign / sizeof(*piobuf); | |
1630 | for (i = 0; i < dd->ipath_piobcnt2k; i++) { | |
1631 | /* | |
1632 | * reasonable word count, just to init pbc | |
1633 | */ | |
1634 | writel(16, piobuf); | |
1635 | piobuf += pioincr; | |
1636 | } | |
f2080fa3 BS |
1637 | |
1638 | ipath_get_eeprom_info(dd); | |
1f813ca8 | 1639 | if (dd->ipath_boardrev == 5) { |
f2080fa3 | 1640 | /* |
525d0ca1 | 1641 | * Later production QHT7040 has same changes as QHT7140, so |
f2080fa3 BS |
1642 | * can use GPIO interrupts. They have serial #'s starting |
1643 | * with 128, rather than 112. | |
1644 | */ | |
aa7c79ab DO |
1645 | if (dd->ipath_serial[0] == '1' && |
1646 | dd->ipath_serial[1] == '2' && | |
1647 | dd->ipath_serial[2] == '8') | |
1648 | dd->ipath_flags |= IPATH_GPIO_INTR; | |
1649 | else { | |
1650 | ipath_dev_err(dd, "Unsupported InfiniPath board " | |
1651 | "(serial number %.16s)!\n", | |
1652 | dd->ipath_serial); | |
1653 | return 1; | |
1654 | } | |
1655 | } | |
9ca48655 | 1656 | |
327a338d AJ |
1657 | if (dd->ipath_minrev >= 4) { |
1658 | /* Rev4+ reports extra errors via internal GPIO pins */ | |
1659 | dd->ipath_flags |= IPATH_GPIO_ERRINTRS; | |
1660 | dd->ipath_gpio_mask |= IPATH_GPIO_ERRINTR_MASK; | |
1661 | ipath_write_kreg(dd, dd->ipath_kregs->kr_gpio_mask, | |
1662 | dd->ipath_gpio_mask); | |
1663 | } | |
1664 | ||
cc533a57 BS |
1665 | return 0; |
1666 | } | |
1667 | ||
9783ab40 | 1668 | |
cc533a57 BS |
1669 | /** |
1670 | * ipath_init_ht_get_base_info - set chip-specific flags for user code | |
1671 | * @dd: the infinipath device | |
1672 | * @kbase: ipath_base_info pointer | |
1673 | * | |
1674 | * We set the PCIE flag because the lower bandwidth on PCIe vs | |
d08df601 | 1675 | * HyperTransport can affect some user packet algorithms. |
cc533a57 BS |
1676 | */ |
1677 | static int ipath_ht_get_base_info(struct ipath_portdata *pd, void *kbase) | |
1678 | { | |
1679 | struct ipath_base_info *kinfo = kbase; | |
1680 | ||
20bed343 AJ |
1681 | kinfo->spi_runtime_flags |= IPATH_RUNTIME_HT | |
1682 | IPATH_RUNTIME_PIO_REGSWAPPED; | |
4bec0b91 AJ |
1683 | |
1684 | if (pd->port_dd->ipath_minrev < 4) | |
1685 | kinfo->spi_runtime_flags |= IPATH_RUNTIME_RCVHDR_COPY; | |
cc533a57 BS |
1686 | |
1687 | return 0; | |
1688 | } | |
1689 | ||
51f65ebc BS |
1690 | static void ipath_ht_free_irq(struct ipath_devdata *dd) |
1691 | { | |
1692 | free_irq(dd->ipath_irq, dd); | |
1693 | ht_destroy_irq(dd->ipath_irq); | |
1694 | dd->ipath_irq = 0; | |
1695 | dd->ipath_intconfig = 0; | |
1696 | } | |
1697 | ||
c4bce803 DO |
1698 | static struct ipath_message_header * |
1699 | ipath_ht_get_msgheader(struct ipath_devdata *dd, __le32 *rhf_addr) | |
1700 | { | |
1701 | return (struct ipath_message_header *) | |
1702 | &rhf_addr[sizeof(u64) / sizeof(u32)]; | |
1703 | } | |
1704 | ||
60948a41 RC |
1705 | static void ipath_ht_config_ports(struct ipath_devdata *dd, ushort cfgports) |
1706 | { | |
1707 | dd->ipath_portcnt = | |
1708 | ipath_read_kreg32(dd, dd->ipath_kregs->kr_portcnt); | |
1709 | dd->ipath_p0_rcvegrcnt = | |
1710 | ipath_read_kreg32(dd, dd->ipath_kregs->kr_rcvegrcnt); | |
1711 | } | |
1712 | ||
3029fcc3 RC |
1713 | static void ipath_ht_read_counters(struct ipath_devdata *dd, |
1714 | struct infinipath_counters *cntrs) | |
1715 | { | |
1716 | cntrs->LBIntCnt = | |
1717 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(LBIntCnt)); | |
1718 | cntrs->LBFlowStallCnt = | |
1719 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(LBFlowStallCnt)); | |
1720 | cntrs->TxSDmaDescCnt = 0; | |
1721 | cntrs->TxUnsupVLErrCnt = | |
1722 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(TxUnsupVLErrCnt)); | |
1723 | cntrs->TxDataPktCnt = | |
1724 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(TxDataPktCnt)); | |
1725 | cntrs->TxFlowPktCnt = | |
1726 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(TxFlowPktCnt)); | |
1727 | cntrs->TxDwordCnt = | |
1728 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(TxDwordCnt)); | |
1729 | cntrs->TxLenErrCnt = | |
1730 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(TxLenErrCnt)); | |
1731 | cntrs->TxMaxMinLenErrCnt = | |
1732 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(TxMaxMinLenErrCnt)); | |
1733 | cntrs->TxUnderrunCnt = | |
1734 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(TxUnderrunCnt)); | |
1735 | cntrs->TxFlowStallCnt = | |
1736 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(TxFlowStallCnt)); | |
1737 | cntrs->TxDroppedPktCnt = | |
1738 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(TxDroppedPktCnt)); | |
1739 | cntrs->RxDroppedPktCnt = | |
1740 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(RxDroppedPktCnt)); | |
1741 | cntrs->RxDataPktCnt = | |
1742 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(RxDataPktCnt)); | |
1743 | cntrs->RxFlowPktCnt = | |
1744 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(RxFlowPktCnt)); | |
1745 | cntrs->RxDwordCnt = | |
1746 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(RxDwordCnt)); | |
1747 | cntrs->RxLenErrCnt = | |
1748 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(RxLenErrCnt)); | |
1749 | cntrs->RxMaxMinLenErrCnt = | |
1750 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(RxMaxMinLenErrCnt)); | |
1751 | cntrs->RxICRCErrCnt = | |
1752 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(RxICRCErrCnt)); | |
1753 | cntrs->RxVCRCErrCnt = | |
1754 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(RxVCRCErrCnt)); | |
1755 | cntrs->RxFlowCtrlErrCnt = | |
1756 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(RxFlowCtrlErrCnt)); | |
1757 | cntrs->RxBadFormatCnt = | |
1758 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(RxBadFormatCnt)); | |
1759 | cntrs->RxLinkProblemCnt = | |
1760 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(RxLinkProblemCnt)); | |
1761 | cntrs->RxEBPCnt = | |
1762 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(RxEBPCnt)); | |
1763 | cntrs->RxLPCRCErrCnt = | |
1764 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(RxLPCRCErrCnt)); | |
1765 | cntrs->RxBufOvflCnt = | |
1766 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(RxBufOvflCnt)); | |
1767 | cntrs->RxTIDFullErrCnt = | |
1768 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(RxTIDFullErrCnt)); | |
1769 | cntrs->RxTIDValidErrCnt = | |
1770 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(RxTIDValidErrCnt)); | |
1771 | cntrs->RxPKeyMismatchCnt = | |
1772 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(RxPKeyMismatchCnt)); | |
1773 | cntrs->RxP0HdrEgrOvflCnt = | |
1774 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(RxP0HdrEgrOvflCnt)); | |
1775 | cntrs->RxP1HdrEgrOvflCnt = | |
1776 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(RxP1HdrEgrOvflCnt)); | |
1777 | cntrs->RxP2HdrEgrOvflCnt = | |
1778 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(RxP2HdrEgrOvflCnt)); | |
1779 | cntrs->RxP3HdrEgrOvflCnt = | |
1780 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(RxP3HdrEgrOvflCnt)); | |
1781 | cntrs->RxP4HdrEgrOvflCnt = | |
1782 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(RxP4HdrEgrOvflCnt)); | |
1783 | cntrs->RxP5HdrEgrOvflCnt = | |
1784 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(RxP5HdrEgrOvflCnt)); | |
1785 | cntrs->RxP6HdrEgrOvflCnt = | |
1786 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(RxP6HdrEgrOvflCnt)); | |
1787 | cntrs->RxP7HdrEgrOvflCnt = | |
1788 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(RxP7HdrEgrOvflCnt)); | |
1789 | cntrs->RxP8HdrEgrOvflCnt = | |
1790 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(RxP8HdrEgrOvflCnt)); | |
1791 | cntrs->RxP9HdrEgrOvflCnt = 0; | |
1792 | cntrs->RxP10HdrEgrOvflCnt = 0; | |
1793 | cntrs->RxP11HdrEgrOvflCnt = 0; | |
1794 | cntrs->RxP12HdrEgrOvflCnt = 0; | |
1795 | cntrs->RxP13HdrEgrOvflCnt = 0; | |
1796 | cntrs->RxP14HdrEgrOvflCnt = 0; | |
1797 | cntrs->RxP15HdrEgrOvflCnt = 0; | |
1798 | cntrs->RxP16HdrEgrOvflCnt = 0; | |
1799 | cntrs->IBStatusChangeCnt = | |
1800 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(IBStatusChangeCnt)); | |
1801 | cntrs->IBLinkErrRecoveryCnt = | |
1802 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(IBLinkErrRecoveryCnt)); | |
1803 | cntrs->IBLinkDownedCnt = | |
1804 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(IBLinkDownedCnt)); | |
1805 | cntrs->IBSymbolErrCnt = | |
1806 | ipath_snap_cntr(dd, IPATH_CREG_OFFSET(IBSymbolErrCnt)); | |
1807 | cntrs->RxVL15DroppedPktCnt = 0; | |
1808 | cntrs->RxOtherLocalPhyErrCnt = 0; | |
1809 | cntrs->PcieRetryBufDiagQwordCnt = 0; | |
1810 | cntrs->ExcessBufferOvflCnt = dd->ipath_overrun_thresh_errs; | |
1811 | cntrs->LocalLinkIntegrityErrCnt = | |
1812 | (dd->ipath_flags & IPATH_GPIO_ERRINTRS) ? | |
1813 | dd->ipath_lli_errs : dd->ipath_lli_errors; | |
1814 | cntrs->RxVlErrCnt = 0; | |
1815 | cntrs->RxDlidFltrCnt = 0; | |
1816 | } | |
1817 | ||
c4bce803 DO |
1818 | |
1819 | /* no interrupt fallback for these chips */ | |
1820 | static int ipath_ht_nointr_fallback(struct ipath_devdata *dd) | |
1821 | { | |
1822 | return 0; | |
1823 | } | |
1824 | ||
1825 | ||
1826 | /* | |
1827 | * reset the XGXS (between serdes and IBC). Slightly less intrusive | |
1828 | * than resetting the IBC or external link state, and useful in some | |
1829 | * cases to cause some retraining. To do this right, we reset IBC | |
1830 | * as well. | |
1831 | */ | |
1832 | static void ipath_ht_xgxs_reset(struct ipath_devdata *dd) | |
1833 | { | |
1834 | u64 val, prev_val; | |
1835 | ||
1836 | prev_val = ipath_read_kreg64(dd, dd->ipath_kregs->kr_xgxsconfig); | |
1837 | val = prev_val | INFINIPATH_XGXS_RESET; | |
1838 | prev_val &= ~INFINIPATH_XGXS_RESET; /* be sure */ | |
1839 | ipath_write_kreg(dd, dd->ipath_kregs->kr_control, | |
1840 | dd->ipath_control & ~INFINIPATH_C_LINKENABLE); | |
1841 | ipath_write_kreg(dd, dd->ipath_kregs->kr_xgxsconfig, val); | |
1842 | ipath_read_kreg32(dd, dd->ipath_kregs->kr_scratch); | |
1843 | ipath_write_kreg(dd, dd->ipath_kregs->kr_xgxsconfig, prev_val); | |
1844 | ipath_write_kreg(dd, dd->ipath_kregs->kr_control, | |
1845 | dd->ipath_control); | |
1846 | } | |
1847 | ||
1848 | ||
1849 | static int ipath_ht_get_ib_cfg(struct ipath_devdata *dd, int which) | |
1850 | { | |
1851 | int ret; | |
1852 | ||
1853 | switch (which) { | |
1854 | case IPATH_IB_CFG_LWID: | |
1855 | ret = dd->ipath_link_width_active; | |
1856 | break; | |
1857 | case IPATH_IB_CFG_SPD: | |
1858 | ret = dd->ipath_link_speed_active; | |
1859 | break; | |
1860 | case IPATH_IB_CFG_LWID_ENB: | |
1861 | ret = dd->ipath_link_width_enabled; | |
1862 | break; | |
1863 | case IPATH_IB_CFG_SPD_ENB: | |
1864 | ret = dd->ipath_link_speed_enabled; | |
1865 | break; | |
1866 | default: | |
1867 | ret = -ENOTSUPP; | |
1868 | break; | |
1869 | } | |
1870 | return ret; | |
1871 | } | |
1872 | ||
1873 | ||
1874 | /* we assume range checking is already done, if needed */ | |
1875 | static int ipath_ht_set_ib_cfg(struct ipath_devdata *dd, int which, u32 val) | |
1876 | { | |
1877 | int ret = 0; | |
1878 | ||
1879 | if (which == IPATH_IB_CFG_LWID_ENB) | |
1880 | dd->ipath_link_width_enabled = val; | |
1881 | else if (which == IPATH_IB_CFG_SPD_ENB) | |
1882 | dd->ipath_link_speed_enabled = val; | |
1883 | else | |
1884 | ret = -ENOTSUPP; | |
1885 | return ret; | |
1886 | } | |
1887 | ||
1888 | ||
1889 | static void ipath_ht_config_jint(struct ipath_devdata *dd, u16 a, u16 b) | |
1890 | { | |
1891 | } | |
1892 | ||
1893 | ||
1894 | static int ipath_ht_ib_updown(struct ipath_devdata *dd, int ibup, u64 ibcs) | |
1895 | { | |
1896 | ipath_setup_ht_setextled(dd, ipath_ib_linkstate(dd, ibcs), | |
1897 | ipath_ib_linktrstate(dd, ibcs)); | |
1898 | return 0; | |
1899 | } | |
1900 | ||
1901 | ||
cc533a57 | 1902 | /** |
525d0ca1 | 1903 | * ipath_init_iba6110_funcs - set up the chip-specific function pointers |
cc533a57 BS |
1904 | * @dd: the infinipath device |
1905 | * | |
1906 | * This is global, and is called directly at init to set up the | |
1907 | * chip-specific function pointers for later use. | |
1908 | */ | |
525d0ca1 | 1909 | void ipath_init_iba6110_funcs(struct ipath_devdata *dd) |
cc533a57 BS |
1910 | { |
1911 | dd->ipath_f_intrsetup = ipath_ht_intconfig; | |
1912 | dd->ipath_f_bus = ipath_setup_ht_config; | |
1913 | dd->ipath_f_reset = ipath_setup_ht_reset; | |
1914 | dd->ipath_f_get_boardname = ipath_ht_boardname; | |
1915 | dd->ipath_f_init_hwerrors = ipath_ht_init_hwerrors; | |
cc533a57 BS |
1916 | dd->ipath_f_early_init = ipath_ht_early_init; |
1917 | dd->ipath_f_handle_hwerrors = ipath_ht_handle_hwerrors; | |
1918 | dd->ipath_f_quiet_serdes = ipath_ht_quiet_serdes; | |
1919 | dd->ipath_f_bringup_serdes = ipath_ht_bringup_serdes; | |
1920 | dd->ipath_f_clear_tids = ipath_ht_clear_tids; | |
1921 | dd->ipath_f_put_tid = ipath_ht_put_tid; | |
1922 | dd->ipath_f_cleanup = ipath_setup_ht_cleanup; | |
1923 | dd->ipath_f_setextled = ipath_setup_ht_setextled; | |
1924 | dd->ipath_f_get_base_info = ipath_ht_get_base_info; | |
51f65ebc | 1925 | dd->ipath_f_free_irq = ipath_ht_free_irq; |
c4bce803 DO |
1926 | dd->ipath_f_tidtemplate = ipath_ht_tidtemplate; |
1927 | dd->ipath_f_intr_fallback = ipath_ht_nointr_fallback; | |
1928 | dd->ipath_f_get_msgheader = ipath_ht_get_msgheader; | |
60948a41 | 1929 | dd->ipath_f_config_ports = ipath_ht_config_ports; |
3029fcc3 | 1930 | dd->ipath_f_read_counters = ipath_ht_read_counters; |
c4bce803 DO |
1931 | dd->ipath_f_xgxs_reset = ipath_ht_xgxs_reset; |
1932 | dd->ipath_f_get_ib_cfg = ipath_ht_get_ib_cfg; | |
1933 | dd->ipath_f_set_ib_cfg = ipath_ht_set_ib_cfg; | |
1934 | dd->ipath_f_config_jint = ipath_ht_config_jint; | |
1935 | dd->ipath_f_ib_updown = ipath_ht_ib_updown; | |
cc533a57 BS |
1936 | |
1937 | /* | |
1938 | * initialize chip-specific variables | |
1939 | */ | |
f62fe77a | 1940 | ipath_init_ht_variables(dd); |
cc533a57 | 1941 | } |