[linux-2.6-block.git] / drivers / ide / legacy / qd65xx.c

/*
 *  Copyright (C) 1996-2001  Linus Torvalds & author (see below)
 */

/*
 *  Version 0.03	Cleaned auto-tune, added probe
 *  Version 0.04	Added second channel tuning
 *  Version 0.05	Enhanced tuning ; added qd6500 support
 *  Version 0.06	Added dos driver's list
 *  Version 0.07	Second channel bug fix 
 *
 * QDI QD6500/QD6580 EIDE controller fast support
 *
 * To activate controller support, use "ide0=qd65xx"
 * To enable tuning, use "hda=autotune hdb=autotune"
 * To enable 2nd channel tuning (qd6580 only), use "hdc=autotune hdd=autotune"
 */

/*
 * Rewritten from the work of Colten Edwards <pje120@cs.usask.ca> by
 * Samuel Thibault <samuel.thibault@fnac.net>
 */

#include <linux/module.h>
#include <linux/types.h>
#include <linux/kernel.h>
#include <linux/delay.h>
#include <linux/timer.h>
#include <linux/mm.h>
#include <linux/ioport.h>
#include <linux/blkdev.h>
#include <linux/hdreg.h>
#include <linux/ide.h>
#include <linux/init.h>
#include <asm/system.h>
#include <asm/io.h>

#define DRV_NAME "qd65xx"

#include "qd65xx.h"

/*
 * I/O ports are 0x30-0x31 (and 0x32-0x33 for qd6580)
 *            or 0xb0-0xb1 (and 0xb2-0xb3 for qd6580)
 *	-- qd6500 is a single IDE interface
 *	-- qd6580 is a dual IDE interface
 *
 * More research on qd6580 being done by willmore@cig.mot.com (David)
 * More Information given by Petr Soucek (petr@ryston.cz)
 * http://www.ryston.cz/petr/vlb
 */

/*
 * base: Timer1
 *
 *
 * base+0x01: Config (R/O)
 *
 * bit 0: ide baseport: 1 = 0x1f0 ; 0 = 0x170 (only useful for qd6500)
 * bit 1: qd65xx baseport: 1 = 0xb0 ; 0 = 0x30
 * bit 2: ID3: bus speed: 1 = <=33MHz ; 0 = >33MHz
 * bit 3: qd6500: 1 = disabled, 0 = enabled
 *        qd6580: 1
 * upper nibble:
 *        qd6500: 1100
 *        qd6580: either 1010 or 0101
 *
 *
 * base+0x02: Timer2 (qd6580 only)
 *
 *
 * base+0x03: Control (qd6580 only)
 *
 * bits 0-3 must always be set 1
 * bit 4 must be set 1, but is set 0 by dos driver while measuring vlb clock
 * bit 0 : 1 = Only primary port enabled : channel 0 for hda, channel 1 for hdb
 *         0 = Primary and Secondary ports enabled : channel 0 for hda & hdb
 *                                                   channel 1 for hdc & hdd
 * bit 1 : 1 = only disks on primary port
 *         0 = disks & ATAPI devices on primary port
 * bit 2-4 : always 0
 * bit 5 : status, but of what ?
 * bit 6 : always set 1 by dos driver
 * bit 7 : set 1 for non-ATAPI devices on primary port
 *	(maybe read-ahead and post-write buffer ?)
 */

static int timings[4]={-1,-1,-1,-1}; /* stores current timing for each timer */

/*
 * qd65xx_select:
 *
 * This routine is invoked to prepare for access to a given drive.
 */

static void qd65xx_select(ide_drive_t *drive)
{
	u8 index = ((	(QD_TIMREG(drive)) & 0x80 ) >> 7) |
			(QD_TIMREG(drive) & 0x02);

	if (timings[index] != QD_TIMING(drive))
		outb(timings[index] = QD_TIMING(drive), QD_TIMREG(drive));
}

/*
 * qd6500_compute_timing
 *
 * computes the timing value where
 *	lower nibble represents active time,   in count of VLB clocks
 *	upper nibble represents recovery time, in count of VLB clocks
 */

static u8 qd6500_compute_timing (ide_hwif_t *hwif, int active_time, int recovery_time)
{
	int clk = ide_vlb_clk ? ide_vlb_clk : system_bus_clock();
	u8 act_cyc, rec_cyc;

	if (clk <= 33) {
		act_cyc =  9 - IDE_IN(active_time   * clk / 1000 + 1, 2,  9);
		rec_cyc = 15 - IDE_IN(recovery_time * clk / 1000 + 1, 0, 15);
	} else {
		act_cyc =  8 - IDE_IN(active_time   * clk / 1000 + 1, 1,  8);
		rec_cyc = 18 - IDE_IN(recovery_time * clk / 1000 + 1, 3, 18);
	}

	return (rec_cyc << 4) | 0x08 | act_cyc;
}

/*
 * qd6580_compute_timing
 *
 * idem for qd6580
 */

static u8 qd6580_compute_timing (int active_time, int recovery_time)
{
	int clk = ide_vlb_clk ? ide_vlb_clk : system_bus_clock();
	u8 act_cyc, rec_cyc;

	act_cyc = 17 - IDE_IN(active_time   * clk / 1000 + 1, 2, 17);
	rec_cyc = 15 - IDE_IN(recovery_time * clk / 1000 + 1, 2, 15);

	return (rec_cyc << 4) | act_cyc;
}

/*
 * qd_find_disk_type
 *
 * tries to find timing from dos driver's table
 */

static int qd_find_disk_type (ide_drive_t *drive,
		int *active_time, int *recovery_time)
{
	struct qd65xx_timing_s *p;
	char model[40];

	if (!*drive->id->model) return 0;

	strncpy(model,drive->id->model,40);
	ide_fixstring(model,40,1); /* byte-swap */

	for (p = qd65xx_timing ; p->offset != -1 ; p++) {
		if (!strncmp(p->model, model+p->offset, 4)) {
			printk(KERN_DEBUG "%s: listed !\n", drive->name);
			*active_time = p->active;
			*recovery_time = p->recovery;
			return 1;
		}
	}
	return 0;
}

/*
 * qd_set_timing:
 *
 * records the timing
 */

static void qd_set_timing (ide_drive_t *drive, u8 timing)
{
	drive->drive_data &= 0xff00;
	drive->drive_data |= timing;

	printk(KERN_DEBUG "%s: %#x\n", drive->name, timing);
}

static void qd6500_set_pio_mode(ide_drive_t *drive, const u8 pio)
{
	int active_time   = 175;
	int recovery_time = 415; /* worst case values from the dos driver */

	/*
	 * FIXME: use "pio" value
	 */
	if (drive->id && !qd_find_disk_type(drive, &active_time, &recovery_time)
		&& drive->id->tPIO && (drive->id->field_valid & 0x02)
		&& drive->id->eide_pio >= 240) {

		printk(KERN_INFO "%s: PIO mode%d\n", drive->name,
				drive->id->tPIO);
		active_time = 110;
		recovery_time = drive->id->eide_pio - 120;
	}

	qd_set_timing(drive, qd6500_compute_timing(HWIF(drive), active_time, recovery_time));
}

static void qd6580_set_pio_mode(ide_drive_t *drive, const u8 pio)
{
	ide_hwif_t *hwif = drive->hwif;
	unsigned int cycle_time;
	int active_time   = 175;
	int recovery_time = 415; /* worst case values from the dos driver */
	u8 base = (hwif->config_data & 0xff00) >> 8;

	if (drive->id && !qd_find_disk_type(drive, &active_time, &recovery_time)) {
		cycle_time = ide_pio_cycle_time(drive, pio);

		switch (pio) {
			case 0: break;
			case 3:
				if (cycle_time >= 110) {
					active_time = 86;
					recovery_time = cycle_time - 102;
				} else
					printk(KERN_WARNING "%s: Strange recovery time !\n",drive->name);
				break;
			case 4:
				if (cycle_time >= 69) {
					active_time = 70;
					recovery_time = cycle_time - 61;
				} else
					printk(KERN_WARNING "%s: Strange recovery time !\n",drive->name);
				break;
			default:
				if (cycle_time >= 180) {
					active_time = 110;
					recovery_time = cycle_time - 120;
				} else {
					active_time = ide_pio_timings[pio].active_time;
					recovery_time = cycle_time - active_time;
				}
		}
		printk(KERN_INFO "%s: PIO mode%d\n", drive->name,pio);
	}

	if (!HWIF(drive)->channel && drive->media != ide_disk) {
		outb(0x5f, QD_CONTROL_PORT);
		printk(KERN_WARNING "%s: ATAPI: disabled read-ahead FIFO "
			"and post-write buffer on %s.\n",
			drive->name, HWIF(drive)->name);
	}

	qd_set_timing(drive, qd6580_compute_timing(active_time, recovery_time));
}

/*
 * qd_testreg
 *
 * tests if the given port is a register
 */

static int __init qd_testreg(int port)
{
	unsigned long flags;
	u8 savereg, readreg;

	local_irq_save(flags);
	savereg = inb_p(port);
	outb_p(QD_TESTVAL, port);	/* safe value */
	readreg = inb_p(port);
	outb(savereg, port);
	local_irq_restore(flags);

	if (savereg == QD_TESTVAL) {
		printk(KERN_ERR "Outch ! the probe for qd65xx isn't reliable !\n");
		printk(KERN_ERR "Please contact maintainers to tell about your hardware\n");
		printk(KERN_ERR "Assuming qd65xx is not present.\n");
		return 1;
	}

	return (readreg != QD_TESTVAL);
}

static void __init qd6500_port_init_devs(ide_hwif_t *hwif)
{
	u8 base = (hwif->config_data & 0xff00) >> 8;
	u8 config = QD_CONFIG(hwif);

	hwif->drives[0].drive_data = QD6500_DEF_DATA;
	hwif->drives[1].drive_data = QD6500_DEF_DATA;
}

static void __init qd6580_port_init_devs(ide_hwif_t *hwif)
{
	u16 t1, t2;
	u8 base = (hwif->config_data & 0xff00) >> 8;
	u8 config = QD_CONFIG(hwif);

	if (hwif->host_flags & IDE_HFLAG_SINGLE) {
		t1 = QD6580_DEF_DATA;
		t2 = QD6580_DEF_DATA2;
	} else
		t2 = t1 = hwif->channel ? QD6580_DEF_DATA2 : QD6580_DEF_DATA;

	hwif->drives[0].drive_data = t1;
	hwif->drives[1].drive_data = t2;
}

static const struct ide_port_ops qd6500_port_ops = {
	.port_init_devs		= qd6500_port_init_devs,
	.set_pio_mode		= qd6500_set_pio_mode,
	.selectproc		= qd65xx_select,
};

static const struct ide_port_ops qd6580_port_ops = {
	.port_init_devs		= qd6580_port_init_devs,
	.set_pio_mode		= qd6580_set_pio_mode,
	.selectproc		= qd65xx_select,
};

static const struct ide_port_info qd65xx_port_info __initdata = {
	.name			= DRV_NAME,
	.chipset		= ide_qd65xx,
	.host_flags		= IDE_HFLAG_IO_32BIT |
				  IDE_HFLAG_NO_DMA |
				  IDE_HFLAG_NO_AUTOTUNE,
	.pio_mask		= ATA_PIO4,
};

/*
 * qd_probe:
 *
 * looks at the specified baseport, and if qd found, registers & initialises it
 * return 1 if another qd may be probed
 */

static int __init qd_probe(int base)
{
	int rc;
	u8 config, unit, control;
	struct ide_port_info d = qd65xx_port_info;

	config = inb(QD_CONFIG_PORT);

	if (! ((config & QD_CONFIG_BASEPORT) >> 1 == (base == 0xb0)) )
		return -ENODEV;

	unit = ! (config & QD_CONFIG_IDE_BASEPORT);

	if (unit)
		d.host_flags |= IDE_HFLAG_QD_2ND_PORT;

	switch (config & 0xf0) {
	case QD_CONFIG_QD6500:
		if (qd_testreg(base))
			 return -ENODEV;	/* bad register */

		if (config & QD_CONFIG_DISABLED) {
			printk(KERN_WARNING "qd6500 is disabled !\n");
			return -ENODEV;
		}

		printk(KERN_NOTICE "qd6500 at %#x\n", base);
		printk(KERN_DEBUG "qd6500: config=%#x, ID3=%u\n",
			config, QD_ID3);

		d.port_ops = &qd6500_port_ops;
		d.host_flags |= IDE_HFLAG_SINGLE;
		break;
	case QD_CONFIG_QD6580_A:
	case QD_CONFIG_QD6580_B:
		if (qd_testreg(base) || qd_testreg(base + 0x02))
			return -ENODEV;	/* bad registers */

		control = inb(QD_CONTROL_PORT);

		printk(KERN_NOTICE "qd6580 at %#x\n", base);
		printk(KERN_DEBUG "qd6580: config=%#x, control=%#x, ID3=%u\n",
			config, control, QD_ID3);

		outb(QD_DEF_CONTR, QD_CONTROL_PORT);

		d.port_ops = &qd6580_port_ops;
		if (control & QD_CONTR_SEC_DISABLED)
			d.host_flags |= IDE_HFLAG_SINGLE;

		printk(KERN_INFO "qd6580: %s IDE board\n",
			(control & QD_CONTR_SEC_DISABLED) ? "single" : "dual");
		break;
	default:
		return -ENODEV;
	}

	rc = ide_legacy_device_add(&d, (base << 8) | config);

	if (d.host_flags & IDE_HFLAG_SINGLE)
		return (rc == 0) ? 1 : rc;

	return rc;
}

static int probe_qd65xx;

module_param_named(probe, probe_qd65xx, bool, 0);
MODULE_PARM_DESC(probe, "probe for QD65xx chipsets");

static int __init qd65xx_init(void)
{
	int rc1, rc2 = -ENODEV;

	if (probe_qd65xx == 0)
		return -ENODEV;

	rc1 = qd_probe(0x30);
	if (rc1)
		rc2 = qd_probe(0xb0);

	if (rc1 < 0 && rc2 < 0)
		return -ENODEV;

	return 0;
}

module_init(qd65xx_init);

MODULE_AUTHOR("Samuel Thibault");
MODULE_DESCRIPTION("support of qd65xx vlb ide chipset");
MODULE_LICENSE("GPL");
Commit	Line	Data
1da177e4	1	/*
1da177e4 LT	2	* Copyright (C) 1996-2001 Linus Torvalds & author (see below)
	3	*/
	4
	5	/*
	6	* Version 0.03 Cleaned auto-tune, added probe
	7	* Version 0.04 Added second channel tuning
	8	* Version 0.05 Enhanced tuning ; added qd6500 support
	9	* Version 0.06 Added dos driver's list
	10	* Version 0.07 Second channel bug fix
	11	*
	12	* QDI QD6500/QD6580 EIDE controller fast support
	13	*
1da177e4	14	* To activate controller support, use "ide0=qd65xx"
b6209a90 BZ	15	* To enable tuning, use "hda=autotune hdb=autotune"
b6209a90 BZ	16	* To enable 2nd channel tuning (qd6580 only), use "hdc=autotune hdd=autotune"
1da177e4 LT	17	*/
	18
	19	/*
	20	* Rewritten from the work of Colten Edwards <pje120@cs.usask.ca> by
	21	* Samuel Thibault <samuel.thibault@fnac.net>
	22	*/
	23
1da177e4	24	#include <linux/module.h>
1da177e4 LT	25	#include <linux/types.h>
	26	#include <linux/kernel.h>
	27	#include <linux/delay.h>
	28	#include <linux/timer.h>
	29	#include <linux/mm.h>
	30	#include <linux/ioport.h>
	31	#include <linux/blkdev.h>
	32	#include <linux/hdreg.h>
	33	#include <linux/ide.h>
	34	#include <linux/init.h>
	35	#include <asm/system.h>
	36	#include <asm/io.h>
	37
d92f1a28 BZ	38	#define DRV_NAME "qd65xx"
d92f1a28 BZ	39
1da177e4 LT	40	#include "qd65xx.h"
	41
	42	/*
	43	* I/O ports are 0x30-0x31 (and 0x32-0x33 for qd6580)
	44	* or 0xb0-0xb1 (and 0xb2-0xb3 for qd6580)
	45	* -- qd6500 is a single IDE interface
	46	* -- qd6580 is a dual IDE interface
	47	*
	48	* More research on qd6580 being done by willmore@cig.mot.com (David)
	49	* More Information given by Petr Soucek (petr@ryston.cz)
	50	* http://www.ryston.cz/petr/vlb
	51	*/
	52
	53	/*
	54	* base: Timer1
	55	*
	56	*
	57	* base+0x01: Config (R/O)
	58	*
	59	* bit 0: ide baseport: 1 = 0x1f0 ; 0 = 0x170 (only useful for qd6500)
	60	* bit 1: qd65xx baseport: 1 = 0xb0 ; 0 = 0x30
	61	* bit 2: ID3: bus speed: 1 = <=33MHz ; 0 = >33MHz
	62	* bit 3: qd6500: 1 = disabled, 0 = enabled
	63	* qd6580: 1
	64	* upper nibble:
	65	* qd6500: 1100
	66	* qd6580: either 1010 or 0101
	67	*
	68	*
	69	* base+0x02: Timer2 (qd6580 only)
	70	*
	71	*
	72	* base+0x03: Control (qd6580 only)
	73	*
	74	* bits 0-3 must always be set 1
	75	* bit 4 must be set 1, but is set 0 by dos driver while measuring vlb clock
	76	* bit 0 : 1 = Only primary port enabled : channel 0 for hda, channel 1 for hdb
	77	* 0 = Primary and Secondary ports enabled : channel 0 for hda & hdb
	78	* channel 1 for hdc & hdd
	79	* bit 1 : 1 = only disks on primary port
	80	* 0 = disks & ATAPI devices on primary port
	81	* bit 2-4 : always 0
	82	* bit 5 : status, but of what ?
	83	* bit 6 : always set 1 by dos driver
	84	* bit 7 : set 1 for non-ATAPI devices on primary port
	85	* (maybe read-ahead and post-write buffer ?)
	86	*/
	87
	88	static int timings[4]={-1,-1,-1,-1}; /* stores current timing for each timer */
	89
1da177e4	90	/*
d07616f1	91	* qd65xx_select:
1da177e4	92	*
d07616f1	93	* This routine is invoked to prepare for access to a given drive.
1da177e4 LT	94	*/
1da177e4 LT	95
d07616f1	96	static void qd65xx_select(ide_drive_t *drive)
1da177e4 LT	97	{
	98	u8 index = (( (QD_TIMREG(drive)) & 0x80 ) >> 7) \|
	99	(QD_TIMREG(drive) & 0x02);
	100
	101	if (timings[index] != QD_TIMING(drive))
c196567a	102	outb(timings[index] = QD_TIMING(drive), QD_TIMREG(drive));
1da177e4 LT	103	}
	104
	105	/*
	106	* qd6500_compute_timing
	107	*
	108	* computes the timing value where
	109	* lower nibble represents active time, in count of VLB clocks
	110	* upper nibble represents recovery time, in count of VLB clocks
	111	*/
	112
	113	static u8 qd6500_compute_timing (ide_hwif_t *hwif, int active_time, int recovery_time)
	114	{
ebae41a5 BZ	115	int clk = ide_vlb_clk ? ide_vlb_clk : system_bus_clock();
ebae41a5 BZ	116	u8 act_cyc, rec_cyc;
1da177e4	117
ebae41a5 BZ	118	if (clk <= 33) {
	119	act_cyc = 9 - IDE_IN(active_time * clk / 1000 + 1, 2, 9);
	120	rec_cyc = 15 - IDE_IN(recovery_time * clk / 1000 + 1, 0, 15);
1da177e4	121	} else {
ebae41a5 BZ	122	act_cyc = 8 - IDE_IN(active_time * clk / 1000 + 1, 1, 8);
ebae41a5 BZ	123	rec_cyc = 18 - IDE_IN(recovery_time * clk / 1000 + 1, 3, 18);
1da177e4 LT	124	}
1da177e4 LT	125
ebae41a5	126	return (rec_cyc << 4) \| 0x08 \| act_cyc;
1da177e4 LT	127	}
	128
	129	/*
	130	* qd6580_compute_timing
	131	*
	132	* idem for qd6580
	133	*/
	134
	135	static u8 qd6580_compute_timing (int active_time, int recovery_time)
	136	{
ebae41a5 BZ	137	int clk = ide_vlb_clk ? ide_vlb_clk : system_bus_clock();
ebae41a5 BZ	138	u8 act_cyc, rec_cyc;
1da177e4	139
ebae41a5 BZ	140	act_cyc = 17 - IDE_IN(active_time * clk / 1000 + 1, 2, 17);
	141	rec_cyc = 15 - IDE_IN(recovery_time * clk / 1000 + 1, 2, 15);
	142
	143	return (rec_cyc << 4) \| act_cyc;
1da177e4 LT	144	}
	145
	146	/*
	147	* qd_find_disk_type
	148	*
	149	* tries to find timing from dos driver's table
	150	*/
	151
	152	static int qd_find_disk_type (ide_drive_t *drive,
	153	int active_time, int recovery_time)
	154	{
	155	struct qd65xx_timing_s *p;
	156	char model[40];
	157
	158	if (!*drive->id->model) return 0;
	159
	160	strncpy(model,drive->id->model,40);
	161	ide_fixstring(model,40,1); /* byte-swap */
	162
	163	for (p = qd65xx_timing ; p->offset != -1 ; p++) {
	164	if (!strncmp(p->model, model+p->offset, 4)) {
	165	printk(KERN_DEBUG "%s: listed !\n", drive->name);
	166	*active_time = p->active;
	167	*recovery_time = p->recovery;
	168	return 1;
	169	}
	170	}
	171	return 0;
	172	}
	173
1da177e4 LT	174	/*
	175	* qd_set_timing:
	176	*
d07616f1	177	* records the timing
1da177e4 LT	178	*/
	179
	180	static void qd_set_timing (ide_drive_t *drive, u8 timing)
	181	{
1da177e4 LT	182	drive->drive_data &= 0xff00;
1da177e4 LT	183	drive->drive_data \|= timing;
1da177e4 LT	184
	185	printk(KERN_DEBUG "%s: %#x\n", drive->name, timing);
	186	}
	187
26bcb879	188	static void qd6500_set_pio_mode(ide_drive_t *drive, const u8 pio)
1da177e4 LT	189	{
	190	int active_time = 175;
	191	int recovery_time = 415; /* worst case values from the dos driver */
	192
26bcb879 BZ	193	/*
	194	* FIXME: use "pio" value
	195	*/
1da177e4 LT	196	if (drive->id && !qd_find_disk_type(drive, &active_time, &recovery_time)
	197	&& drive->id->tPIO && (drive->id->field_valid & 0x02)
	198	&& drive->id->eide_pio >= 240) {
	199
	200	printk(KERN_INFO "%s: PIO mode%d\n", drive->name,
	201	drive->id->tPIO);
	202	active_time = 110;
	203	recovery_time = drive->id->eide_pio - 120;
	204	}
	205
	206	qd_set_timing(drive, qd6500_compute_timing(HWIF(drive), active_time, recovery_time));
	207	}
	208
26bcb879	209	static void qd6580_set_pio_mode(ide_drive_t *drive, const u8 pio)
1da177e4	210	{
79472b6e	211	ide_hwif_t *hwif = drive->hwif;
7dd00083	212	unsigned int cycle_time;
1da177e4 LT	213	int active_time = 175;
1da177e4 LT	214	int recovery_time = 415; /* worst case values from the dos driver */
79472b6e	215	u8 base = (hwif->config_data & 0xff00) >> 8;
1da177e4 LT	216
1da177e4 LT	217	if (drive->id && !qd_find_disk_type(drive, &active_time, &recovery_time)) {
7dd00083	218	cycle_time = ide_pio_cycle_time(drive, pio);
1da177e4 LT	219
	220	switch (pio) {
	221	case 0: break;
	222	case 3:
7dd00083	223	if (cycle_time >= 110) {
1da177e4	224	active_time = 86;
7dd00083	225	recovery_time = cycle_time - 102;
1da177e4 LT	226	} else
	227	printk(KERN_WARNING "%s: Strange recovery time !\n",drive->name);
	228	break;
	229	case 4:
7dd00083	230	if (cycle_time >= 69) {
1da177e4	231	active_time = 70;
7dd00083	232	recovery_time = cycle_time - 61;
1da177e4 LT	233	} else
	234	printk(KERN_WARNING "%s: Strange recovery time !\n",drive->name);
	235	break;
	236	default:
7dd00083	237	if (cycle_time >= 180) {
1da177e4	238	active_time = 110;
7dd00083	239	recovery_time = cycle_time - 120;
1da177e4 LT	240	} else {
1da177e4 LT	241	active_time = ide_pio_timings[pio].active_time;
7dd00083	242	recovery_time = cycle_time - active_time;
1da177e4 LT	243	}
	244	}
	245	printk(KERN_INFO "%s: PIO mode%d\n", drive->name,pio);
	246	}
	247
	248	if (!HWIF(drive)->channel && drive->media != ide_disk) {
c196567a	249	outb(0x5f, QD_CONTROL_PORT);
1da177e4 LT	250	printk(KERN_WARNING "%s: ATAPI: disabled read-ahead FIFO "
	251	"and post-write buffer on %s.\n",
	252	drive->name, HWIF(drive)->name);
	253	}
	254
	255	qd_set_timing(drive, qd6580_compute_timing(active_time, recovery_time));
	256	}
	257
	258	/*
	259	* qd_testreg
	260	*
	261	* tests if the given port is a register
	262	*/
	263
	264	static int __init qd_testreg(int port)
	265	{
1da177e4	266	unsigned long flags;
f949820d	267	u8 savereg, readreg;
1da177e4	268
c196567a	269	local_irq_save(flags);
1da177e4 LT	270	savereg = inb_p(port);
	271	outb_p(QD_TESTVAL, port); /* safe value */
	272	readreg = inb_p(port);
	273	outb(savereg, port);
c196567a	274	local_irq_restore(flags);
1da177e4 LT	275
	276	if (savereg == QD_TESTVAL) {
	277	printk(KERN_ERR "Outch ! the probe for qd65xx isn't reliable !\n");
	278	printk(KERN_ERR "Please contact maintainers to tell about your hardware\n");
	279	printk(KERN_ERR "Assuming qd65xx is not present.\n");
	280	return 1;
	281	}
	282
	283	return (readreg != QD_TESTVAL);
	284	}
	285
1f2cf8b0 BZ	286	static void __init qd6500_port_init_devs(ide_hwif_t *hwif)
1f2cf8b0 BZ	287	{
79472b6e BZ	288	u8 base = (hwif->config_data & 0xff00) >> 8;
79472b6e BZ	289	u8 config = QD_CONFIG(hwif);
1f2cf8b0 BZ	290
	291	hwif->drives[0].drive_data = QD6500_DEF_DATA;
	292	hwif->drives[1].drive_data = QD6500_DEF_DATA;
	293	}
	294
	295	static void __init qd6580_port_init_devs(ide_hwif_t *hwif)
	296	{
	297	u16 t1, t2;
79472b6e BZ	298	u8 base = (hwif->config_data & 0xff00) >> 8;
79472b6e BZ	299	u8 config = QD_CONFIG(hwif);
1f2cf8b0	300
79472b6e	301	if (hwif->host_flags & IDE_HFLAG_SINGLE) {
1f2cf8b0 BZ	302	t1 = QD6580_DEF_DATA;
	303	t2 = QD6580_DEF_DATA2;
	304	} else
	305	t2 = t1 = hwif->channel ? QD6580_DEF_DATA2 : QD6580_DEF_DATA;
	306
	307	hwif->drives[0].drive_data = t1;
	308	hwif->drives[1].drive_data = t2;
1da177e4 LT	309	}
1da177e4 LT	310
ac95beed BZ	311	static const struct ide_port_ops qd6500_port_ops = {
	312	.port_init_devs = qd6500_port_init_devs,
	313	.set_pio_mode = qd6500_set_pio_mode,
	314	.selectproc = qd65xx_select,
	315	};
	316
	317	static const struct ide_port_ops qd6580_port_ops = {
	318	.port_init_devs = qd6580_port_init_devs,
	319	.set_pio_mode = qd6580_set_pio_mode,
	320	.selectproc = qd65xx_select,
	321	};
	322
c413b9b9	323	static const struct ide_port_info qd65xx_port_info __initdata = {
d92f1a28	324	.name = DRV_NAME,
c413b9b9 BZ	325	.chipset = ide_qd65xx,
	326	.host_flags = IDE_HFLAG_IO_32BIT \|
	327	IDE_HFLAG_NO_DMA \|
	328	IDE_HFLAG_NO_AUTOTUNE,
	329	.pio_mask = ATA_PIO4,
	330	};
	331
1da177e4 LT	332	/*
	333	* qd_probe:
	334	*
	335	* looks at the specified baseport, and if qd found, registers & initialises it
	336	* return 1 if another qd may be probed
	337	*/
	338
	339	static int __init qd_probe(int base)
	340	{
0bfeee7d	341	int rc;
7a2199f3	342	u8 config, unit, control;
e277f91f	343	struct ide_port_info d = qd65xx_port_info;
1da177e4	344
c196567a	345	config = inb(QD_CONFIG_PORT);
1da177e4 LT	346
1da177e4 LT	347	if (! ((config & QD_CONFIG_BASEPORT) >> 1 == (base == 0xb0)) )
7daf66dd	348	return -ENODEV;
1da177e4 LT	349
	350	unit = ! (config & QD_CONFIG_IDE_BASEPORT);
	351
e277f91f BZ	352	if (unit)
	353	d.host_flags \|= IDE_HFLAG_QD_2ND_PORT;
	354
7a2199f3 BZ	355	switch (config & 0xf0) {
7a2199f3 BZ	356	case QD_CONFIG_QD6500:
7daf66dd BZ	357	if (qd_testreg(base))
7daf66dd BZ	358	return -ENODEV; /* bad register */
1da177e4	359
1da177e4 LT	360	if (config & QD_CONFIG_DISABLED) {
1da177e4 LT	361	printk(KERN_WARNING "qd6500 is disabled !\n");
7daf66dd	362	return -ENODEV;
1da177e4 LT	363	}
1da177e4 LT	364
e277f91f BZ	365	printk(KERN_NOTICE "qd6500 at %#x\n", base);
	366	printk(KERN_DEBUG "qd6500: config=%#x, ID3=%u\n",
	367	config, QD_ID3);
	368
ac95beed	369	d.port_ops = &qd6500_port_ops;
79472b6e	370	d.host_flags \|= IDE_HFLAG_SINGLE;
7a2199f3 BZ	371	break;
	372	case QD_CONFIG_QD6580_A:
	373	case QD_CONFIG_QD6580_B:
7daf66dd BZ	374	if (qd_testreg(base) \|\| qd_testreg(base + 0x02))
7daf66dd BZ	375	return -ENODEV; /* bad registers */
1da177e4	376
c196567a	377	control = inb(QD_CONTROL_PORT);
1da177e4 LT	378
	379	printk(KERN_NOTICE "qd6580 at %#x\n", base);
	380	printk(KERN_DEBUG "qd6580: config=%#x, control=%#x, ID3=%u\n",
	381	config, control, QD_ID3);
	382
788d6697 BZ	383	outb(QD_DEF_CONTR, QD_CONTROL_PORT);
788d6697 BZ	384
ac95beed	385	d.port_ops = &qd6580_port_ops;
7a2199f3	386	if (control & QD_CONTR_SEC_DISABLED)
79472b6e BZ	387	d.host_flags \|= IDE_HFLAG_SINGLE;
79472b6e BZ	388
7a2199f3 BZ	389	printk(KERN_INFO "qd6580: %s IDE board\n",
	390	(control & QD_CONTR_SEC_DISABLED) ? "single" : "dual");
	391	break;
	392	default:
	393	return -ENODEV;
	394	}
26bcb879	395
7a2199f3	396	rc = ide_legacy_device_add(&d, (base << 8) \| config);
e277f91f	397
7a2199f3 BZ	398	if (d.host_flags & IDE_HFLAG_SINGLE)
7a2199f3 BZ	399	return (rc == 0) ? 1 : rc;
1da177e4	400
7a2199f3	401	return rc;
1da177e4 LT	402	}
1da177e4 LT	403
ef87f8d0	404	static int probe_qd65xx;
84913882 BZ	405
	406	module_param_named(probe, probe_qd65xx, bool, 0);
	407	MODULE_PARM_DESC(probe, "probe for QD65xx chipsets");
	408
ade2daf9	409	static int __init qd65xx_init(void)
1da177e4	410	{
7daf66dd BZ	411	int rc1, rc2 = -ENODEV;
7daf66dd BZ	412
84913882 BZ	413	if (probe_qd65xx == 0)
	414	return -ENODEV;
	415
7daf66dd BZ	416	rc1 = qd_probe(0x30);
	417	if (rc1)
	418	rc2 = qd_probe(0xb0);
	419
	420	if (rc1 < 0 && rc2 < 0)
1da177e4	421	return -ENODEV;
7daf66dd	422
1da177e4 LT	423	return 0;
	424	}
	425
1da177e4	426	module_init(qd65xx_init);
1da177e4 LT	427
	428	MODULE_AUTHOR("Samuel Thibault");
	429	MODULE_DESCRIPTION("support of qd65xx vlb ide chipset");
	430	MODULE_LICENSE("GPL");