drm/vmwgfx: Allow prime fds in the surface reference ioctls
[linux-2.6-block.git] / drivers / gpu / drm / vmwgfx / vmwgfx_surface.c
CommitLineData
543831cf
TH
1/**************************************************************************
2 *
3 * Copyright © 2009-2012 VMware, Inc., Palo Alto, CA., USA
4 * All Rights Reserved.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the
8 * "Software"), to deal in the Software without restriction, including
9 * without limitation the rights to use, copy, modify, merge, publish,
10 * distribute, sub license, and/or sell copies of the Software, and to
11 * permit persons to whom the Software is furnished to do so, subject to
12 * the following conditions:
13 *
14 * The above copyright notice and this permission notice (including the
15 * next paragraph) shall be included in all copies or substantial portions
16 * of the Software.
17 *
18 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
19 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
20 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
21 * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM,
22 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
23 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
24 * USE OR OTHER DEALINGS IN THE SOFTWARE.
25 *
26 **************************************************************************/
27
28#include "vmwgfx_drv.h"
29#include "vmwgfx_resource_priv.h"
30#include <ttm/ttm_placement.h>
7e8d9da3 31#include "svga3d_surfacedefs.h"
543831cf
TH
32
33/**
34 * struct vmw_user_surface - User-space visible surface resource
35 *
36 * @base: The TTM base object handling user-space visibility.
37 * @srf: The surface metadata.
38 * @size: TTM accounting size for the surface.
39 */
40struct vmw_user_surface {
79e5f810 41 struct ttm_prime_object prime;
543831cf
TH
42 struct vmw_surface srf;
43 uint32_t size;
543831cf
TH
44};
45
46/**
47 * struct vmw_surface_offset - Backing store mip level offset info
48 *
49 * @face: Surface face.
50 * @mip: Mip level.
51 * @bo_offset: Offset into backing store of this mip level.
52 *
53 */
54struct vmw_surface_offset {
55 uint32_t face;
56 uint32_t mip;
57 uint32_t bo_offset;
58};
59
60static void vmw_user_surface_free(struct vmw_resource *res);
61static struct vmw_resource *
62vmw_user_surface_base_to_res(struct ttm_base_object *base);
63static int vmw_legacy_srf_bind(struct vmw_resource *res,
64 struct ttm_validate_buffer *val_buf);
65static int vmw_legacy_srf_unbind(struct vmw_resource *res,
66 bool readback,
67 struct ttm_validate_buffer *val_buf);
68static int vmw_legacy_srf_create(struct vmw_resource *res);
69static int vmw_legacy_srf_destroy(struct vmw_resource *res);
a97e2192
TH
70static int vmw_gb_surface_create(struct vmw_resource *res);
71static int vmw_gb_surface_bind(struct vmw_resource *res,
72 struct ttm_validate_buffer *val_buf);
73static int vmw_gb_surface_unbind(struct vmw_resource *res,
74 bool readback,
75 struct ttm_validate_buffer *val_buf);
76static int vmw_gb_surface_destroy(struct vmw_resource *res);
77
543831cf
TH
78
79static const struct vmw_user_resource_conv user_surface_conv = {
80 .object_type = VMW_RES_SURFACE,
81 .base_obj_to_res = vmw_user_surface_base_to_res,
82 .res_free = vmw_user_surface_free
83};
84
85const struct vmw_user_resource_conv *user_surface_converter =
86 &user_surface_conv;
87
88
89static uint64_t vmw_user_surface_size;
90
91static const struct vmw_res_func vmw_legacy_surface_func = {
92 .res_type = vmw_res_surface,
93 .needs_backup = false,
94 .may_evict = true,
95 .type_name = "legacy surfaces",
96 .backup_placement = &vmw_srf_placement,
97 .create = &vmw_legacy_srf_create,
98 .destroy = &vmw_legacy_srf_destroy,
99 .bind = &vmw_legacy_srf_bind,
100 .unbind = &vmw_legacy_srf_unbind
101};
102
a97e2192
TH
103static const struct vmw_res_func vmw_gb_surface_func = {
104 .res_type = vmw_res_surface,
105 .needs_backup = true,
106 .may_evict = true,
107 .type_name = "guest backed surfaces",
108 .backup_placement = &vmw_mob_placement,
109 .create = vmw_gb_surface_create,
110 .destroy = vmw_gb_surface_destroy,
111 .bind = vmw_gb_surface_bind,
112 .unbind = vmw_gb_surface_unbind
113};
114
543831cf
TH
115/**
116 * struct vmw_surface_dma - SVGA3D DMA command
117 */
118struct vmw_surface_dma {
119 SVGA3dCmdHeader header;
120 SVGA3dCmdSurfaceDMA body;
121 SVGA3dCopyBox cb;
122 SVGA3dCmdSurfaceDMASuffix suffix;
123};
124
125/**
126 * struct vmw_surface_define - SVGA3D Surface Define command
127 */
128struct vmw_surface_define {
129 SVGA3dCmdHeader header;
130 SVGA3dCmdDefineSurface body;
131};
132
133/**
134 * struct vmw_surface_destroy - SVGA3D Surface Destroy command
135 */
136struct vmw_surface_destroy {
137 SVGA3dCmdHeader header;
138 SVGA3dCmdDestroySurface body;
139};
140
141
142/**
143 * vmw_surface_dma_size - Compute fifo size for a dma command.
144 *
145 * @srf: Pointer to a struct vmw_surface
146 *
147 * Computes the required size for a surface dma command for backup or
148 * restoration of the surface represented by @srf.
149 */
150static inline uint32_t vmw_surface_dma_size(const struct vmw_surface *srf)
151{
152 return srf->num_sizes * sizeof(struct vmw_surface_dma);
153}
154
155
156/**
157 * vmw_surface_define_size - Compute fifo size for a surface define command.
158 *
159 * @srf: Pointer to a struct vmw_surface
160 *
161 * Computes the required size for a surface define command for the definition
162 * of the surface represented by @srf.
163 */
164static inline uint32_t vmw_surface_define_size(const struct vmw_surface *srf)
165{
166 return sizeof(struct vmw_surface_define) + srf->num_sizes *
167 sizeof(SVGA3dSize);
168}
169
170
171/**
172 * vmw_surface_destroy_size - Compute fifo size for a surface destroy command.
173 *
174 * Computes the required size for a surface destroy command for the destruction
175 * of a hw surface.
176 */
177static inline uint32_t vmw_surface_destroy_size(void)
178{
179 return sizeof(struct vmw_surface_destroy);
180}
181
182/**
183 * vmw_surface_destroy_encode - Encode a surface_destroy command.
184 *
185 * @id: The surface id
186 * @cmd_space: Pointer to memory area in which the commands should be encoded.
187 */
188static void vmw_surface_destroy_encode(uint32_t id,
189 void *cmd_space)
190{
191 struct vmw_surface_destroy *cmd = (struct vmw_surface_destroy *)
192 cmd_space;
193
194 cmd->header.id = SVGA_3D_CMD_SURFACE_DESTROY;
195 cmd->header.size = sizeof(cmd->body);
196 cmd->body.sid = id;
197}
198
199/**
200 * vmw_surface_define_encode - Encode a surface_define command.
201 *
202 * @srf: Pointer to a struct vmw_surface object.
203 * @cmd_space: Pointer to memory area in which the commands should be encoded.
204 */
205static void vmw_surface_define_encode(const struct vmw_surface *srf,
206 void *cmd_space)
207{
208 struct vmw_surface_define *cmd = (struct vmw_surface_define *)
209 cmd_space;
210 struct drm_vmw_size *src_size;
211 SVGA3dSize *cmd_size;
212 uint32_t cmd_len;
213 int i;
214
215 cmd_len = sizeof(cmd->body) + srf->num_sizes * sizeof(SVGA3dSize);
216
217 cmd->header.id = SVGA_3D_CMD_SURFACE_DEFINE;
218 cmd->header.size = cmd_len;
219 cmd->body.sid = srf->res.id;
220 cmd->body.surfaceFlags = srf->flags;
221 cmd->body.format = cpu_to_le32(srf->format);
222 for (i = 0; i < DRM_VMW_MAX_SURFACE_FACES; ++i)
223 cmd->body.face[i].numMipLevels = srf->mip_levels[i];
224
225 cmd += 1;
226 cmd_size = (SVGA3dSize *) cmd;
227 src_size = srf->sizes;
228
229 for (i = 0; i < srf->num_sizes; ++i, cmd_size++, src_size++) {
230 cmd_size->width = src_size->width;
231 cmd_size->height = src_size->height;
232 cmd_size->depth = src_size->depth;
233 }
234}
235
236/**
237 * vmw_surface_dma_encode - Encode a surface_dma command.
238 *
239 * @srf: Pointer to a struct vmw_surface object.
240 * @cmd_space: Pointer to memory area in which the commands should be encoded.
241 * @ptr: Pointer to an SVGAGuestPtr indicating where the surface contents
242 * should be placed or read from.
243 * @to_surface: Boolean whether to DMA to the surface or from the surface.
244 */
245static void vmw_surface_dma_encode(struct vmw_surface *srf,
246 void *cmd_space,
247 const SVGAGuestPtr *ptr,
248 bool to_surface)
249{
250 uint32_t i;
543831cf 251 struct vmw_surface_dma *cmd = (struct vmw_surface_dma *)cmd_space;
7e8d9da3
TH
252 const struct svga3d_surface_desc *desc =
253 svga3dsurface_get_desc(srf->format);
543831cf
TH
254
255 for (i = 0; i < srf->num_sizes; ++i) {
256 SVGA3dCmdHeader *header = &cmd->header;
257 SVGA3dCmdSurfaceDMA *body = &cmd->body;
258 SVGA3dCopyBox *cb = &cmd->cb;
259 SVGA3dCmdSurfaceDMASuffix *suffix = &cmd->suffix;
260 const struct vmw_surface_offset *cur_offset = &srf->offsets[i];
261 const struct drm_vmw_size *cur_size = &srf->sizes[i];
262
263 header->id = SVGA_3D_CMD_SURFACE_DMA;
264 header->size = sizeof(*body) + sizeof(*cb) + sizeof(*suffix);
265
266 body->guest.ptr = *ptr;
267 body->guest.ptr.offset += cur_offset->bo_offset;
7e8d9da3
TH
268 body->guest.pitch = svga3dsurface_calculate_pitch(desc,
269 cur_size);
543831cf
TH
270 body->host.sid = srf->res.id;
271 body->host.face = cur_offset->face;
272 body->host.mipmap = cur_offset->mip;
273 body->transfer = ((to_surface) ? SVGA3D_WRITE_HOST_VRAM :
274 SVGA3D_READ_HOST_VRAM);
275 cb->x = 0;
276 cb->y = 0;
277 cb->z = 0;
278 cb->srcx = 0;
279 cb->srcy = 0;
280 cb->srcz = 0;
281 cb->w = cur_size->width;
282 cb->h = cur_size->height;
283 cb->d = cur_size->depth;
284
285 suffix->suffixSize = sizeof(*suffix);
7e8d9da3
TH
286 suffix->maximumOffset =
287 svga3dsurface_get_image_buffer_size(desc, cur_size,
288 body->guest.pitch);
543831cf
TH
289 suffix->flags.discard = 0;
290 suffix->flags.unsynchronized = 0;
291 suffix->flags.reserved = 0;
292 ++cmd;
293 }
294};
295
296
297/**
298 * vmw_hw_surface_destroy - destroy a Device surface
299 *
300 * @res: Pointer to a struct vmw_resource embedded in a struct
301 * vmw_surface.
302 *
303 * Destroys a the device surface associated with a struct vmw_surface if
304 * any, and adjusts accounting and resource count accordingly.
305 */
306static void vmw_hw_surface_destroy(struct vmw_resource *res)
307{
308
309 struct vmw_private *dev_priv = res->dev_priv;
310 struct vmw_surface *srf;
311 void *cmd;
312
a97e2192
TH
313 if (res->func->destroy == vmw_gb_surface_destroy) {
314 (void) vmw_gb_surface_destroy(res);
315 return;
316 }
317
543831cf
TH
318 if (res->id != -1) {
319
320 cmd = vmw_fifo_reserve(dev_priv, vmw_surface_destroy_size());
321 if (unlikely(cmd == NULL)) {
322 DRM_ERROR("Failed reserving FIFO space for surface "
323 "destruction.\n");
324 return;
325 }
326
327 vmw_surface_destroy_encode(res->id, cmd);
328 vmw_fifo_commit(dev_priv, vmw_surface_destroy_size());
329
330 /*
331 * used_memory_size_atomic, or separate lock
332 * to avoid taking dev_priv::cmdbuf_mutex in
333 * the destroy path.
334 */
335
336 mutex_lock(&dev_priv->cmdbuf_mutex);
337 srf = vmw_res_to_srf(res);
338 dev_priv->used_memory_size -= res->backup_size;
339 mutex_unlock(&dev_priv->cmdbuf_mutex);
340 }
341 vmw_3d_resource_dec(dev_priv, false);
342}
343
344/**
345 * vmw_legacy_srf_create - Create a device surface as part of the
346 * resource validation process.
347 *
348 * @res: Pointer to a struct vmw_surface.
349 *
350 * If the surface doesn't have a hw id.
351 *
352 * Returns -EBUSY if there wasn't sufficient device resources to
353 * complete the validation. Retry after freeing up resources.
354 *
355 * May return other errors if the kernel is out of guest resources.
356 */
357static int vmw_legacy_srf_create(struct vmw_resource *res)
358{
359 struct vmw_private *dev_priv = res->dev_priv;
360 struct vmw_surface *srf;
361 uint32_t submit_size;
362 uint8_t *cmd;
363 int ret;
364
365 if (likely(res->id != -1))
366 return 0;
367
368 srf = vmw_res_to_srf(res);
369 if (unlikely(dev_priv->used_memory_size + res->backup_size >=
370 dev_priv->memory_size))
371 return -EBUSY;
372
373 /*
374 * Alloc id for the resource.
375 */
376
377 ret = vmw_resource_alloc_id(res);
378 if (unlikely(ret != 0)) {
379 DRM_ERROR("Failed to allocate a surface id.\n");
380 goto out_no_id;
381 }
382
383 if (unlikely(res->id >= SVGA3D_MAX_SURFACE_IDS)) {
384 ret = -EBUSY;
385 goto out_no_fifo;
386 }
387
388 /*
389 * Encode surface define- commands.
390 */
391
392 submit_size = vmw_surface_define_size(srf);
393 cmd = vmw_fifo_reserve(dev_priv, submit_size);
394 if (unlikely(cmd == NULL)) {
395 DRM_ERROR("Failed reserving FIFO space for surface "
396 "creation.\n");
397 ret = -ENOMEM;
398 goto out_no_fifo;
399 }
400
401 vmw_surface_define_encode(srf, cmd);
402 vmw_fifo_commit(dev_priv, submit_size);
403 /*
404 * Surface memory usage accounting.
405 */
406
407 dev_priv->used_memory_size += res->backup_size;
408 return 0;
409
410out_no_fifo:
411 vmw_resource_release_id(res);
412out_no_id:
413 return ret;
414}
415
416/**
417 * vmw_legacy_srf_dma - Copy backup data to or from a legacy surface.
418 *
419 * @res: Pointer to a struct vmw_res embedded in a struct
420 * vmw_surface.
421 * @val_buf: Pointer to a struct ttm_validate_buffer containing
422 * information about the backup buffer.
423 * @bind: Boolean wether to DMA to the surface.
424 *
425 * Transfer backup data to or from a legacy surface as part of the
426 * validation process.
427 * May return other errors if the kernel is out of guest resources.
428 * The backup buffer will be fenced or idle upon successful completion,
429 * and if the surface needs persistent backup storage, the backup buffer
430 * will also be returned reserved iff @bind is true.
431 */
432static int vmw_legacy_srf_dma(struct vmw_resource *res,
433 struct ttm_validate_buffer *val_buf,
434 bool bind)
435{
436 SVGAGuestPtr ptr;
437 struct vmw_fence_obj *fence;
438 uint32_t submit_size;
439 struct vmw_surface *srf = vmw_res_to_srf(res);
440 uint8_t *cmd;
441 struct vmw_private *dev_priv = res->dev_priv;
442
443 BUG_ON(val_buf->bo == NULL);
444
445 submit_size = vmw_surface_dma_size(srf);
446 cmd = vmw_fifo_reserve(dev_priv, submit_size);
447 if (unlikely(cmd == NULL)) {
448 DRM_ERROR("Failed reserving FIFO space for surface "
449 "DMA.\n");
450 return -ENOMEM;
451 }
452 vmw_bo_get_guest_ptr(val_buf->bo, &ptr);
453 vmw_surface_dma_encode(srf, cmd, &ptr, bind);
454
455 vmw_fifo_commit(dev_priv, submit_size);
456
457 /*
458 * Create a fence object and fence the backup buffer.
459 */
460
461 (void) vmw_execbuf_fence_commands(NULL, dev_priv,
462 &fence, NULL);
463
464 vmw_fence_single_bo(val_buf->bo, fence);
465
466 if (likely(fence != NULL))
467 vmw_fence_obj_unreference(&fence);
468
469 return 0;
470}
471
472/**
473 * vmw_legacy_srf_bind - Perform a legacy surface bind as part of the
474 * surface validation process.
475 *
476 * @res: Pointer to a struct vmw_res embedded in a struct
477 * vmw_surface.
478 * @val_buf: Pointer to a struct ttm_validate_buffer containing
479 * information about the backup buffer.
480 *
481 * This function will copy backup data to the surface if the
482 * backup buffer is dirty.
483 */
484static int vmw_legacy_srf_bind(struct vmw_resource *res,
485 struct ttm_validate_buffer *val_buf)
486{
487 if (!res->backup_dirty)
488 return 0;
489
490 return vmw_legacy_srf_dma(res, val_buf, true);
491}
492
493
494/**
495 * vmw_legacy_srf_unbind - Perform a legacy surface unbind as part of the
496 * surface eviction process.
497 *
498 * @res: Pointer to a struct vmw_res embedded in a struct
499 * vmw_surface.
500 * @val_buf: Pointer to a struct ttm_validate_buffer containing
501 * information about the backup buffer.
502 *
503 * This function will copy backup data from the surface.
504 */
505static int vmw_legacy_srf_unbind(struct vmw_resource *res,
506 bool readback,
507 struct ttm_validate_buffer *val_buf)
508{
509 if (unlikely(readback))
510 return vmw_legacy_srf_dma(res, val_buf, false);
511 return 0;
512}
513
514/**
515 * vmw_legacy_srf_destroy - Destroy a device surface as part of a
516 * resource eviction process.
517 *
518 * @res: Pointer to a struct vmw_res embedded in a struct
519 * vmw_surface.
520 */
521static int vmw_legacy_srf_destroy(struct vmw_resource *res)
522{
523 struct vmw_private *dev_priv = res->dev_priv;
524 uint32_t submit_size;
525 uint8_t *cmd;
526
527 BUG_ON(res->id == -1);
528
529 /*
530 * Encode the dma- and surface destroy commands.
531 */
532
533 submit_size = vmw_surface_destroy_size();
534 cmd = vmw_fifo_reserve(dev_priv, submit_size);
535 if (unlikely(cmd == NULL)) {
536 DRM_ERROR("Failed reserving FIFO space for surface "
537 "eviction.\n");
538 return -ENOMEM;
539 }
540
541 vmw_surface_destroy_encode(res->id, cmd);
542 vmw_fifo_commit(dev_priv, submit_size);
543
544 /*
545 * Surface memory usage accounting.
546 */
547
548 dev_priv->used_memory_size -= res->backup_size;
549
550 /*
551 * Release the surface ID.
552 */
553
554 vmw_resource_release_id(res);
555
556 return 0;
557}
558
559
560/**
561 * vmw_surface_init - initialize a struct vmw_surface
562 *
563 * @dev_priv: Pointer to a device private struct.
564 * @srf: Pointer to the struct vmw_surface to initialize.
565 * @res_free: Pointer to a resource destructor used to free
566 * the object.
567 */
568static int vmw_surface_init(struct vmw_private *dev_priv,
569 struct vmw_surface *srf,
570 void (*res_free) (struct vmw_resource *res))
571{
572 int ret;
573 struct vmw_resource *res = &srf->res;
574
575 BUG_ON(res_free == NULL);
a97e2192
TH
576 if (!dev_priv->has_mob)
577 (void) vmw_3d_resource_inc(dev_priv, false);
543831cf 578 ret = vmw_resource_init(dev_priv, res, true, res_free,
a97e2192 579 (dev_priv->has_mob) ? &vmw_gb_surface_func :
543831cf
TH
580 &vmw_legacy_surface_func);
581
582 if (unlikely(ret != 0)) {
a97e2192
TH
583 if (!dev_priv->has_mob)
584 vmw_3d_resource_dec(dev_priv, false);
543831cf
TH
585 res_free(res);
586 return ret;
587 }
588
589 /*
590 * The surface won't be visible to hardware until a
591 * surface validate.
592 */
593
594 vmw_resource_activate(res, vmw_hw_surface_destroy);
595 return ret;
596}
597
598/**
599 * vmw_user_surface_base_to_res - TTM base object to resource converter for
600 * user visible surfaces
601 *
602 * @base: Pointer to a TTM base object
603 *
604 * Returns the struct vmw_resource embedded in a struct vmw_surface
605 * for the user-visible object identified by the TTM base object @base.
606 */
607static struct vmw_resource *
608vmw_user_surface_base_to_res(struct ttm_base_object *base)
609{
79e5f810
TH
610 return &(container_of(base, struct vmw_user_surface,
611 prime.base)->srf.res);
543831cf
TH
612}
613
614/**
615 * vmw_user_surface_free - User visible surface resource destructor
616 *
617 * @res: A struct vmw_resource embedded in a struct vmw_surface.
618 */
619static void vmw_user_surface_free(struct vmw_resource *res)
620{
621 struct vmw_surface *srf = vmw_res_to_srf(res);
622 struct vmw_user_surface *user_srf =
623 container_of(srf, struct vmw_user_surface, srf);
624 struct vmw_private *dev_priv = srf->res.dev_priv;
625 uint32_t size = user_srf->size;
626
627 kfree(srf->offsets);
628 kfree(srf->sizes);
629 kfree(srf->snooper.image);
79e5f810 630 ttm_prime_object_kfree(user_srf, prime);
543831cf
TH
631 ttm_mem_global_free(vmw_mem_glob(dev_priv), size);
632}
633
634/**
635 * vmw_user_surface_free - User visible surface TTM base object destructor
636 *
637 * @p_base: Pointer to a pointer to a TTM base object
638 * embedded in a struct vmw_user_surface.
639 *
640 * Drops the base object's reference on its resource, and the
641 * pointer pointed to by *p_base is set to NULL.
642 */
643static void vmw_user_surface_base_release(struct ttm_base_object **p_base)
644{
645 struct ttm_base_object *base = *p_base;
646 struct vmw_user_surface *user_srf =
79e5f810 647 container_of(base, struct vmw_user_surface, prime.base);
543831cf
TH
648 struct vmw_resource *res = &user_srf->srf.res;
649
650 *p_base = NULL;
651 vmw_resource_unreference(&res);
652}
653
654/**
655 * vmw_user_surface_destroy_ioctl - Ioctl function implementing
656 * the user surface destroy functionality.
657 *
658 * @dev: Pointer to a struct drm_device.
659 * @data: Pointer to data copied from / to user-space.
660 * @file_priv: Pointer to a drm file private structure.
661 */
662int vmw_surface_destroy_ioctl(struct drm_device *dev, void *data,
663 struct drm_file *file_priv)
664{
665 struct drm_vmw_surface_arg *arg = (struct drm_vmw_surface_arg *)data;
666 struct ttm_object_file *tfile = vmw_fpriv(file_priv)->tfile;
667
668 return ttm_ref_object_base_unref(tfile, arg->sid, TTM_REF_USAGE);
669}
670
671/**
672 * vmw_user_surface_define_ioctl - Ioctl function implementing
673 * the user surface define functionality.
674 *
675 * @dev: Pointer to a struct drm_device.
676 * @data: Pointer to data copied from / to user-space.
677 * @file_priv: Pointer to a drm file private structure.
678 */
679int vmw_surface_define_ioctl(struct drm_device *dev, void *data,
680 struct drm_file *file_priv)
681{
682 struct vmw_private *dev_priv = vmw_priv(dev);
683 struct vmw_user_surface *user_srf;
684 struct vmw_surface *srf;
685 struct vmw_resource *res;
686 struct vmw_resource *tmp;
687 union drm_vmw_surface_create_arg *arg =
688 (union drm_vmw_surface_create_arg *)data;
689 struct drm_vmw_surface_create_req *req = &arg->req;
690 struct drm_vmw_surface_arg *rep = &arg->rep;
691 struct ttm_object_file *tfile = vmw_fpriv(file_priv)->tfile;
692 struct drm_vmw_size __user *user_sizes;
693 int ret;
694 int i, j;
695 uint32_t cur_bo_offset;
696 struct drm_vmw_size *cur_size;
697 struct vmw_surface_offset *cur_offset;
543831cf
TH
698 uint32_t num_sizes;
699 uint32_t size;
7e8d9da3 700 const struct svga3d_surface_desc *desc;
543831cf
TH
701
702 if (unlikely(vmw_user_surface_size == 0))
703 vmw_user_surface_size = ttm_round_pot(sizeof(*user_srf)) +
704 128;
705
706 num_sizes = 0;
707 for (i = 0; i < DRM_VMW_MAX_SURFACE_FACES; ++i)
708 num_sizes += req->mip_levels[i];
709
710 if (num_sizes > DRM_VMW_MAX_SURFACE_FACES *
711 DRM_VMW_MAX_MIP_LEVELS)
712 return -EINVAL;
713
714 size = vmw_user_surface_size + 128 +
715 ttm_round_pot(num_sizes * sizeof(struct drm_vmw_size)) +
716 ttm_round_pot(num_sizes * sizeof(struct vmw_surface_offset));
717
718
7e8d9da3
TH
719 desc = svga3dsurface_get_desc(req->format);
720 if (unlikely(desc->block_desc == SVGA3DBLOCKDESC_NONE)) {
721 DRM_ERROR("Invalid surface format for surface creation.\n");
722 return -EINVAL;
723 }
724
294adf7d 725 ret = ttm_read_lock(&dev_priv->reservation_sem, true);
543831cf
TH
726 if (unlikely(ret != 0))
727 return ret;
728
729 ret = ttm_mem_global_alloc(vmw_mem_glob(dev_priv),
730 size, false, true);
731 if (unlikely(ret != 0)) {
732 if (ret != -ERESTARTSYS)
733 DRM_ERROR("Out of graphics memory for surface"
734 " creation.\n");
735 goto out_unlock;
736 }
737
738 user_srf = kzalloc(sizeof(*user_srf), GFP_KERNEL);
739 if (unlikely(user_srf == NULL)) {
740 ret = -ENOMEM;
741 goto out_no_user_srf;
742 }
743
744 srf = &user_srf->srf;
745 res = &srf->res;
746
747 srf->flags = req->flags;
748 srf->format = req->format;
749 srf->scanout = req->scanout;
750
751 memcpy(srf->mip_levels, req->mip_levels, sizeof(srf->mip_levels));
752 srf->num_sizes = num_sizes;
753 user_srf->size = size;
754
755 srf->sizes = kmalloc(srf->num_sizes * sizeof(*srf->sizes), GFP_KERNEL);
756 if (unlikely(srf->sizes == NULL)) {
757 ret = -ENOMEM;
758 goto out_no_sizes;
759 }
760 srf->offsets = kmalloc(srf->num_sizes * sizeof(*srf->offsets),
761 GFP_KERNEL);
762 if (unlikely(srf->sizes == NULL)) {
763 ret = -ENOMEM;
764 goto out_no_offsets;
765 }
766
767 user_sizes = (struct drm_vmw_size __user *)(unsigned long)
768 req->size_addr;
769
770 ret = copy_from_user(srf->sizes, user_sizes,
771 srf->num_sizes * sizeof(*srf->sizes));
772 if (unlikely(ret != 0)) {
773 ret = -EFAULT;
774 goto out_no_copy;
775 }
776
777 srf->base_size = *srf->sizes;
778 srf->autogen_filter = SVGA3D_TEX_FILTER_NONE;
15c6f656 779 srf->multisample_count = 0;
543831cf
TH
780
781 cur_bo_offset = 0;
782 cur_offset = srf->offsets;
783 cur_size = srf->sizes;
784
543831cf
TH
785 for (i = 0; i < DRM_VMW_MAX_SURFACE_FACES; ++i) {
786 for (j = 0; j < srf->mip_levels[i]; ++j) {
7e8d9da3
TH
787 uint32_t stride = svga3dsurface_calculate_pitch
788 (desc, cur_size);
543831cf
TH
789
790 cur_offset->face = i;
791 cur_offset->mip = j;
792 cur_offset->bo_offset = cur_bo_offset;
7e8d9da3
TH
793 cur_bo_offset += svga3dsurface_get_image_buffer_size
794 (desc, cur_size, stride);
543831cf
TH
795 ++cur_offset;
796 ++cur_size;
797 }
798 }
799 res->backup_size = cur_bo_offset;
543831cf
TH
800 if (srf->scanout &&
801 srf->num_sizes == 1 &&
802 srf->sizes[0].width == 64 &&
803 srf->sizes[0].height == 64 &&
804 srf->format == SVGA3D_A8R8G8B8) {
805
806 srf->snooper.image = kmalloc(64 * 64 * 4, GFP_KERNEL);
807 /* clear the image */
808 if (srf->snooper.image) {
809 memset(srf->snooper.image, 0x00, 64 * 64 * 4);
810 } else {
811 DRM_ERROR("Failed to allocate cursor_image\n");
812 ret = -ENOMEM;
813 goto out_no_copy;
814 }
815 } else {
816 srf->snooper.image = NULL;
817 }
818 srf->snooper.crtc = NULL;
819
79e5f810
TH
820 user_srf->prime.base.shareable = false;
821 user_srf->prime.base.tfile = NULL;
543831cf
TH
822
823 /**
824 * From this point, the generic resource management functions
825 * destroy the object on failure.
826 */
827
828 ret = vmw_surface_init(dev_priv, srf, vmw_user_surface_free);
829 if (unlikely(ret != 0))
830 goto out_unlock;
831
4b0c8252
TH
832 /*
833 * A gb-aware client referencing a shared surface will
834 * expect a backup buffer to be present.
835 */
836 if (dev_priv->has_mob && req->shareable) {
837 uint32_t backup_handle;
838
839 ret = vmw_user_dmabuf_alloc(dev_priv, tfile,
840 res->backup_size,
841 true,
842 &backup_handle,
843 &res->backup);
844 if (unlikely(ret != 0)) {
845 vmw_resource_unreference(&res);
846 goto out_unlock;
847 }
848 }
849
543831cf 850 tmp = vmw_resource_reference(&srf->res);
79e5f810
TH
851 ret = ttm_prime_object_init(tfile, res->backup_size, &user_srf->prime,
852 req->shareable, VMW_RES_SURFACE,
853 &vmw_user_surface_base_release, NULL);
543831cf
TH
854
855 if (unlikely(ret != 0)) {
856 vmw_resource_unreference(&tmp);
857 vmw_resource_unreference(&res);
858 goto out_unlock;
859 }
860
79e5f810 861 rep->sid = user_srf->prime.base.hash.key;
543831cf
TH
862 vmw_resource_unreference(&res);
863
294adf7d 864 ttm_read_unlock(&dev_priv->reservation_sem);
543831cf
TH
865 return 0;
866out_no_copy:
867 kfree(srf->offsets);
868out_no_offsets:
869 kfree(srf->sizes);
870out_no_sizes:
79e5f810 871 ttm_prime_object_kfree(user_srf, prime);
543831cf
TH
872out_no_user_srf:
873 ttm_mem_global_free(vmw_mem_glob(dev_priv), size);
874out_unlock:
294adf7d 875 ttm_read_unlock(&dev_priv->reservation_sem);
543831cf
TH
876 return ret;
877}
878
adebcb20
TH
879
880static int
881vmw_surface_handle_reference(struct vmw_private *dev_priv,
882 struct drm_file *file_priv,
883 uint32_t u_handle,
884 enum drm_vmw_handle_type handle_type,
885 struct ttm_base_object **base_p)
886{
887 struct ttm_object_file *tfile = vmw_fpriv(file_priv)->tfile;
888 uint32_t handle;
889 struct ttm_base_object *base;
890 int ret;
891
892 if (handle_type == DRM_VMW_HANDLE_PRIME) {
893 ret = ttm_prime_fd_to_handle(tfile, u_handle, &handle);
894 if (unlikely(ret != 0))
895 return ret;
896 } else {
897 if (unlikely(drm_is_render_client(file_priv))) {
898 DRM_ERROR("Render client refused legacy "
899 "surface reference.\n");
900 return -EACCES;
901 }
902 handle = u_handle;
903 }
904
905 ret = -EINVAL;
906 base = ttm_base_object_lookup_for_ref(dev_priv->tdev, handle);
907 if (unlikely(base == NULL)) {
908 DRM_ERROR("Could not find surface to reference.\n");
909 goto out_no_lookup;
910 }
911
912 if (unlikely(ttm_base_object_type(base) != VMW_RES_SURFACE)) {
913 DRM_ERROR("Referenced object is not a surface.\n");
914 goto out_bad_resource;
915 }
916
917 if (handle_type != DRM_VMW_HANDLE_PRIME) {
918 ret = ttm_ref_object_add(tfile, base, TTM_REF_USAGE, NULL);
919 if (unlikely(ret != 0)) {
920 DRM_ERROR("Could not add a reference to a surface.\n");
921 goto out_bad_resource;
922 }
923 }
924
925 *base_p = base;
926 return 0;
927
928out_bad_resource:
929 ttm_base_object_unref(&base);
930out_no_lookup:
931 if (handle_type == DRM_VMW_HANDLE_PRIME)
932 (void) ttm_ref_object_base_unref(tfile, handle, TTM_REF_USAGE);
933
934 return ret;
935}
936
543831cf
TH
937/**
938 * vmw_user_surface_define_ioctl - Ioctl function implementing
939 * the user surface reference functionality.
940 *
941 * @dev: Pointer to a struct drm_device.
942 * @data: Pointer to data copied from / to user-space.
943 * @file_priv: Pointer to a drm file private structure.
944 */
945int vmw_surface_reference_ioctl(struct drm_device *dev, void *data,
946 struct drm_file *file_priv)
947{
05efb1ab 948 struct vmw_private *dev_priv = vmw_priv(dev);
543831cf
TH
949 union drm_vmw_surface_reference_arg *arg =
950 (union drm_vmw_surface_reference_arg *)data;
951 struct drm_vmw_surface_arg *req = &arg->req;
952 struct drm_vmw_surface_create_req *rep = &arg->rep;
953 struct ttm_object_file *tfile = vmw_fpriv(file_priv)->tfile;
954 struct vmw_surface *srf;
955 struct vmw_user_surface *user_srf;
956 struct drm_vmw_size __user *user_sizes;
957 struct ttm_base_object *base;
adebcb20 958 int ret;
543831cf 959
adebcb20
TH
960 ret = vmw_surface_handle_reference(dev_priv, file_priv, req->sid,
961 req->handle_type, &base);
962 if (unlikely(ret != 0))
963 return ret;
543831cf 964
79e5f810 965 user_srf = container_of(base, struct vmw_user_surface, prime.base);
543831cf
TH
966 srf = &user_srf->srf;
967
543831cf
TH
968 rep->flags = srf->flags;
969 rep->format = srf->format;
970 memcpy(rep->mip_levels, srf->mip_levels, sizeof(srf->mip_levels));
971 user_sizes = (struct drm_vmw_size __user *)(unsigned long)
972 rep->size_addr;
973
974 if (user_sizes)
c1a21373
TH
975 ret = copy_to_user(user_sizes, &srf->base_size,
976 sizeof(srf->base_size));
543831cf
TH
977 if (unlikely(ret != 0)) {
978 DRM_ERROR("copy_to_user failed %p %u\n",
979 user_sizes, srf->num_sizes);
adebcb20 980 ttm_ref_object_base_unref(tfile, base->hash.key, TTM_REF_USAGE);
543831cf
TH
981 ret = -EFAULT;
982 }
adebcb20 983
543831cf
TH
984 ttm_base_object_unref(&base);
985
986 return ret;
987}
a97e2192
TH
988
989/**
990 * vmw_surface_define_encode - Encode a surface_define command.
991 *
992 * @srf: Pointer to a struct vmw_surface object.
993 * @cmd_space: Pointer to memory area in which the commands should be encoded.
994 */
995static int vmw_gb_surface_create(struct vmw_resource *res)
996{
997 struct vmw_private *dev_priv = res->dev_priv;
998 struct vmw_surface *srf = vmw_res_to_srf(res);
999 uint32_t cmd_len, submit_len;
1000 int ret;
1001 struct {
1002 SVGA3dCmdHeader header;
1003 SVGA3dCmdDefineGBSurface body;
1004 } *cmd;
1005
1006 if (likely(res->id != -1))
1007 return 0;
1008
1009 (void) vmw_3d_resource_inc(dev_priv, false);
1010 ret = vmw_resource_alloc_id(res);
1011 if (unlikely(ret != 0)) {
1012 DRM_ERROR("Failed to allocate a surface id.\n");
1013 goto out_no_id;
1014 }
1015
1016 if (unlikely(res->id >= VMWGFX_NUM_GB_SURFACE)) {
1017 ret = -EBUSY;
1018 goto out_no_fifo;
1019 }
1020
1021 cmd_len = sizeof(cmd->body);
1022 submit_len = sizeof(*cmd);
1023 cmd = vmw_fifo_reserve(dev_priv, submit_len);
1024 if (unlikely(cmd == NULL)) {
1025 DRM_ERROR("Failed reserving FIFO space for surface "
1026 "creation.\n");
1027 ret = -ENOMEM;
1028 goto out_no_fifo;
1029 }
1030
1031 cmd->header.id = SVGA_3D_CMD_DEFINE_GB_SURFACE;
1032 cmd->header.size = cmd_len;
1033 cmd->body.sid = srf->res.id;
1034 cmd->body.surfaceFlags = srf->flags;
1035 cmd->body.format = cpu_to_le32(srf->format);
1036 cmd->body.numMipLevels = srf->mip_levels[0];
1037 cmd->body.multisampleCount = srf->multisample_count;
1038 cmd->body.autogenFilter = srf->autogen_filter;
1039 cmd->body.size.width = srf->base_size.width;
1040 cmd->body.size.height = srf->base_size.height;
1041 cmd->body.size.depth = srf->base_size.depth;
1042 vmw_fifo_commit(dev_priv, submit_len);
1043
1044 return 0;
1045
1046out_no_fifo:
1047 vmw_resource_release_id(res);
1048out_no_id:
1049 vmw_3d_resource_dec(dev_priv, false);
1050 return ret;
1051}
1052
1053
1054static int vmw_gb_surface_bind(struct vmw_resource *res,
1055 struct ttm_validate_buffer *val_buf)
1056{
1057 struct vmw_private *dev_priv = res->dev_priv;
1058 struct {
1059 SVGA3dCmdHeader header;
1060 SVGA3dCmdBindGBSurface body;
1061 } *cmd1;
1062 struct {
1063 SVGA3dCmdHeader header;
1064 SVGA3dCmdUpdateGBSurface body;
1065 } *cmd2;
1066 uint32_t submit_size;
1067 struct ttm_buffer_object *bo = val_buf->bo;
1068
1069 BUG_ON(bo->mem.mem_type != VMW_PL_MOB);
1070
1071 submit_size = sizeof(*cmd1) + (res->backup_dirty ? sizeof(*cmd2) : 0);
1072
1073 cmd1 = vmw_fifo_reserve(dev_priv, submit_size);
1074 if (unlikely(cmd1 == NULL)) {
1075 DRM_ERROR("Failed reserving FIFO space for surface "
1076 "binding.\n");
1077 return -ENOMEM;
1078 }
1079
1080 cmd1->header.id = SVGA_3D_CMD_BIND_GB_SURFACE;
1081 cmd1->header.size = sizeof(cmd1->body);
1082 cmd1->body.sid = res->id;
1083 cmd1->body.mobid = bo->mem.start;
1084 if (res->backup_dirty) {
1085 cmd2 = (void *) &cmd1[1];
1086 cmd2->header.id = SVGA_3D_CMD_UPDATE_GB_SURFACE;
1087 cmd2->header.size = sizeof(cmd2->body);
1088 cmd2->body.sid = res->id;
1089 res->backup_dirty = false;
1090 }
1091 vmw_fifo_commit(dev_priv, submit_size);
1092
1093 return 0;
1094}
1095
1096static int vmw_gb_surface_unbind(struct vmw_resource *res,
1097 bool readback,
1098 struct ttm_validate_buffer *val_buf)
1099{
1100 struct vmw_private *dev_priv = res->dev_priv;
1101 struct ttm_buffer_object *bo = val_buf->bo;
1102 struct vmw_fence_obj *fence;
1103
1104 struct {
1105 SVGA3dCmdHeader header;
1106 SVGA3dCmdReadbackGBSurface body;
1107 } *cmd1;
1108 struct {
1109 SVGA3dCmdHeader header;
1985f999 1110 SVGA3dCmdInvalidateGBSurface body;
a97e2192 1111 } *cmd2;
1985f999
JB
1112 struct {
1113 SVGA3dCmdHeader header;
1114 SVGA3dCmdBindGBSurface body;
1115 } *cmd3;
a97e2192
TH
1116 uint32_t submit_size;
1117 uint8_t *cmd;
1118
1119
1120 BUG_ON(bo->mem.mem_type != VMW_PL_MOB);
1121
1985f999 1122 submit_size = sizeof(*cmd3) + (readback ? sizeof(*cmd1) : sizeof(*cmd2));
a97e2192
TH
1123 cmd = vmw_fifo_reserve(dev_priv, submit_size);
1124 if (unlikely(cmd == NULL)) {
1125 DRM_ERROR("Failed reserving FIFO space for surface "
1126 "unbinding.\n");
1127 return -ENOMEM;
1128 }
1129
a97e2192
TH
1130 if (readback) {
1131 cmd1 = (void *) cmd;
1132 cmd1->header.id = SVGA_3D_CMD_READBACK_GB_SURFACE;
1133 cmd1->header.size = sizeof(cmd1->body);
1134 cmd1->body.sid = res->id;
1985f999
JB
1135 cmd3 = (void *) &cmd1[1];
1136 } else {
1137 cmd2 = (void *) cmd;
1138 cmd2->header.id = SVGA_3D_CMD_INVALIDATE_GB_SURFACE;
1139 cmd2->header.size = sizeof(cmd2->body);
1140 cmd2->body.sid = res->id;
1141 cmd3 = (void *) &cmd2[1];
a97e2192 1142 }
1985f999
JB
1143
1144 cmd3->header.id = SVGA_3D_CMD_BIND_GB_SURFACE;
1145 cmd3->header.size = sizeof(cmd3->body);
1146 cmd3->body.sid = res->id;
1147 cmd3->body.mobid = SVGA3D_INVALID_ID;
a97e2192
TH
1148
1149 vmw_fifo_commit(dev_priv, submit_size);
1150
1151 /*
1152 * Create a fence object and fence the backup buffer.
1153 */
1154
1155 (void) vmw_execbuf_fence_commands(NULL, dev_priv,
1156 &fence, NULL);
1157
1158 vmw_fence_single_bo(val_buf->bo, fence);
1159
1160 if (likely(fence != NULL))
1161 vmw_fence_obj_unreference(&fence);
1162
1163 return 0;
1164}
1165
1166static int vmw_gb_surface_destroy(struct vmw_resource *res)
1167{
1168 struct vmw_private *dev_priv = res->dev_priv;
1169 struct {
1170 SVGA3dCmdHeader header;
1171 SVGA3dCmdDestroyGBSurface body;
1172 } *cmd;
1173
1174 if (likely(res->id == -1))
1175 return 0;
1176
173fb7d4 1177 mutex_lock(&dev_priv->binding_mutex);
30f82d81 1178 vmw_context_binding_res_list_scrub(&res->binding_head);
173fb7d4 1179
a97e2192
TH
1180 cmd = vmw_fifo_reserve(dev_priv, sizeof(*cmd));
1181 if (unlikely(cmd == NULL)) {
1182 DRM_ERROR("Failed reserving FIFO space for surface "
1183 "destruction.\n");
3e894a62 1184 mutex_unlock(&dev_priv->binding_mutex);
a97e2192
TH
1185 return -ENOMEM;
1186 }
1187
1188 cmd->header.id = SVGA_3D_CMD_DESTROY_GB_SURFACE;
1189 cmd->header.size = sizeof(cmd->body);
1190 cmd->body.sid = res->id;
1191 vmw_fifo_commit(dev_priv, sizeof(*cmd));
173fb7d4 1192 mutex_unlock(&dev_priv->binding_mutex);
a97e2192
TH
1193 vmw_resource_release_id(res);
1194 vmw_3d_resource_dec(dev_priv, false);
1195
1196 return 0;
1197}
1198
1199/**
1200 * vmw_gb_surface_define_ioctl - Ioctl function implementing
1201 * the user surface define functionality.
1202 *
1203 * @dev: Pointer to a struct drm_device.
1204 * @data: Pointer to data copied from / to user-space.
1205 * @file_priv: Pointer to a drm file private structure.
1206 */
1207int vmw_gb_surface_define_ioctl(struct drm_device *dev, void *data,
1208 struct drm_file *file_priv)
1209{
1210 struct vmw_private *dev_priv = vmw_priv(dev);
1211 struct vmw_user_surface *user_srf;
1212 struct vmw_surface *srf;
1213 struct vmw_resource *res;
1214 struct vmw_resource *tmp;
1215 union drm_vmw_gb_surface_create_arg *arg =
1216 (union drm_vmw_gb_surface_create_arg *)data;
1217 struct drm_vmw_gb_surface_create_req *req = &arg->req;
1218 struct drm_vmw_gb_surface_create_rep *rep = &arg->rep;
1219 struct ttm_object_file *tfile = vmw_fpriv(file_priv)->tfile;
1220 int ret;
1221 uint32_t size;
a97e2192
TH
1222 const struct svga3d_surface_desc *desc;
1223 uint32_t backup_handle;
1224
1225 if (unlikely(vmw_user_surface_size == 0))
1226 vmw_user_surface_size = ttm_round_pot(sizeof(*user_srf)) +
1227 128;
1228
1229 size = vmw_user_surface_size + 128;
1230
1231 desc = svga3dsurface_get_desc(req->format);
1232 if (unlikely(desc->block_desc == SVGA3DBLOCKDESC_NONE)) {
1233 DRM_ERROR("Invalid surface format for surface creation.\n");
1234 return -EINVAL;
1235 }
1236
294adf7d 1237 ret = ttm_read_lock(&dev_priv->reservation_sem, true);
a97e2192
TH
1238 if (unlikely(ret != 0))
1239 return ret;
1240
1241 ret = ttm_mem_global_alloc(vmw_mem_glob(dev_priv),
1242 size, false, true);
1243 if (unlikely(ret != 0)) {
1244 if (ret != -ERESTARTSYS)
1245 DRM_ERROR("Out of graphics memory for surface"
1246 " creation.\n");
1247 goto out_unlock;
1248 }
1249
1250 user_srf = kzalloc(sizeof(*user_srf), GFP_KERNEL);
1251 if (unlikely(user_srf == NULL)) {
1252 ret = -ENOMEM;
1253 goto out_no_user_srf;
1254 }
1255
1256 srf = &user_srf->srf;
1257 res = &srf->res;
1258
1259 srf->flags = req->svga3d_flags;
1260 srf->format = req->format;
1261 srf->scanout = req->drm_surface_flags & drm_vmw_surface_flag_scanout;
1262 srf->mip_levels[0] = req->mip_levels;
1263 srf->num_sizes = 1;
1264 srf->sizes = NULL;
1265 srf->offsets = NULL;
1266 user_srf->size = size;
1267 srf->base_size = req->base_size;
1268 srf->autogen_filter = SVGA3D_TEX_FILTER_NONE;
1269 srf->multisample_count = req->multisample_count;
1270 res->backup_size = svga3dsurface_get_serialized_size
1271 (srf->format, srf->base_size, srf->mip_levels[0],
1272 srf->flags & SVGA3D_SURFACE_CUBEMAP);
1273
1274 user_srf->prime.base.shareable = false;
1275 user_srf->prime.base.tfile = NULL;
1276
1277 /**
1278 * From this point, the generic resource management functions
1279 * destroy the object on failure.
1280 */
1281
1282 ret = vmw_surface_init(dev_priv, srf, vmw_user_surface_free);
1283 if (unlikely(ret != 0))
1284 goto out_unlock;
1285
1286 if (req->buffer_handle != SVGA3D_INVALID_ID) {
1287 ret = vmw_user_dmabuf_lookup(tfile, req->buffer_handle,
1288 &res->backup);
1289 } else if (req->drm_surface_flags &
1290 drm_vmw_surface_flag_create_buffer)
1291 ret = vmw_user_dmabuf_alloc(dev_priv, tfile,
1292 res->backup_size,
1293 req->drm_surface_flags &
1294 drm_vmw_surface_flag_shareable,
1295 &backup_handle,
1296 &res->backup);
1297
1298 if (unlikely(ret != 0)) {
1299 vmw_resource_unreference(&res);
1300 goto out_unlock;
1301 }
1302
1303 tmp = vmw_resource_reference(&srf->res);
1304 ret = ttm_prime_object_init(tfile, res->backup_size, &user_srf->prime,
1305 req->drm_surface_flags &
1306 drm_vmw_surface_flag_shareable,
1307 VMW_RES_SURFACE,
1308 &vmw_user_surface_base_release, NULL);
1309
1310 if (unlikely(ret != 0)) {
1311 vmw_resource_unreference(&tmp);
1312 vmw_resource_unreference(&res);
1313 goto out_unlock;
1314 }
1315
1316 rep->handle = user_srf->prime.base.hash.key;
1317 rep->backup_size = res->backup_size;
1318 if (res->backup) {
1319 rep->buffer_map_handle =
1320 drm_vma_node_offset_addr(&res->backup->base.vma_node);
1321 rep->buffer_size = res->backup->base.num_pages * PAGE_SIZE;
1322 rep->buffer_handle = backup_handle;
1323 } else {
1324 rep->buffer_map_handle = 0;
1325 rep->buffer_size = 0;
1326 rep->buffer_handle = SVGA3D_INVALID_ID;
1327 }
1328
1329 vmw_resource_unreference(&res);
1330
294adf7d 1331 ttm_read_unlock(&dev_priv->reservation_sem);
a97e2192
TH
1332 return 0;
1333out_no_user_srf:
1334 ttm_mem_global_free(vmw_mem_glob(dev_priv), size);
1335out_unlock:
294adf7d 1336 ttm_read_unlock(&dev_priv->reservation_sem);
a97e2192
TH
1337 return ret;
1338}
1339
1340/**
1341 * vmw_gb_surface_reference_ioctl - Ioctl function implementing
1342 * the user surface reference functionality.
1343 *
1344 * @dev: Pointer to a struct drm_device.
1345 * @data: Pointer to data copied from / to user-space.
1346 * @file_priv: Pointer to a drm file private structure.
1347 */
1348int vmw_gb_surface_reference_ioctl(struct drm_device *dev, void *data,
1349 struct drm_file *file_priv)
1350{
1351 struct vmw_private *dev_priv = vmw_priv(dev);
1352 union drm_vmw_gb_surface_reference_arg *arg =
1353 (union drm_vmw_gb_surface_reference_arg *)data;
1354 struct drm_vmw_surface_arg *req = &arg->req;
1355 struct drm_vmw_gb_surface_ref_rep *rep = &arg->rep;
1356 struct ttm_object_file *tfile = vmw_fpriv(file_priv)->tfile;
1357 struct vmw_surface *srf;
1358 struct vmw_user_surface *user_srf;
1359 struct ttm_base_object *base;
1360 uint32_t backup_handle;
1361 int ret = -EINVAL;
1362
adebcb20
TH
1363 ret = vmw_surface_handle_reference(dev_priv, file_priv, req->sid,
1364 req->handle_type, &base);
1365 if (unlikely(ret != 0))
1366 return ret;
a97e2192
TH
1367
1368 user_srf = container_of(base, struct vmw_user_surface, prime.base);
1369 srf = &user_srf->srf;
1370 if (srf->res.backup == NULL) {
1371 DRM_ERROR("Shared GB surface is missing a backup buffer.\n");
1372 goto out_bad_resource;
1373 }
1374
a97e2192
TH
1375 mutex_lock(&dev_priv->cmdbuf_mutex); /* Protect res->backup */
1376 ret = vmw_user_dmabuf_reference(tfile, srf->res.backup,
1377 &backup_handle);
1378 mutex_unlock(&dev_priv->cmdbuf_mutex);
1379
1380 if (unlikely(ret != 0)) {
1381 DRM_ERROR("Could not add a reference to a GB surface "
1382 "backup buffer.\n");
adebcb20 1383 (void) ttm_ref_object_base_unref(tfile, base->hash.key,
a97e2192
TH
1384 TTM_REF_USAGE);
1385 goto out_bad_resource;
1386 }
1387
1388 rep->creq.svga3d_flags = srf->flags;
1389 rep->creq.format = srf->format;
1390 rep->creq.mip_levels = srf->mip_levels[0];
1391 rep->creq.drm_surface_flags = 0;
1392 rep->creq.multisample_count = srf->multisample_count;
1393 rep->creq.autogen_filter = srf->autogen_filter;
1394 rep->creq.buffer_handle = backup_handle;
1395 rep->creq.base_size = srf->base_size;
1396 rep->crep.handle = user_srf->prime.base.hash.key;
1397 rep->crep.backup_size = srf->res.backup_size;
1398 rep->crep.buffer_handle = backup_handle;
1399 rep->crep.buffer_map_handle =
1400 drm_vma_node_offset_addr(&srf->res.backup->base.vma_node);
1401 rep->crep.buffer_size = srf->res.backup->base.num_pages * PAGE_SIZE;
1402
1403out_bad_resource:
1404 ttm_base_object_unref(&base);
1405
1406 return ret;
1407}