projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
vmwgfx: Bump major
[linux-2.6-block.git] / drivers / gpu / drm / radeon / rv770.c
CommitLineData
771fe6b9
JG		 1/*
2 * Copyright 2008 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 * Copyright 2009 Jerome Glisse.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
23 *
24 * Authors: Dave Airlie
25 * Alex Deucher
26 * Jerome Glisse
27 */
3ce0a23d
JG		 28#include <linux/firmware.h>
29#include <linux/platform_device.h>
5a0e3ad6 30#include <linux/slab.h>
771fe6b9 31#include "drmP.h"
771fe6b9 32#include "radeon.h"
e6990375 33#include "radeon_asic.h"
4153e584 34#include "radeon_drm.h"
3ce0a23d 35#include "rv770d.h"
3ce0a23d 36#include "atom.h"
d39c3b89 37#include "avivod.h"
771fe6b9 38
3ce0a23d
JG		 39#define R700_PFP_UCODE_SIZE 848
40#define R700_PM4_UCODE_SIZE 1360
771fe6b9 41
3ce0a23d
JG		 42static void rv770_gpu_init(struct radeon_device *rdev);
43void rv770_fini(struct radeon_device *rdev);
9e46a48d 44static void rv770_pcie_gen2_enable(struct radeon_device *rdev);
771fe6b9 45
6f34be50
AD		 46u32 rv770_page_flip(struct radeon_device *rdev, int crtc_id, u64 crtc_base)
47{
48 struct radeon_crtc *radeon_crtc = rdev->mode_info.crtcs[crtc_id];
49 u32 tmp = RREG32(AVIVO_D1GRPH_UPDATE + radeon_crtc->crtc_offset);
50
51 /* Lock the graphics update lock */
52 tmp |= AVIVO_D1GRPH_UPDATE_LOCK;
53 WREG32(AVIVO_D1GRPH_UPDATE + radeon_crtc->crtc_offset, tmp);
54
55 /* update the scanout addresses */
56 if (radeon_crtc->crtc_id) {
57 WREG32(D2GRPH_SECONDARY_SURFACE_ADDRESS_HIGH, upper_32_bits(crtc_base));
58 WREG32(D2GRPH_PRIMARY_SURFACE_ADDRESS_HIGH, upper_32_bits(crtc_base));
59 } else {
60 WREG32(D1GRPH_SECONDARY_SURFACE_ADDRESS_HIGH, upper_32_bits(crtc_base));
61 WREG32(D1GRPH_PRIMARY_SURFACE_ADDRESS_HIGH, upper_32_bits(crtc_base));
62 }
63 WREG32(D1GRPH_SECONDARY_SURFACE_ADDRESS + radeon_crtc->crtc_offset,
64 (u32)crtc_base);
65 WREG32(D1GRPH_PRIMARY_SURFACE_ADDRESS + radeon_crtc->crtc_offset,
66 (u32)crtc_base);
67
68 /* Wait for update_pending to go high. */
69 while (!(RREG32(AVIVO_D1GRPH_UPDATE + radeon_crtc->crtc_offset) & AVIVO_D1GRPH_SURFACE_UPDATE_PENDING));
70 DRM_DEBUG("Update pending now high. Unlocking vupdate_lock.\n");
71
72 /* Unlock the lock, so double-buffering can take place inside vblank */
73 tmp &= ~AVIVO_D1GRPH_UPDATE_LOCK;
74 WREG32(AVIVO_D1GRPH_UPDATE + radeon_crtc->crtc_offset, tmp);
75
76 /* Return current update_pending status: */
77 return RREG32(AVIVO_D1GRPH_UPDATE + radeon_crtc->crtc_offset) & AVIVO_D1GRPH_SURFACE_UPDATE_PENDING;
78}
79
21a8122a 80/* get temperature in millidegrees */
20d391d7 81int rv770_get_temp(struct radeon_device *rdev)
21a8122a
AD		 82{
83 u32 temp = (RREG32(CG_MULT_THERMAL_STATUS) & ASIC_T_MASK) >>
84 ASIC_T_SHIFT;
20d391d7 85 int actual_temp;
21a8122a 86
20d391d7
AD		 87 if (temp & 0x400)
88 actual_temp = -256;
89 else if (temp & 0x200)
90 actual_temp = 255;
91 else if (temp & 0x100) {
92 actual_temp = temp & 0x1ff;
93 actual_temp |= ~0x1ff;
94 } else
95 actual_temp = temp & 0xff;
21a8122a 96
20d391d7 97 return (actual_temp * 1000) / 2;
21a8122a
AD		 98}
99
49e02b73
AD		 100void rv770_pm_misc(struct radeon_device *rdev)
101{
a081a9d6
RM		 102 int req_ps_idx = rdev->pm.requested_power_state_index;
103 int req_cm_idx = rdev->pm.requested_clock_mode_index;
104 struct radeon_power_state *ps = &rdev->pm.power_state[req_ps_idx];
105 struct radeon_voltage *voltage = &ps->clock_info[req_cm_idx].voltage;
4d60173f
AD		 106
107 if ((voltage->type == VOLTAGE_SW) && voltage->voltage) {
a377e187
AD		 108 /* 0xff01 is a flag rather then an actual voltage */
109 if (voltage->voltage == 0xff01)
110 return;
4d60173f 111 if (voltage->voltage != rdev->pm.current_vddc) {
8a83ec5e 112 radeon_atom_set_voltage(rdev, voltage->voltage, SET_VOLTAGE_TYPE_ASIC_VDDC);
4d60173f 113 rdev->pm.current_vddc = voltage->voltage;
0fcbe947 114 DRM_DEBUG("Setting: v: %d\n", voltage->voltage);
4d60173f
AD		 115 }
116 }
49e02b73 117}
771fe6b9
JG		 118
119/*
3ce0a23d 120 * GART
771fe6b9 121 */
3ce0a23d 122int rv770_pcie_gart_enable(struct radeon_device *rdev)
771fe6b9 123{
3ce0a23d
JG		 124 u32 tmp;
125 int r, i;
771fe6b9 126
4aac0473
JG		 127 if (rdev->gart.table.vram.robj == NULL) {
128 dev_err(rdev->dev, "No VRAM object for PCIE GART.\n");
129 return -EINVAL;
3ce0a23d 130 }
4aac0473
JG		 131 r = radeon_gart_table_vram_pin(rdev);
132 if (r)
3ce0a23d 133 return r;
82568565 134 radeon_gart_restore(rdev);
3ce0a23d
JG		 135 /* Setup L2 cache */
136 WREG32(VM_L2_CNTL, ENABLE_L2_CACHE | ENABLE_L2_FRAGMENT_PROCESSING |
137 ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE |
138 EFFECTIVE_L2_QUEUE_SIZE(7));
139 WREG32(VM_L2_CNTL2, 0);
140 WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2));
141 /* Setup TLB control */
142 tmp = ENABLE_L1_TLB | ENABLE_L1_FRAGMENT_PROCESSING |
143 SYSTEM_ACCESS_MODE_NOT_IN_SYS |
144 SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU |
145 EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5);
146 WREG32(MC_VM_MD_L1_TLB0_CNTL, tmp);
147 WREG32(MC_VM_MD_L1_TLB1_CNTL, tmp);
148 WREG32(MC_VM_MD_L1_TLB2_CNTL, tmp);
149 WREG32(MC_VM_MB_L1_TLB0_CNTL, tmp);
150 WREG32(MC_VM_MB_L1_TLB1_CNTL, tmp);
151 WREG32(MC_VM_MB_L1_TLB2_CNTL, tmp);
152 WREG32(MC_VM_MB_L1_TLB3_CNTL, tmp);
153 WREG32(VM_CONTEXT0_PAGE_TABLE_START_ADDR, rdev->mc.gtt_start >> 12);
1a029b76 154 WREG32(VM_CONTEXT0_PAGE_TABLE_END_ADDR, rdev->mc.gtt_end >> 12);
3ce0a23d
JG		 155 WREG32(VM_CONTEXT0_PAGE_TABLE_BASE_ADDR, rdev->gart.table_addr >> 12);
156 WREG32(VM_CONTEXT0_CNTL, ENABLE_CONTEXT | PAGE_TABLE_DEPTH(0) |
157 RANGE_PROTECTION_FAULT_ENABLE_DEFAULT);
158 WREG32(VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR,
159 (u32)(rdev->dummy_page.addr >> 12));
160 for (i = 1; i < 7; i++)
161 WREG32(VM_CONTEXT0_CNTL + (i * 4), 0);
771fe6b9 162
3ce0a23d
JG		 163 r600_pcie_gart_tlb_flush(rdev);
164 rdev->gart.ready = true;
771fe6b9
JG		 165 return 0;
166}
167
3ce0a23d 168void rv770_pcie_gart_disable(struct radeon_device *rdev)
771fe6b9 169{
3ce0a23d 170 u32 tmp;
4c788679 171 int i, r;
3ce0a23d 172
3ce0a23d
JG		 173 /* Disable all tables */
174 for (i = 0; i < 7; i++)
175 WREG32(VM_CONTEXT0_CNTL + (i * 4), 0);
176
177 /* Setup L2 cache */
178 WREG32(VM_L2_CNTL, ENABLE_L2_FRAGMENT_PROCESSING |
179 EFFECTIVE_L2_QUEUE_SIZE(7));
180 WREG32(VM_L2_CNTL2, 0);
181 WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2));
182 /* Setup TLB control */
183 tmp = EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5);
184 WREG32(MC_VM_MD_L1_TLB0_CNTL, tmp);
185 WREG32(MC_VM_MD_L1_TLB1_CNTL, tmp);
186 WREG32(MC_VM_MD_L1_TLB2_CNTL, tmp);
187 WREG32(MC_VM_MB_L1_TLB0_CNTL, tmp);
188 WREG32(MC_VM_MB_L1_TLB1_CNTL, tmp);
189 WREG32(MC_VM_MB_L1_TLB2_CNTL, tmp);
190 WREG32(MC_VM_MB_L1_TLB3_CNTL, tmp);
4aac0473 191 if (rdev->gart.table.vram.robj) {
4c788679
JG		 192 r = radeon_bo_reserve(rdev->gart.table.vram.robj, false);
193 if (likely(r == 0)) {
194 radeon_bo_kunmap(rdev->gart.table.vram.robj);
195 radeon_bo_unpin(rdev->gart.table.vram.robj);
196 radeon_bo_unreserve(rdev->gart.table.vram.robj);
197 }
4aac0473
JG		 198 }
199}
200
201void rv770_pcie_gart_fini(struct radeon_device *rdev)
202{
f9274562 203 radeon_gart_fini(rdev);
4aac0473
JG		 204 rv770_pcie_gart_disable(rdev);
205 radeon_gart_table_vram_free(rdev);
771fe6b9
JG		 206}
207
208
1a029b76
JG		 209void rv770_agp_enable(struct radeon_device *rdev)
210{
211 u32 tmp;
212 int i;
213
214 /* Setup L2 cache */
215 WREG32(VM_L2_CNTL, ENABLE_L2_CACHE | ENABLE_L2_FRAGMENT_PROCESSING |
216 ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE |
217 EFFECTIVE_L2_QUEUE_SIZE(7));
218 WREG32(VM_L2_CNTL2, 0);
219 WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2));
220 /* Setup TLB control */
221 tmp = ENABLE_L1_TLB | ENABLE_L1_FRAGMENT_PROCESSING |
222 SYSTEM_ACCESS_MODE_NOT_IN_SYS |
223 SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU |
224 EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5);
225 WREG32(MC_VM_MD_L1_TLB0_CNTL, tmp);
226 WREG32(MC_VM_MD_L1_TLB1_CNTL, tmp);
227 WREG32(MC_VM_MD_L1_TLB2_CNTL, tmp);
228 WREG32(MC_VM_MB_L1_TLB0_CNTL, tmp);
229 WREG32(MC_VM_MB_L1_TLB1_CNTL, tmp);
230 WREG32(MC_VM_MB_L1_TLB2_CNTL, tmp);
231 WREG32(MC_VM_MB_L1_TLB3_CNTL, tmp);
232 for (i = 0; i < 7; i++)
233 WREG32(VM_CONTEXT0_CNTL + (i * 4), 0);
234}
235
a3c1945a 236static void rv770_mc_program(struct radeon_device *rdev)
771fe6b9 237{
a3c1945a 238 struct rv515_mc_save save;
3ce0a23d
JG		 239 u32 tmp;
240 int i, j;
241
242 /* Initialize HDP */
243 for (i = 0, j = 0; i < 32; i++, j += 0x18) {
244 WREG32((0x2c14 + j), 0x00000000);
245 WREG32((0x2c18 + j), 0x00000000);
246 WREG32((0x2c1c + j), 0x00000000);
247 WREG32((0x2c20 + j), 0x00000000);
248 WREG32((0x2c24 + j), 0x00000000);
249 }
812d0469
AD		 250 /* r7xx hw bug. Read from HDP_DEBUG1 rather
251 * than writing to HDP_REG_COHERENCY_FLUSH_CNTL
252 */
253 tmp = RREG32(HDP_DEBUG1);
3ce0a23d 254
a3c1945a 255 rv515_mc_stop(rdev, &save);
3ce0a23d 256 if (r600_mc_wait_for_idle(rdev)) {
a3c1945a 257 dev_warn(rdev->dev, "Wait for MC idle timedout !\n");
3ce0a23d 258 }
3ce0a23d
JG		 259 /* Lockout access through VGA aperture*/
260 WREG32(VGA_HDP_CONTROL, VGA_MEMORY_DISABLE);
3ce0a23d 261 /* Update configuration */
1a029b76
JG		 262 if (rdev->flags & RADEON_IS_AGP) {
263 if (rdev->mc.vram_start < rdev->mc.gtt_start) {
264 /* VRAM before AGP */
265 WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR,
266 rdev->mc.vram_start >> 12);
267 WREG32(MC_VM_SYSTEM_APERTURE_HIGH_ADDR,
268 rdev->mc.gtt_end >> 12);
269 } else {
270 /* VRAM after AGP */
271 WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR,
272 rdev->mc.gtt_start >> 12);
273 WREG32(MC_VM_SYSTEM_APERTURE_HIGH_ADDR,
274 rdev->mc.vram_end >> 12);
275 }
276 } else {
277 WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR,
278 rdev->mc.vram_start >> 12);
279 WREG32(MC_VM_SYSTEM_APERTURE_HIGH_ADDR,
280 rdev->mc.vram_end >> 12);
281 }
3ce0a23d 282 WREG32(MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR, 0);
1a029b76 283 tmp = ((rdev->mc.vram_end >> 24) & 0xFFFF) << 16;
3ce0a23d
JG		 284 tmp |= ((rdev->mc.vram_start >> 24) & 0xFFFF);
285 WREG32(MC_VM_FB_LOCATION, tmp);
286 WREG32(HDP_NONSURFACE_BASE, (rdev->mc.vram_start >> 8));
287 WREG32(HDP_NONSURFACE_INFO, (2 << 7));
46fcd2b3 288 WREG32(HDP_NONSURFACE_SIZE, 0x3FFFFFFF);
3ce0a23d 289 if (rdev->flags & RADEON_IS_AGP) {
1a029b76 290 WREG32(MC_VM_AGP_TOP, rdev->mc.gtt_end >> 16);
3ce0a23d
JG		 291 WREG32(MC_VM_AGP_BOT, rdev->mc.gtt_start >> 16);
292 WREG32(MC_VM_AGP_BASE, rdev->mc.agp_base >> 22);
293 } else {
294 WREG32(MC_VM_AGP_BASE, 0);
295 WREG32(MC_VM_AGP_TOP, 0x0FFFFFFF);
296 WREG32(MC_VM_AGP_BOT, 0x0FFFFFFF);
297 }
3ce0a23d 298 if (r600_mc_wait_for_idle(rdev)) {
a3c1945a 299 dev_warn(rdev->dev, "Wait for MC idle timedout !\n");
3ce0a23d 300 }
a3c1945a 301 rv515_mc_resume(rdev, &save);
698443d9
DA		 302 /* we need to own VRAM, so turn off the VGA renderer here
303 * to stop it overwriting our objects */
d39c3b89 304 rv515_vga_render_disable(rdev);
771fe6b9
JG		 305}
306
3ce0a23d
JG		 307
308/*
309 * CP.
310 */
311void r700_cp_stop(struct radeon_device *rdev)
771fe6b9 312{
53595338 313 radeon_ttm_set_active_vram_size(rdev, rdev->mc.visible_vram_size);
3ce0a23d 314 WREG32(CP_ME_CNTL, (CP_ME_HALT | CP_PFP_HALT));
724c80e1 315 WREG32(SCRATCH_UMSK, 0);
771fe6b9
JG		 316}
317
3ce0a23d 318static int rv770_cp_load_microcode(struct radeon_device *rdev)
771fe6b9 319{
3ce0a23d
JG		 320 const __be32 *fw_data;
321 int i;
322
323 if (!rdev->me_fw || !rdev->pfp_fw)
324 return -EINVAL;
325
326 r700_cp_stop(rdev);
4eace7fd
CC		 327 WREG32(CP_RB_CNTL,
328#ifdef __BIG_ENDIAN
329 BUF_SWAP_32BIT |
330#endif
331 RB_NO_UPDATE | RB_BLKSZ(15) | RB_BUFSZ(3));
3ce0a23d
JG		 332
333 /* Reset cp */
334 WREG32(GRBM_SOFT_RESET, SOFT_RESET_CP);
335 RREG32(GRBM_SOFT_RESET);
336 mdelay(15);
337 WREG32(GRBM_SOFT_RESET, 0);
338
339 fw_data = (const __be32 *)rdev->pfp_fw->data;
340 WREG32(CP_PFP_UCODE_ADDR, 0);
341 for (i = 0; i < R700_PFP_UCODE_SIZE; i++)
342 WREG32(CP_PFP_UCODE_DATA, be32_to_cpup(fw_data++));
343 WREG32(CP_PFP_UCODE_ADDR, 0);
344
345 fw_data = (const __be32 *)rdev->me_fw->data;
346 WREG32(CP_ME_RAM_WADDR, 0);
347 for (i = 0; i < R700_PM4_UCODE_SIZE; i++)
348 WREG32(CP_ME_RAM_DATA, be32_to_cpup(fw_data++));
349
350 WREG32(CP_PFP_UCODE_ADDR, 0);
351 WREG32(CP_ME_RAM_WADDR, 0);
352 WREG32(CP_ME_RAM_RADDR, 0);
353 return 0;
771fe6b9
JG		 354}
355
fe251e2f
AD		 356void r700_cp_fini(struct radeon_device *rdev)
357{
358 r700_cp_stop(rdev);
359 radeon_ring_fini(rdev);
360}
771fe6b9
JG		 361
362/*
3ce0a23d 363 * Core functions
771fe6b9 364 */
d03f5d59
AD		 365static u32 r700_get_tile_pipe_to_backend_map(struct radeon_device *rdev,
366 u32 num_tile_pipes,
367 u32 num_backends,
368 u32 backend_disable_mask)
771fe6b9 369{
3ce0a23d
JG		 370 u32 backend_map = 0;
371 u32 enabled_backends_mask;
372 u32 enabled_backends_count;
373 u32 cur_pipe;
374 u32 swizzle_pipe[R7XX_MAX_PIPES];
375 u32 cur_backend;
376 u32 i;
d03f5d59 377 bool force_no_swizzle;
3ce0a23d
JG		 378
379 if (num_tile_pipes > R7XX_MAX_PIPES)
380 num_tile_pipes = R7XX_MAX_PIPES;
381 if (num_tile_pipes < 1)
382 num_tile_pipes = 1;
383 if (num_backends > R7XX_MAX_BACKENDS)
384 num_backends = R7XX_MAX_BACKENDS;
385 if (num_backends < 1)
386 num_backends = 1;
387
388 enabled_backends_mask = 0;
389 enabled_backends_count = 0;
390 for (i = 0; i < R7XX_MAX_BACKENDS; ++i) {
391 if (((backend_disable_mask >> i) & 1) == 0) {
392 enabled_backends_mask |= (1 << i);
393 ++enabled_backends_count;
394 }
395 if (enabled_backends_count == num_backends)
396 break;
397 }
398
399 if (enabled_backends_count == 0) {
400 enabled_backends_mask = 1;
401 enabled_backends_count = 1;
402 }
403
404 if (enabled_backends_count != num_backends)
405 num_backends = enabled_backends_count;
406
d03f5d59
AD		 407 switch (rdev->family) {
408 case CHIP_RV770:
409 case CHIP_RV730:
410 force_no_swizzle = false;
411 break;
412 case CHIP_RV710:
413 case CHIP_RV740:
414 default:
415 force_no_swizzle = true;
416 break;
417 }
418
3ce0a23d
JG		 419 memset((uint8_t *)&swizzle_pipe[0], 0, sizeof(u32) * R7XX_MAX_PIPES);
420 switch (num_tile_pipes) {
421 case 1:
422 swizzle_pipe[0] = 0;
423 break;
424 case 2:
425 swizzle_pipe[0] = 0;
426 swizzle_pipe[1] = 1;
427 break;
428 case 3:
d03f5d59
AD		 429 if (force_no_swizzle) {
430 swizzle_pipe[0] = 0;
431 swizzle_pipe[1] = 1;
432 swizzle_pipe[2] = 2;
433 } else {
434 swizzle_pipe[0] = 0;
435 swizzle_pipe[1] = 2;
436 swizzle_pipe[2] = 1;
437 }
3ce0a23d
JG		 438 break;
439 case 4:
d03f5d59
AD		 440 if (force_no_swizzle) {
441 swizzle_pipe[0] = 0;
442 swizzle_pipe[1] = 1;
443 swizzle_pipe[2] = 2;
444 swizzle_pipe[3] = 3;
445 } else {
446 swizzle_pipe[0] = 0;
447 swizzle_pipe[1] = 2;
448 swizzle_pipe[2] = 3;
449 swizzle_pipe[3] = 1;
450 }
3ce0a23d
JG		 451 break;
452 case 5:
d03f5d59
AD		 453 if (force_no_swizzle) {
454 swizzle_pipe[0] = 0;
455 swizzle_pipe[1] = 1;
456 swizzle_pipe[2] = 2;
457 swizzle_pipe[3] = 3;
458 swizzle_pipe[4] = 4;
459 } else {
460 swizzle_pipe[0] = 0;
461 swizzle_pipe[1] = 2;
462 swizzle_pipe[2] = 4;
463 swizzle_pipe[3] = 1;
464 swizzle_pipe[4] = 3;
465 }
3ce0a23d
JG		 466 break;
467 case 6:
d03f5d59
AD		 468 if (force_no_swizzle) {
469 swizzle_pipe[0] = 0;
470 swizzle_pipe[1] = 1;
471 swizzle_pipe[2] = 2;
472 swizzle_pipe[3] = 3;
473 swizzle_pipe[4] = 4;
474 swizzle_pipe[5] = 5;
475 } else {
476 swizzle_pipe[0] = 0;
477 swizzle_pipe[1] = 2;
478 swizzle_pipe[2] = 4;
479 swizzle_pipe[3] = 5;
480 swizzle_pipe[4] = 3;
481 swizzle_pipe[5] = 1;
482 }
3ce0a23d
JG		 483 break;
484 case 7:
d03f5d59
AD		 485 if (force_no_swizzle) {
486 swizzle_pipe[0] = 0;
487 swizzle_pipe[1] = 1;
488 swizzle_pipe[2] = 2;
489 swizzle_pipe[3] = 3;
490 swizzle_pipe[4] = 4;
491 swizzle_pipe[5] = 5;
492 swizzle_pipe[6] = 6;
493 } else {
494 swizzle_pipe[0] = 0;
495 swizzle_pipe[1] = 2;
496 swizzle_pipe[2] = 4;
497 swizzle_pipe[3] = 6;
498 swizzle_pipe[4] = 3;
499 swizzle_pipe[5] = 1;
500 swizzle_pipe[6] = 5;
501 }
3ce0a23d
JG		 502 break;
503 case 8:
d03f5d59
AD		 504 if (force_no_swizzle) {
505 swizzle_pipe[0] = 0;
506 swizzle_pipe[1] = 1;
507 swizzle_pipe[2] = 2;
508 swizzle_pipe[3] = 3;
509 swizzle_pipe[4] = 4;
510 swizzle_pipe[5] = 5;
511 swizzle_pipe[6] = 6;
512 swizzle_pipe[7] = 7;
513 } else {
514 swizzle_pipe[0] = 0;
515 swizzle_pipe[1] = 2;
516 swizzle_pipe[2] = 4;
517 swizzle_pipe[3] = 6;
518 swizzle_pipe[4] = 3;
519 swizzle_pipe[5] = 1;
520 swizzle_pipe[6] = 7;
521 swizzle_pipe[7] = 5;
522 }
3ce0a23d
JG		 523 break;
524 }
525
526 cur_backend = 0;
527 for (cur_pipe = 0; cur_pipe < num_tile_pipes; ++cur_pipe) {
528 while (((1 << cur_backend) & enabled_backends_mask) == 0)
529 cur_backend = (cur_backend + 1) % R7XX_MAX_BACKENDS;
530
531 backend_map |= (u32)(((cur_backend & 3) << (swizzle_pipe[cur_pipe] * 2)));
532
533 cur_backend = (cur_backend + 1) % R7XX_MAX_BACKENDS;
534 }
535
536 return backend_map;
771fe6b9
JG		 537}
538
9535ab73
AD		 539static void rv770_program_channel_remap(struct radeon_device *rdev)
540{
541 u32 tcp_chan_steer, mc_shared_chremap, tmp;
542 bool force_no_swizzle;
543
544 switch (rdev->family) {
545 case CHIP_RV770:
546 case CHIP_RV730:
547 force_no_swizzle = false;
548 break;
549 case CHIP_RV710:
550 case CHIP_RV740:
551 default:
552 force_no_swizzle = true;
553 break;
554 }
555
556 tmp = RREG32(MC_SHARED_CHMAP);
557 switch ((tmp & NOOFCHAN_MASK) >> NOOFCHAN_SHIFT) {
558 case 0:
559 case 1:
560 default:
561 /* default mapping */
562 mc_shared_chremap = 0x00fac688;
563 break;
564 case 2:
565 case 3:
566 if (force_no_swizzle)
567 mc_shared_chremap = 0x00fac688;
568 else
569 mc_shared_chremap = 0x00bbc298;
570 break;
571 }
572
573 if (rdev->family == CHIP_RV740)
574 tcp_chan_steer = 0x00ef2a60;
575 else
576 tcp_chan_steer = 0x00fac688;
577
daf54f1f
AD		 578 /* RV770 CE has special chremap setup */
579 if (rdev->pdev->device == 0x944e) {
580 tcp_chan_steer = 0x00b08b08;
581 mc_shared_chremap = 0x00b08b08;
582 }
583
9535ab73
AD		 584 WREG32(TCP_CHAN_STEER, tcp_chan_steer);
585 WREG32(MC_SHARED_CHREMAP, mc_shared_chremap);
586}
587
3ce0a23d 588static void rv770_gpu_init(struct radeon_device *rdev)
771fe6b9 589{
3ce0a23d 590 int i, j, num_qd_pipes;
d03f5d59 591 u32 ta_aux_cntl;
3ce0a23d
JG		 592 u32 sx_debug_1;
593 u32 smx_dc_ctl0;
d03f5d59 594 u32 db_debug3;
3ce0a23d
JG		 595 u32 num_gs_verts_per_thread;
596 u32 vgt_gs_per_es;
597 u32 gs_prim_buffer_depth = 0;
598 u32 sq_ms_fifo_sizes;
599 u32 sq_config;
600 u32 sq_thread_resource_mgmt;
601 u32 hdp_host_path_cntl;
602 u32 sq_dyn_gpr_size_simd_ab_0;
603 u32 backend_map;
604 u32 gb_tiling_config = 0;
605 u32 cc_rb_backend_disable = 0;
606 u32 cc_gc_shader_pipe_config = 0;
607 u32 mc_arb_ramcfg;
608 u32 db_debug4;
771fe6b9 609
3ce0a23d
JG		 610 /* setup chip specs */
611 switch (rdev->family) {
612 case CHIP_RV770:
613 rdev->config.rv770.max_pipes = 4;
614 rdev->config.rv770.max_tile_pipes = 8;
615 rdev->config.rv770.max_simds = 10;
616 rdev->config.rv770.max_backends = 4;
617 rdev->config.rv770.max_gprs = 256;
618 rdev->config.rv770.max_threads = 248;
619 rdev->config.rv770.max_stack_entries = 512;
620 rdev->config.rv770.max_hw_contexts = 8;
621 rdev->config.rv770.max_gs_threads = 16 * 2;
622 rdev->config.rv770.sx_max_export_size = 128;
623 rdev->config.rv770.sx_max_export_pos_size = 16;
624 rdev->config.rv770.sx_max_export_smx_size = 112;
625 rdev->config.rv770.sq_num_cf_insts = 2;
626
627 rdev->config.rv770.sx_num_of_sets = 7;
628 rdev->config.rv770.sc_prim_fifo_size = 0xF9;
629 rdev->config.rv770.sc_hiz_tile_fifo_size = 0x30;
630 rdev->config.rv770.sc_earlyz_tile_fifo_fize = 0x130;
631 break;
632 case CHIP_RV730:
633 rdev->config.rv770.max_pipes = 2;
634 rdev->config.rv770.max_tile_pipes = 4;
635 rdev->config.rv770.max_simds = 8;
636 rdev->config.rv770.max_backends = 2;
637 rdev->config.rv770.max_gprs = 128;
638 rdev->config.rv770.max_threads = 248;
639 rdev->config.rv770.max_stack_entries = 256;
640 rdev->config.rv770.max_hw_contexts = 8;
641 rdev->config.rv770.max_gs_threads = 16 * 2;
642 rdev->config.rv770.sx_max_export_size = 256;
643 rdev->config.rv770.sx_max_export_pos_size = 32;
644 rdev->config.rv770.sx_max_export_smx_size = 224;
645 rdev->config.rv770.sq_num_cf_insts = 2;
646
647 rdev->config.rv770.sx_num_of_sets = 7;
648 rdev->config.rv770.sc_prim_fifo_size = 0xf9;
649 rdev->config.rv770.sc_hiz_tile_fifo_size = 0x30;
650 rdev->config.rv770.sc_earlyz_tile_fifo_fize = 0x130;
651 if (rdev->config.rv770.sx_max_export_pos_size > 16) {
652 rdev->config.rv770.sx_max_export_pos_size -= 16;
653 rdev->config.rv770.sx_max_export_smx_size += 16;
654 }
655 break;
656 case CHIP_RV710:
657 rdev->config.rv770.max_pipes = 2;
658 rdev->config.rv770.max_tile_pipes = 2;
659 rdev->config.rv770.max_simds = 2;
660 rdev->config.rv770.max_backends = 1;
661 rdev->config.rv770.max_gprs = 256;
662 rdev->config.rv770.max_threads = 192;
663 rdev->config.rv770.max_stack_entries = 256;
664 rdev->config.rv770.max_hw_contexts = 4;
665 rdev->config.rv770.max_gs_threads = 8 * 2;
666 rdev->config.rv770.sx_max_export_size = 128;
667 rdev->config.rv770.sx_max_export_pos_size = 16;
668 rdev->config.rv770.sx_max_export_smx_size = 112;
669 rdev->config.rv770.sq_num_cf_insts = 1;
670
671 rdev->config.rv770.sx_num_of_sets = 7;
672 rdev->config.rv770.sc_prim_fifo_size = 0x40;
673 rdev->config.rv770.sc_hiz_tile_fifo_size = 0x30;
674 rdev->config.rv770.sc_earlyz_tile_fifo_fize = 0x130;
675 break;
676 case CHIP_RV740:
677 rdev->config.rv770.max_pipes = 4;
678 rdev->config.rv770.max_tile_pipes = 4;
679 rdev->config.rv770.max_simds = 8;
680 rdev->config.rv770.max_backends = 4;
681 rdev->config.rv770.max_gprs = 256;
682 rdev->config.rv770.max_threads = 248;
683 rdev->config.rv770.max_stack_entries = 512;
684 rdev->config.rv770.max_hw_contexts = 8;
685 rdev->config.rv770.max_gs_threads = 16 * 2;
686 rdev->config.rv770.sx_max_export_size = 256;
687 rdev->config.rv770.sx_max_export_pos_size = 32;
688 rdev->config.rv770.sx_max_export_smx_size = 224;
689 rdev->config.rv770.sq_num_cf_insts = 2;
690
691 rdev->config.rv770.sx_num_of_sets = 7;
692 rdev->config.rv770.sc_prim_fifo_size = 0x100;
693 rdev->config.rv770.sc_hiz_tile_fifo_size = 0x30;
694 rdev->config.rv770.sc_earlyz_tile_fifo_fize = 0x130;
695
696 if (rdev->config.rv770.sx_max_export_pos_size > 16) {
697 rdev->config.rv770.sx_max_export_pos_size -= 16;
698 rdev->config.rv770.sx_max_export_smx_size += 16;
699 }
700 break;
701 default:
702 break;
703 }
704
705 /* Initialize HDP */
706 j = 0;
707 for (i = 0; i < 32; i++) {
708 WREG32((0x2c14 + j), 0x00000000);
709 WREG32((0x2c18 + j), 0x00000000);
710 WREG32((0x2c1c + j), 0x00000000);
711 WREG32((0x2c20 + j), 0x00000000);
712 WREG32((0x2c24 + j), 0x00000000);
713 j += 0x18;
714 }
715
716 WREG32(GRBM_CNTL, GRBM_READ_TIMEOUT(0xff));
717
718 /* setup tiling, simd, pipe config */
719 mc_arb_ramcfg = RREG32(MC_ARB_RAMCFG);
720
721 switch (rdev->config.rv770.max_tile_pipes) {
722 case 1:
d03f5d59 723 default:
3ce0a23d
JG		 724 gb_tiling_config |= PIPE_TILING(0);
725 break;
726 case 2:
727 gb_tiling_config |= PIPE_TILING(1);
728 break;
729 case 4:
730 gb_tiling_config |= PIPE_TILING(2);
731 break;
732 case 8:
733 gb_tiling_config |= PIPE_TILING(3);
3ce0a23d
JG		 734 break;
735 }
d03f5d59 736 rdev->config.rv770.tiling_npipes = rdev->config.rv770.max_tile_pipes;
3ce0a23d
JG		 737
738 if (rdev->family == CHIP_RV770)
739 gb_tiling_config |= BANK_TILING(1);
740 else
e29649db 741 gb_tiling_config |= BANK_TILING((mc_arb_ramcfg & NOOFBANK_MASK) >> NOOFBANK_SHIFT);
961fb597 742 rdev->config.rv770.tiling_nbanks = 4 << ((gb_tiling_config >> 4) & 0x3);
881fe6c1
AD		 743 gb_tiling_config |= GROUP_SIZE((mc_arb_ramcfg & BURSTLENGTH_MASK) >> BURSTLENGTH_SHIFT);
744 if ((mc_arb_ramcfg & BURSTLENGTH_MASK) >> BURSTLENGTH_SHIFT)
745 rdev->config.rv770.tiling_group_size = 512;
746 else
747 rdev->config.rv770.tiling_group_size = 256;
e29649db 748 if (((mc_arb_ramcfg & NOOFROWS_MASK) >> NOOFROWS_SHIFT) > 3) {
3ce0a23d
JG		 749 gb_tiling_config |= ROW_TILING(3);
750 gb_tiling_config |= SAMPLE_SPLIT(3);
751 } else {
752 gb_tiling_config |=
753 ROW_TILING(((mc_arb_ramcfg & NOOFROWS_MASK) >> NOOFROWS_SHIFT));
754 gb_tiling_config |=
755 SAMPLE_SPLIT(((mc_arb_ramcfg & NOOFROWS_MASK) >> NOOFROWS_SHIFT));
756 }
757
758 gb_tiling_config |= BANK_SWAPS(1);
759
d03f5d59
AD		 760 cc_rb_backend_disable = RREG32(CC_RB_BACKEND_DISABLE) & 0x00ff0000;
761 cc_rb_backend_disable |=
762 BACKEND_DISABLE((R7XX_MAX_BACKENDS_MASK << rdev->config.rv770.max_backends) & R7XX_MAX_BACKENDS_MASK);
3ce0a23d 763
d03f5d59
AD		 764 cc_gc_shader_pipe_config = RREG32(CC_GC_SHADER_PIPE_CONFIG) & 0xffffff00;
765 cc_gc_shader_pipe_config |=
3ce0a23d
JG		 766 INACTIVE_QD_PIPES((R7XX_MAX_PIPES_MASK << rdev->config.rv770.max_pipes) & R7XX_MAX_PIPES_MASK);
767 cc_gc_shader_pipe_config |=
768 INACTIVE_SIMDS((R7XX_MAX_SIMDS_MASK << rdev->config.rv770.max_simds) & R7XX_MAX_SIMDS_MASK);
769
d03f5d59
AD		 770 if (rdev->family == CHIP_RV740)
771 backend_map = 0x28;
772 else
773 backend_map = r700_get_tile_pipe_to_backend_map(rdev,
774 rdev->config.rv770.max_tile_pipes,
775 (R7XX_MAX_BACKENDS -
776 r600_count_pipe_bits((cc_rb_backend_disable &
777 R7XX_MAX_BACKENDS_MASK) >> 16)),
778 (cc_rb_backend_disable >> 16));
d03f5d59 779
e7aeeba6 780 rdev->config.rv770.tile_config = gb_tiling_config;
e55b9422 781 rdev->config.rv770.backend_map = backend_map;
e7aeeba6 782 gb_tiling_config |= BACKEND_MAP(backend_map);
3ce0a23d
JG		 783
784 WREG32(GB_TILING_CONFIG, gb_tiling_config);
785 WREG32(DCP_TILING_CONFIG, (gb_tiling_config & 0xffff));
786 WREG32(HDP_TILING_CONFIG, (gb_tiling_config & 0xffff));
787
9535ab73
AD		 788 rv770_program_channel_remap(rdev);
789
3ce0a23d
JG		 790 WREG32(CC_RB_BACKEND_DISABLE, cc_rb_backend_disable);
791 WREG32(CC_GC_SHADER_PIPE_CONFIG, cc_gc_shader_pipe_config);
f867c60d 792 WREG32(GC_USER_SHADER_PIPE_CONFIG, cc_gc_shader_pipe_config);
d03f5d59 793 WREG32(CC_SYS_RB_BACKEND_DISABLE, cc_rb_backend_disable);
3ce0a23d 794
3ce0a23d
JG		 795 WREG32(CGTS_SYS_TCC_DISABLE, 0);
796 WREG32(CGTS_TCC_DISABLE, 0);
f867c60d
AD		 797 WREG32(CGTS_USER_SYS_TCC_DISABLE, 0);
798 WREG32(CGTS_USER_TCC_DISABLE, 0);
3ce0a23d
JG		 799
800 num_qd_pipes =
d03f5d59 801 R7XX_MAX_PIPES - r600_count_pipe_bits((cc_gc_shader_pipe_config & INACTIVE_QD_PIPES_MASK) >> 8);
3ce0a23d
JG		 802 WREG32(VGT_OUT_DEALLOC_CNTL, (num_qd_pipes * 4) & DEALLOC_DIST_MASK);
803 WREG32(VGT_VERTEX_REUSE_BLOCK_CNTL, ((num_qd_pipes * 4) - 2) & VTX_REUSE_DEPTH_MASK);
804
805 /* set HW defaults for 3D engine */
806 WREG32(CP_QUEUE_THRESHOLDS, (ROQ_IB1_START(0x16) |
e29649db 807 ROQ_IB2_START(0x2b)));
3ce0a23d
JG		 808
809 WREG32(CP_MEQ_THRESHOLDS, STQ_SPLIT(0x30));
810
d03f5d59
AD		 811 ta_aux_cntl = RREG32(TA_CNTL_AUX);
812 WREG32(TA_CNTL_AUX, ta_aux_cntl | DISABLE_CUBE_ANISO);
3ce0a23d
JG		 813
814 sx_debug_1 = RREG32(SX_DEBUG_1);
815 sx_debug_1 |= ENABLE_NEW_SMX_ADDRESS;
816 WREG32(SX_DEBUG_1, sx_debug_1);
817
818 smx_dc_ctl0 = RREG32(SMX_DC_CTL0);
819 smx_dc_ctl0 &= ~CACHE_DEPTH(0x1ff);
820 smx_dc_ctl0 |= CACHE_DEPTH((rdev->config.rv770.sx_num_of_sets * 64) - 1);
821 WREG32(SMX_DC_CTL0, smx_dc_ctl0);
822
d03f5d59
AD		 823 if (rdev->family != CHIP_RV740)
824 WREG32(SMX_EVENT_CTL, (ES_FLUSH_CTL(4) |
825 GS_FLUSH_CTL(4) |
826 ACK_FLUSH_CTL(3) |
827 SYNC_FLUSH_CTL));
3ce0a23d 828
d03f5d59
AD		 829 db_debug3 = RREG32(DB_DEBUG3);
830 db_debug3 &= ~DB_CLK_OFF_DELAY(0x1f);
831 switch (rdev->family) {
832 case CHIP_RV770:
833 case CHIP_RV740:
834 db_debug3 |= DB_CLK_OFF_DELAY(0x1f);
835 break;
836 case CHIP_RV710:
837 case CHIP_RV730:
838 default:
839 db_debug3 |= DB_CLK_OFF_DELAY(2);
840 break;
841 }
842 WREG32(DB_DEBUG3, db_debug3);
843
844 if (rdev->family != CHIP_RV770) {
3ce0a23d
JG		 845 db_debug4 = RREG32(DB_DEBUG4);
846 db_debug4 |= DISABLE_TILE_COVERED_FOR_PS_ITER;
847 WREG32(DB_DEBUG4, db_debug4);
848 }
849
850 WREG32(SX_EXPORT_BUFFER_SIZES, (COLOR_BUFFER_SIZE((rdev->config.rv770.sx_max_export_size / 4) - 1) |
e29649db
AD		 851 POSITION_BUFFER_SIZE((rdev->config.rv770.sx_max_export_pos_size / 4) - 1) |
852 SMX_BUFFER_SIZE((rdev->config.rv770.sx_max_export_smx_size / 4) - 1)));
3ce0a23d
JG		 853
854 WREG32(PA_SC_FIFO_SIZE, (SC_PRIM_FIFO_SIZE(rdev->config.rv770.sc_prim_fifo_size) |
e29649db
AD		 855 SC_HIZ_TILE_FIFO_SIZE(rdev->config.rv770.sc_hiz_tile_fifo_size) |
856 SC_EARLYZ_TILE_FIFO_SIZE(rdev->config.rv770.sc_earlyz_tile_fifo_fize)));
3ce0a23d
JG		 857
858 WREG32(PA_SC_MULTI_CHIP_CNTL, 0);
859
860 WREG32(VGT_NUM_INSTANCES, 1);
861
862 WREG32(SPI_CONFIG_CNTL, GPR_WRITE_PRIORITY(0));
863
864 WREG32(SPI_CONFIG_CNTL_1, VTX_DONE_DELAY(4));
865
866 WREG32(CP_PERFMON_CNTL, 0);
867
868 sq_ms_fifo_sizes = (CACHE_FIFO_SIZE(16 * rdev->config.rv770.sq_num_cf_insts) |
869 DONE_FIFO_HIWATER(0xe0) |
870 ALU_UPDATE_FIFO_HIWATER(0x8));
871 switch (rdev->family) {
872 case CHIP_RV770:
3ce0a23d
JG		 873 case CHIP_RV730:
874 case CHIP_RV710:
d03f5d59
AD		 875 sq_ms_fifo_sizes |= FETCH_FIFO_HIWATER(0x1);
876 break;
3ce0a23d
JG		 877 case CHIP_RV740:
878 default:
879 sq_ms_fifo_sizes |= FETCH_FIFO_HIWATER(0x4);
880 break;
881 }
882 WREG32(SQ_MS_FIFO_SIZES, sq_ms_fifo_sizes);
883
884 /* SQ_CONFIG, SQ_GPR_RESOURCE_MGMT, SQ_THREAD_RESOURCE_MGMT, SQ_STACK_RESOURCE_MGMT
885 * should be adjusted as needed by the 2D/3D drivers. This just sets default values
886 */
887 sq_config = RREG32(SQ_CONFIG);
888 sq_config &= ~(PS_PRIO(3) |
889 VS_PRIO(3) |
890 GS_PRIO(3) |
891 ES_PRIO(3));
892 sq_config |= (DX9_CONSTS |
893 VC_ENABLE |
894 EXPORT_SRC_C |
895 PS_PRIO(0) |
896 VS_PRIO(1) |
897 GS_PRIO(2) |
898 ES_PRIO(3));
899 if (rdev->family == CHIP_RV710)
900 /* no vertex cache */
901 sq_config &= ~VC_ENABLE;
902
903 WREG32(SQ_CONFIG, sq_config);
904
905 WREG32(SQ_GPR_RESOURCE_MGMT_1, (NUM_PS_GPRS((rdev->config.rv770.max_gprs * 24)/64) |
fe62e1a4
DA		 906 NUM_VS_GPRS((rdev->config.rv770.max_gprs * 24)/64) |
907 NUM_CLAUSE_TEMP_GPRS(((rdev->config.rv770.max_gprs * 24)/64)/2)));
3ce0a23d
JG		 908
909 WREG32(SQ_GPR_RESOURCE_MGMT_2, (NUM_GS_GPRS((rdev->config.rv770.max_gprs * 7)/64) |
fe62e1a4 910 NUM_ES_GPRS((rdev->config.rv770.max_gprs * 7)/64)));
3ce0a23d
JG		 911
912 sq_thread_resource_mgmt = (NUM_PS_THREADS((rdev->config.rv770.max_threads * 4)/8) |
913 NUM_VS_THREADS((rdev->config.rv770.max_threads * 2)/8) |
914 NUM_ES_THREADS((rdev->config.rv770.max_threads * 1)/8));
915 if (((rdev->config.rv770.max_threads * 1) / 8) > rdev->config.rv770.max_gs_threads)
916 sq_thread_resource_mgmt |= NUM_GS_THREADS(rdev->config.rv770.max_gs_threads);
917 else
918 sq_thread_resource_mgmt |= NUM_GS_THREADS((rdev->config.rv770.max_gs_threads * 1)/8);
919 WREG32(SQ_THREAD_RESOURCE_MGMT, sq_thread_resource_mgmt);
920
921 WREG32(SQ_STACK_RESOURCE_MGMT_1, (NUM_PS_STACK_ENTRIES((rdev->config.rv770.max_stack_entries * 1)/4) |
922 NUM_VS_STACK_ENTRIES((rdev->config.rv770.max_stack_entries * 1)/4)));
923
924 WREG32(SQ_STACK_RESOURCE_MGMT_2, (NUM_GS_STACK_ENTRIES((rdev->config.rv770.max_stack_entries * 1)/4) |
925 NUM_ES_STACK_ENTRIES((rdev->config.rv770.max_stack_entries * 1)/4)));
926
927 sq_dyn_gpr_size_simd_ab_0 = (SIMDA_RING0((rdev->config.rv770.max_gprs * 38)/64) |
928 SIMDA_RING1((rdev->config.rv770.max_gprs * 38)/64) |
929 SIMDB_RING0((rdev->config.rv770.max_gprs * 38)/64) |
930 SIMDB_RING1((rdev->config.rv770.max_gprs * 38)/64));
931
932 WREG32(SQ_DYN_GPR_SIZE_SIMD_AB_0, sq_dyn_gpr_size_simd_ab_0);
933 WREG32(SQ_DYN_GPR_SIZE_SIMD_AB_1, sq_dyn_gpr_size_simd_ab_0);
934 WREG32(SQ_DYN_GPR_SIZE_SIMD_AB_2, sq_dyn_gpr_size_simd_ab_0);
935 WREG32(SQ_DYN_GPR_SIZE_SIMD_AB_3, sq_dyn_gpr_size_simd_ab_0);
936 WREG32(SQ_DYN_GPR_SIZE_SIMD_AB_4, sq_dyn_gpr_size_simd_ab_0);
937 WREG32(SQ_DYN_GPR_SIZE_SIMD_AB_5, sq_dyn_gpr_size_simd_ab_0);
938 WREG32(SQ_DYN_GPR_SIZE_SIMD_AB_6, sq_dyn_gpr_size_simd_ab_0);
939 WREG32(SQ_DYN_GPR_SIZE_SIMD_AB_7, sq_dyn_gpr_size_simd_ab_0);
940
941 WREG32(PA_SC_FORCE_EOV_MAX_CNTS, (FORCE_EOV_MAX_CLK_CNT(4095) |
fe62e1a4 942 FORCE_EOV_MAX_REZ_CNT(255)));
3ce0a23d
JG		 943
944 if (rdev->family == CHIP_RV710)
945 WREG32(VGT_CACHE_INVALIDATION, (CACHE_INVALIDATION(TC_ONLY) |
fe62e1a4 946 AUTO_INVLD_EN(ES_AND_GS_AUTO)));
3ce0a23d
JG		 947 else
948 WREG32(VGT_CACHE_INVALIDATION, (CACHE_INVALIDATION(VC_AND_TC) |
fe62e1a4 949 AUTO_INVLD_EN(ES_AND_GS_AUTO)));
3ce0a23d
JG		 950
951 switch (rdev->family) {
952 case CHIP_RV770:
953 case CHIP_RV730:
954 case CHIP_RV740:
955 gs_prim_buffer_depth = 384;
956 break;
957 case CHIP_RV710:
958 gs_prim_buffer_depth = 128;
959 break;
960 default:
961 break;
962 }
963
964 num_gs_verts_per_thread = rdev->config.rv770.max_pipes * 16;
965 vgt_gs_per_es = gs_prim_buffer_depth + num_gs_verts_per_thread;
966 /* Max value for this is 256 */
967 if (vgt_gs_per_es > 256)
968 vgt_gs_per_es = 256;
969
970 WREG32(VGT_ES_PER_GS, 128);
971 WREG32(VGT_GS_PER_ES, vgt_gs_per_es);
972 WREG32(VGT_GS_PER_VS, 2);
973
974 /* more default values. 2D/3D driver should adjust as needed */
975 WREG32(VGT_GS_VERTEX_REUSE, 16);
976 WREG32(PA_SC_LINE_STIPPLE_STATE, 0);
977 WREG32(VGT_STRMOUT_EN, 0);
978 WREG32(SX_MISC, 0);
979 WREG32(PA_SC_MODE_CNTL, 0);
980 WREG32(PA_SC_EDGERULE, 0xaaaaaaaa);
981 WREG32(PA_SC_AA_CONFIG, 0);
982 WREG32(PA_SC_CLIPRECT_RULE, 0xffff);
983 WREG32(PA_SC_LINE_STIPPLE, 0);
984 WREG32(SPI_INPUT_Z, 0);
985 WREG32(SPI_PS_IN_CONTROL_0, NUM_INTERP(2));
986 WREG32(CB_COLOR7_FRAG, 0);
987
988 /* clear render buffer base addresses */
989 WREG32(CB_COLOR0_BASE, 0);
990 WREG32(CB_COLOR1_BASE, 0);
991 WREG32(CB_COLOR2_BASE, 0);
992 WREG32(CB_COLOR3_BASE, 0);
993 WREG32(CB_COLOR4_BASE, 0);
994 WREG32(CB_COLOR5_BASE, 0);
995 WREG32(CB_COLOR6_BASE, 0);
996 WREG32(CB_COLOR7_BASE, 0);
997
998 WREG32(TCP_CNTL, 0);
999
1000 hdp_host_path_cntl = RREG32(HDP_HOST_PATH_CNTL);
1001 WREG32(HDP_HOST_PATH_CNTL, hdp_host_path_cntl);
1002
1003 WREG32(PA_SC_MULTI_CHIP_CNTL, 0);
1004
1005 WREG32(PA_CL_ENHANCE, (CLIP_VTX_REORDER_ENA |
1006 NUM_CLIP_SEQ(3)));
1007
1008}
1009
87cbf8f2
AD		 1010static int rv770_vram_scratch_init(struct radeon_device *rdev)
1011{
1012 int r;
1013 u64 gpu_addr;
1014
1015 if (rdev->vram_scratch.robj == NULL) {
441921d5 1016 r = radeon_bo_create(rdev, RADEON_GPU_PAGE_SIZE,
268b2510
AD		 1017 PAGE_SIZE, true, RADEON_GEM_DOMAIN_VRAM,
1018 &rdev->vram_scratch.robj);
87cbf8f2
AD		 1019 if (r) {
1020 return r;
1021 }
1022 }
1023
1024 r = radeon_bo_reserve(rdev->vram_scratch.robj, false);
1025 if (unlikely(r != 0))
1026 return r;
1027 r = radeon_bo_pin(rdev->vram_scratch.robj,
1028 RADEON_GEM_DOMAIN_VRAM, &gpu_addr);
1029 if (r) {
1030 radeon_bo_unreserve(rdev->vram_scratch.robj);
1031 return r;
1032 }
1033 r = radeon_bo_kmap(rdev->vram_scratch.robj,
1034 (void **)&rdev->vram_scratch.ptr);
1035 if (r)
1036 radeon_bo_unpin(rdev->vram_scratch.robj);
1037 radeon_bo_unreserve(rdev->vram_scratch.robj);
1038
1039 return r;
1040}
1041
1042static void rv770_vram_scratch_fini(struct radeon_device *rdev)
1043{
1044 int r;
1045
1046 if (rdev->vram_scratch.robj == NULL) {
1047 return;
1048 }
1049 r = radeon_bo_reserve(rdev->vram_scratch.robj, false);
1050 if (likely(r == 0)) {
1051 radeon_bo_kunmap(rdev->vram_scratch.robj);
1052 radeon_bo_unpin(rdev->vram_scratch.robj);
1053 radeon_bo_unreserve(rdev->vram_scratch.robj);
1054 }
1055 radeon_bo_unref(&rdev->vram_scratch.robj);
1056}
1057
0ef0c1f7
AD		 1058void r700_vram_gtt_location(struct radeon_device *rdev, struct radeon_mc *mc)
1059{
1060 u64 size_bf, size_af;
1061
1062 if (mc->mc_vram_size > 0xE0000000) {
1063 /* leave room for at least 512M GTT */
1064 dev_warn(rdev->dev, "limiting VRAM\n");
1065 mc->real_vram_size = 0xE0000000;
1066 mc->mc_vram_size = 0xE0000000;
1067 }
1068 if (rdev->flags & RADEON_IS_AGP) {
1069 size_bf = mc->gtt_start;
1070 size_af = 0xFFFFFFFF - mc->gtt_end + 1;
1071 if (size_bf > size_af) {
1072 if (mc->mc_vram_size > size_bf) {
1073 dev_warn(rdev->dev, "limiting VRAM\n");
1074 mc->real_vram_size = size_bf;
1075 mc->mc_vram_size = size_bf;
1076 }
1077 mc->vram_start = mc->gtt_start - mc->mc_vram_size;
1078 } else {
1079 if (mc->mc_vram_size > size_af) {
1080 dev_warn(rdev->dev, "limiting VRAM\n");
1081 mc->real_vram_size = size_af;
1082 mc->mc_vram_size = size_af;
1083 }
1084 mc->vram_start = mc->gtt_end;
1085 }
1086 mc->vram_end = mc->vram_start + mc->mc_vram_size - 1;
1087 dev_info(rdev->dev, "VRAM: %lluM 0x%08llX - 0x%08llX (%lluM used)\n",
1088 mc->mc_vram_size >> 20, mc->vram_start,
1089 mc->vram_end, mc->real_vram_size >> 20);
1090 } else {
b4183e30 1091 radeon_vram_location(rdev, &rdev->mc, 0);
0ef0c1f7
AD		 1092 rdev->mc.gtt_base_align = 0;
1093 radeon_gtt_location(rdev, mc);
1094 }
1095}
1096
3ce0a23d
JG		 1097int rv770_mc_init(struct radeon_device *rdev)
1098{
3ce0a23d 1099 u32 tmp;
5885b7a9 1100 int chansize, numchan;
3ce0a23d
JG		 1101
1102 /* Get VRAM informations */
3ce0a23d 1103 rdev->mc.vram_is_ddr = true;
5885b7a9
AD		 1104 tmp = RREG32(MC_ARB_RAMCFG);
1105 if (tmp & CHANSIZE_OVERRIDE) {
1106 chansize = 16;
1107 } else if (tmp & CHANSIZE_MASK) {
1108 chansize = 64;
1109 } else {
1110 chansize = 32;
1111 }
1112 tmp = RREG32(MC_SHARED_CHMAP);
1113 switch ((tmp & NOOFCHAN_MASK) >> NOOFCHAN_SHIFT) {
1114 case 0:
1115 default:
1116 numchan = 1;
1117 break;
1118 case 1:
1119 numchan = 2;
1120 break;
1121 case 2:
1122 numchan = 4;
1123 break;
1124 case 3:
1125 numchan = 8;
1126 break;
1127 }
1128 rdev->mc.vram_width = numchan * chansize;
771fe6b9 1129 /* Could aper size report 0 ? */
01d73a69
JC		 1130 rdev->mc.aper_base = pci_resource_start(rdev->pdev, 0);
1131 rdev->mc.aper_size = pci_resource_len(rdev->pdev, 0);
3ce0a23d
JG		 1132 /* Setup GPU memory space */
1133 rdev->mc.mc_vram_size = RREG32(CONFIG_MEMSIZE);
1134 rdev->mc.real_vram_size = RREG32(CONFIG_MEMSIZE);
51e5fcd3 1135 rdev->mc.visible_vram_size = rdev->mc.aper_size;
0ef0c1f7 1136 r700_vram_gtt_location(rdev, &rdev->mc);
f47299c5
AD		 1137 radeon_update_bandwidth_info(rdev);
1138
3ce0a23d
JG		 1139 return 0;
1140}
d594e46a 1141
fc30b8ef 1142static int rv770_startup(struct radeon_device *rdev)
3ce0a23d
JG		 1143{
1144 int r;
1145
9e46a48d
AD		 1146 /* enable pcie gen2 link */
1147 rv770_pcie_gen2_enable(rdev);
1148
779720a3
AD		 1149 if (!rdev->me_fw || !rdev->pfp_fw || !rdev->rlc_fw) {
1150 r = r600_init_microcode(rdev);
1151 if (r) {
1152 DRM_ERROR("Failed to load firmware!\n");
1153 return r;
1154 }
1155 }
1156
a3c1945a 1157 rv770_mc_program(rdev);
1a029b76
JG		 1158 if (rdev->flags & RADEON_IS_AGP) {
1159 rv770_agp_enable(rdev);
1160 } else {
1161 r = rv770_pcie_gart_enable(rdev);
1162 if (r)
1163 return r;
1164 }
87cbf8f2
AD		 1165 r = rv770_vram_scratch_init(rdev);
1166 if (r)
1167 return r;
3ce0a23d 1168 rv770_gpu_init(rdev);
c38c7b64
JG		 1169 r = r600_blit_init(rdev);
1170 if (r) {
1171 r600_blit_fini(rdev);
1172 rdev->asic->copy = NULL;
1173 dev_warn(rdev->dev, "failed blitter (%d) falling back to memcpy\n", r);
1174 }
b70d6bb3 1175
724c80e1
AD		 1176 /* allocate wb buffer */
1177 r = radeon_wb_init(rdev);
1178 if (r)
1179 return r;
1180
d8f60cfc 1181 /* Enable IRQ */
d8f60cfc
AD		 1182 r = r600_irq_init(rdev);
1183 if (r) {
1184 DRM_ERROR("radeon: IH init failed (%d).\n", r);
1185 radeon_irq_kms_fini(rdev);
1186 return r;
1187 }
1188 r600_irq_set(rdev);
1189
3ce0a23d
JG		 1190 r = radeon_ring_init(rdev, rdev->cp.ring_size);
1191 if (r)
1192 return r;
1193 r = rv770_cp_load_microcode(rdev);
1194 if (r)
1195 return r;
1196 r = r600_cp_resume(rdev);
1197 if (r)
1198 return r;
724c80e1 1199
3ce0a23d
JG		 1200 return 0;
1201}
1202
fc30b8ef
DA		 1203int rv770_resume(struct radeon_device *rdev)
1204{
1205 int r;
1206
1a029b76
JG		 1207 /* Do not reset GPU before posting, on rv770 hw unlike on r500 hw,
1208 * posting will perform necessary task to bring back GPU into good
1209 * shape.
1210 */
fc30b8ef 1211 /* post card */
e7d40b9a 1212 atom_asic_init(rdev->mode_info.atom_context);
fc30b8ef
DA		 1213
1214 r = rv770_startup(rdev);
1215 if (r) {
1216 DRM_ERROR("r600 startup failed on resume\n");
1217 return r;
1218 }
1219
62a8ea3f 1220 r = r600_ib_test(rdev);
fc30b8ef 1221 if (r) {
ec4f2ac4 1222 DRM_ERROR("radeon: failed testing IB (%d).\n", r);
fc30b8ef
DA		 1223 return r;
1224 }
8a8c6e7c
RM		 1225
1226 r = r600_audio_init(rdev);
1227 if (r) {
1228 dev_err(rdev->dev, "radeon: audio init failed\n");
1229 return r;
1230 }
1231
fc30b8ef
DA		 1232 return r;
1233
1234}
1235
3ce0a23d
JG		 1236int rv770_suspend(struct radeon_device *rdev)
1237{
4c788679
JG		 1238 int r;
1239
8a8c6e7c 1240 r600_audio_fini(rdev);
3ce0a23d
JG		 1241 /* FIXME: we should wait for ring to be empty */
1242 r700_cp_stop(rdev);
4153e584 1243 rdev->cp.ready = false;
0c45249f 1244 r600_irq_suspend(rdev);
724c80e1 1245 radeon_wb_disable(rdev);
4aac0473 1246 rv770_pcie_gart_disable(rdev);
4153e584 1247 /* unpin shaders bo */
30d2d9a5
JG		 1248 if (rdev->r600_blit.shader_obj) {
1249 r = radeon_bo_reserve(rdev->r600_blit.shader_obj, false);
1250 if (likely(r == 0)) {
1251 radeon_bo_unpin(rdev->r600_blit.shader_obj);
1252 radeon_bo_unreserve(rdev->r600_blit.shader_obj);
1253 }
4c788679 1254 }
3ce0a23d
JG		 1255 return 0;
1256}
1257
1258/* Plan is to move initialization in that function and use
1259 * helper function so that radeon_device_init pretty much
1260 * do nothing more than calling asic specific function. This
1261 * should also allow to remove a bunch of callback function
1262 * like vram_info.
1263 */
1264int rv770_init(struct radeon_device *rdev)
1265{
1266 int r;
1267
3ce0a23d
JG		 1268 /* This don't do much */
1269 r = radeon_gem_init(rdev);
1270 if (r)
1271 return r;
1272 /* Read BIOS */
1273 if (!radeon_get_bios(rdev)) {
1274 if (ASIC_IS_AVIVO(rdev))
1275 return -EINVAL;
1276 }
1277 /* Must be an ATOMBIOS */
e7d40b9a
JG		 1278 if (!rdev->is_atom_bios) {
1279 dev_err(rdev->dev, "Expecting atombios for R600 GPU\n");
3ce0a23d 1280 return -EINVAL;
e7d40b9a 1281 }
3ce0a23d
JG		 1282 r = radeon_atombios_init(rdev);
1283 if (r)
1284 return r;
1285 /* Post card if necessary */
fd909c37 1286 if (!radeon_card_posted(rdev)) {
72542d77
DA		 1287 if (!rdev->bios) {
1288 dev_err(rdev->dev, "Card not posted and no BIOS - ignoring\n");
1289 return -EINVAL;
1290 }
3ce0a23d
JG		 1291 DRM_INFO("GPU not posted. posting now...\n");
1292 atom_asic_init(rdev->mode_info.atom_context);
1293 }
1294 /* Initialize scratch registers */
1295 r600_scratch_init(rdev);
1296 /* Initialize surface registers */
1297 radeon_surface_init(rdev);
7433874e 1298 /* Initialize clocks */
5e6dde7e 1299 radeon_get_clock_info(rdev->ddev);
3ce0a23d
JG		 1300 /* Fence driver */
1301 r = radeon_fence_driver_init(rdev);
1302 if (r)
1303 return r;
d594e46a 1304 /* initialize AGP */
700a0cc0
JG		 1305 if (rdev->flags & RADEON_IS_AGP) {
1306 r = radeon_agp_init(rdev);
1307 if (r)
1308 radeon_agp_disable(rdev);
1309 }
3ce0a23d 1310 r = rv770_mc_init(rdev);
b574f251 1311 if (r)
3ce0a23d 1312 return r;
3ce0a23d 1313 /* Memory manager */
4c788679 1314 r = radeon_bo_init(rdev);
3ce0a23d
JG		 1315 if (r)
1316 return r;
d8f60cfc
AD		 1317
1318 r = radeon_irq_kms_init(rdev);
1319 if (r)
1320 return r;
1321
3ce0a23d
JG		 1322 rdev->cp.ring_obj = NULL;
1323 r600_ring_init(rdev, 1024 * 1024);
1324
d8f60cfc
AD		 1325 rdev->ih.ring_obj = NULL;
1326 r600_ih_ring_init(rdev, 64 * 1024);
1327
4aac0473
JG		 1328 r = r600_pcie_gart_init(rdev);
1329 if (r)
1330 return r;
1331
779720a3 1332 rdev->accel_working = true;
fc30b8ef 1333 r = rv770_startup(rdev);
3ce0a23d 1334 if (r) {
655efd3d 1335 dev_err(rdev->dev, "disabling GPU acceleration\n");
fe251e2f 1336 r700_cp_fini(rdev);
655efd3d 1337 r600_irq_fini(rdev);
724c80e1 1338 radeon_wb_fini(rdev);
655efd3d 1339 radeon_irq_kms_fini(rdev);
75c81298 1340 rv770_pcie_gart_fini(rdev);
733289c2 1341 rdev->accel_working = false;
3ce0a23d 1342 }
733289c2 1343 if (rdev->accel_working) {
733289c2
JG		 1344 r = radeon_ib_pool_init(rdev);
1345 if (r) {
db96380e 1346 dev_err(rdev->dev, "IB initialization failed (%d).\n", r);
733289c2 1347 rdev->accel_working = false;
db96380e
JG		 1348 } else {
1349 r = r600_ib_test(rdev);
1350 if (r) {
1351 dev_err(rdev->dev, "IB test failed (%d).\n", r);
1352 rdev->accel_working = false;
1353 }
733289c2 1354 }
3ce0a23d 1355 }
8a8c6e7c
RM		 1356
1357 r = r600_audio_init(rdev);
1358 if (r) {
1359 dev_err(rdev->dev, "radeon: audio init failed\n");
1360 return r;
1361 }
1362
3ce0a23d
JG		 1363 return 0;
1364}
1365
1366void rv770_fini(struct radeon_device *rdev)
1367{
1368 r600_blit_fini(rdev);
fe251e2f 1369 r700_cp_fini(rdev);
d8f60cfc 1370 r600_irq_fini(rdev);
724c80e1 1371 radeon_wb_fini(rdev);
ccd6895d 1372 radeon_ib_pool_fini(rdev);
d8f60cfc 1373 radeon_irq_kms_fini(rdev);
4aac0473 1374 rv770_pcie_gart_fini(rdev);
87cbf8f2 1375 rv770_vram_scratch_fini(rdev);
3ce0a23d
JG		 1376 radeon_gem_fini(rdev);
1377 radeon_fence_driver_fini(rdev);
d0269ed8 1378 radeon_agp_fini(rdev);
4c788679 1379 radeon_bo_fini(rdev);
e7d40b9a 1380 radeon_atombios_fini(rdev);
3ce0a23d
JG		 1381 kfree(rdev->bios);
1382 rdev->bios = NULL;
771fe6b9 1383}
9e46a48d
AD		 1384
1385static void rv770_pcie_gen2_enable(struct radeon_device *rdev)
1386{
1387 u32 link_width_cntl, lanes, speed_cntl, tmp;
1388 u16 link_cntl2;
1389
d42dd579
AD		 1390 if (radeon_pcie_gen2 == 0)
1391 return;
1392
9e46a48d
AD		 1393 if (rdev->flags & RADEON_IS_IGP)
1394 return;
1395
1396 if (!(rdev->flags & RADEON_IS_PCIE))
1397 return;
1398
1399 /* x2 cards have a special sequence */
1400 if (ASIC_IS_X2(rdev))
1401 return;
1402
1403 /* advertise upconfig capability */
1404 link_width_cntl = RREG32_PCIE_P(PCIE_LC_LINK_WIDTH_CNTL);
1405 link_width_cntl &= ~LC_UPCONFIGURE_DIS;
1406 WREG32_PCIE_P(PCIE_LC_LINK_WIDTH_CNTL, link_width_cntl);
1407 link_width_cntl = RREG32_PCIE_P(PCIE_LC_LINK_WIDTH_CNTL);
1408 if (link_width_cntl & LC_RENEGOTIATION_SUPPORT) {
1409 lanes = (link_width_cntl & LC_LINK_WIDTH_RD_MASK) >> LC_LINK_WIDTH_RD_SHIFT;
1410 link_width_cntl &= ~(LC_LINK_WIDTH_MASK |
1411 LC_RECONFIG_ARC_MISSING_ESCAPE);
1412 link_width_cntl |= lanes | LC_RECONFIG_NOW |
1413 LC_RENEGOTIATE_EN | LC_UPCONFIGURE_SUPPORT;
1414 WREG32_PCIE_P(PCIE_LC_LINK_WIDTH_CNTL, link_width_cntl);
1415 } else {
1416 link_width_cntl |= LC_UPCONFIGURE_DIS;
1417 WREG32_PCIE_P(PCIE_LC_LINK_WIDTH_CNTL, link_width_cntl);
1418 }
1419
1420 speed_cntl = RREG32_PCIE_P(PCIE_LC_SPEED_CNTL);
1421 if ((speed_cntl & LC_OTHER_SIDE_EVER_SENT_GEN2) &&
1422 (speed_cntl & LC_OTHER_SIDE_SUPPORTS_GEN2)) {
1423
1424 tmp = RREG32(0x541c);
1425 WREG32(0x541c, tmp | 0x8);
1426 WREG32(MM_CFGREGS_CNTL, MM_WR_TO_CFG_EN);
1427 link_cntl2 = RREG16(0x4088);
1428 link_cntl2 &= ~TARGET_LINK_SPEED_MASK;
1429 link_cntl2 |= 0x2;
1430 WREG16(0x4088, link_cntl2);
1431 WREG32(MM_CFGREGS_CNTL, 0);
1432
1433 speed_cntl = RREG32_PCIE_P(PCIE_LC_SPEED_CNTL);
1434 speed_cntl &= ~LC_TARGET_LINK_SPEED_OVERRIDE_EN;
1435 WREG32_PCIE_P(PCIE_LC_SPEED_CNTL, speed_cntl);
1436
1437 speed_cntl = RREG32_PCIE_P(PCIE_LC_SPEED_CNTL);
1438 speed_cntl |= LC_CLR_FAILED_SPD_CHANGE_CNT;
1439 WREG32_PCIE_P(PCIE_LC_SPEED_CNTL, speed_cntl);
1440
1441 speed_cntl = RREG32_PCIE_P(PCIE_LC_SPEED_CNTL);
1442 speed_cntl &= ~LC_CLR_FAILED_SPD_CHANGE_CNT;
1443 WREG32_PCIE_P(PCIE_LC_SPEED_CNTL, speed_cntl);
1444
1445 speed_cntl = RREG32_PCIE_P(PCIE_LC_SPEED_CNTL);
1446 speed_cntl |= LC_GEN2_EN_STRAP;
1447 WREG32_PCIE_P(PCIE_LC_SPEED_CNTL, speed_cntl);
1448
1449 } else {
1450 link_width_cntl = RREG32_PCIE_P(PCIE_LC_LINK_WIDTH_CNTL);
1451 /* XXX: only disable it if gen1 bridge vendor == 0x111d or 0x1106 */
1452 if (1)
1453 link_width_cntl |= LC_UPCONFIGURE_DIS;
1454 else
1455 link_width_cntl &= ~LC_UPCONFIGURE_DIS;
1456 WREG32_PCIE_P(PCIE_LC_LINK_WIDTH_CNTL, link_width_cntl);
1457 }
1458}
Linux 6.x block layer and io_uring tree(s)