projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/radeon: Retry DDC probing on DVI on failure if we got an HPD interrupt
[linux-2.6-block.git] / drivers / gpu / drm / radeon / rs600.c
CommitLineData
771fe6b9
JG		 1/*
2 * Copyright 2008 Advanced Micro Devices, Inc.
3 * Copyright 2008 Red Hat Inc.
4 * Copyright 2009 Jerome Glisse.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
23 *
24 * Authors: Dave Airlie
25 * Alex Deucher
26 * Jerome Glisse
27 */
c010f800
JG		 28/* RS600 / Radeon X1250/X1270 integrated GPU
29 *
30 * This file gather function specific to RS600 which is the IGP of
31 * the X1250/X1270 family supporting intel CPU (while RS690/RS740
32 * is the X1250/X1270 supporting AMD CPU). The display engine are
33 * the avivo one, bios is an atombios, 3D block are the one of the
34 * R4XX family. The GART is different from the RS400 one and is very
35 * close to the one of the R600 family (R600 likely being an evolution
36 * of the RS600 GART block).
37 */
760285e7 38#include <drm/drmP.h>
771fe6b9 39#include "radeon.h"
e6990375 40#include "radeon_asic.h"
bfc1f97d 41#include "radeon_audio.h"
c010f800
JG		 42#include "atom.h"
43#include "rs600d.h"
771fe6b9 44
3f7dc91a
DA		 45#include "rs600_reg_safe.h"
46
1109ca09 47static void rs600_gpu_init(struct radeon_device *rdev);
771fe6b9 48int rs600_mc_wait_for_idle(struct radeon_device *rdev);
771fe6b9 49
75104fa4
AD		 50static const u32 crtc_offsets[2] =
51{
52 0,
53 AVIVO_D2CRTC_H_TOTAL - AVIVO_D1CRTC_H_TOTAL
54};
55
bea5497b
AD		 56static bool avivo_is_in_vblank(struct radeon_device *rdev, int crtc)
57{
58 if (RREG32(AVIVO_D1CRTC_STATUS + crtc_offsets[crtc]) & AVIVO_D1CRTC_V_BLANK)
59 return true;
60 else
61 return false;
62}
63
64static bool avivo_is_counter_moving(struct radeon_device *rdev, int crtc)
65{
66 u32 pos1, pos2;
67
68 pos1 = RREG32(AVIVO_D1CRTC_STATUS_POSITION + crtc_offsets[crtc]);
69 pos2 = RREG32(AVIVO_D1CRTC_STATUS_POSITION + crtc_offsets[crtc]);
70
71 if (pos1 != pos2)
72 return true;
73 else
74 return false;
75}
76
77/**
78 * avivo_wait_for_vblank - vblank wait asic callback.
79 *
80 * @rdev: radeon_device pointer
81 * @crtc: crtc to wait for vblank on
82 *
83 * Wait for vblank on the requested crtc (r5xx-r7xx).
84 */
3ae19b75
AD		 85void avivo_wait_for_vblank(struct radeon_device *rdev, int crtc)
86{
bea5497b 87 unsigned i = 0;
3ae19b75 88
75104fa4
AD		 89 if (crtc >= rdev->num_crtc)
90 return;
91
bea5497b
AD		 92 if (!(RREG32(AVIVO_D1CRTC_CONTROL + crtc_offsets[crtc]) & AVIVO_CRTC_EN))
93 return;
94
95 /* depending on when we hit vblank, we may be close to active; if so,
96 * wait for another frame.
97 */
98 while (avivo_is_in_vblank(rdev, crtc)) {
99 if (i++ % 100 == 0) {
100 if (!avivo_is_counter_moving(rdev, crtc))
3ae19b75 101 break;
3ae19b75 102 }
bea5497b
AD		 103 }
104
105 while (!avivo_is_in_vblank(rdev, crtc)) {
106 if (i++ % 100 == 0) {
107 if (!avivo_is_counter_moving(rdev, crtc))
3ae19b75 108 break;
3ae19b75
AD		 109 }
110 }
111}
112
157fa14d 113void rs600_page_flip(struct radeon_device *rdev, int crtc_id, u64 crtc_base)
6f34be50
AD		 114{
115 struct radeon_crtc *radeon_crtc = rdev->mode_info.crtcs[crtc_id];
116 u32 tmp = RREG32(AVIVO_D1GRPH_UPDATE + radeon_crtc->crtc_offset);
f6496479 117 int i;
6f34be50
AD		 118
119 /* Lock the graphics update lock */
120 tmp |= AVIVO_D1GRPH_UPDATE_LOCK;
121 WREG32(AVIVO_D1GRPH_UPDATE + radeon_crtc->crtc_offset, tmp);
122
123 /* update the scanout addresses */
124 WREG32(AVIVO_D1GRPH_SECONDARY_SURFACE_ADDRESS + radeon_crtc->crtc_offset,
125 (u32)crtc_base);
126 WREG32(AVIVO_D1GRPH_PRIMARY_SURFACE_ADDRESS + radeon_crtc->crtc_offset,
127 (u32)crtc_base);
128
129 /* Wait for update_pending to go high. */
f6496479
AD		 130 for (i = 0; i < rdev->usec_timeout; i++) {
131 if (RREG32(AVIVO_D1GRPH_UPDATE + radeon_crtc->crtc_offset) & AVIVO_D1GRPH_SURFACE_UPDATE_PENDING)
132 break;
133 udelay(1);
134 }
6f34be50
AD		 135 DRM_DEBUG("Update pending now high. Unlocking vupdate_lock.\n");
136
137 /* Unlock the lock, so double-buffering can take place inside vblank */
138 tmp &= ~AVIVO_D1GRPH_UPDATE_LOCK;
139 WREG32(AVIVO_D1GRPH_UPDATE + radeon_crtc->crtc_offset, tmp);
157fa14d
CK		 140}
141
142bool rs600_page_flip_pending(struct radeon_device *rdev, int crtc_id)
143{
144 struct radeon_crtc *radeon_crtc = rdev->mode_info.crtcs[crtc_id];
6f34be50
AD		 145
146 /* Return current update_pending status: */
157fa14d
CK		 147 return !!(RREG32(AVIVO_D1GRPH_UPDATE + radeon_crtc->crtc_offset) &
148 AVIVO_D1GRPH_SURFACE_UPDATE_PENDING);
6f34be50
AD		 149}
150
134b480f
AD		 151void avivo_program_fmt(struct drm_encoder *encoder)
152{
153 struct drm_device *dev = encoder->dev;
154 struct radeon_device *rdev = dev->dev_private;
155 struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);
156 struct drm_connector *connector = radeon_get_connector_for_encoder(encoder);
157 int bpc = 0;
158 u32 tmp = 0;
6214bb74 159 enum radeon_connector_dither dither = RADEON_FMT_DITHER_DISABLE;
134b480f 160
6214bb74
AD		 161 if (connector) {
162 struct radeon_connector *radeon_connector = to_radeon_connector(connector);
134b480f 163 bpc = radeon_get_monitor_bpc(connector);
6214bb74
AD		 164 dither = radeon_connector->dither;
165 }
134b480f
AD		 166
167 /* LVDS FMT is set up by atom */
168 if (radeon_encoder->devices & ATOM_DEVICE_LCD_SUPPORT)
169 return;
170
171 if (bpc == 0)
172 return;
173
174 switch (bpc) {
175 case 6:
6214bb74 176 if (dither == RADEON_FMT_DITHER_ENABLE)
134b480f
AD		 177 /* XXX sort out optimal dither settings */
178 tmp |= AVIVO_TMDS_BIT_DEPTH_CONTROL_SPATIAL_DITHER_EN;
179 else
180 tmp |= AVIVO_TMDS_BIT_DEPTH_CONTROL_TRUNCATE_EN;
181 break;
182 case 8:
6214bb74 183 if (dither == RADEON_FMT_DITHER_ENABLE)
134b480f
AD		 184 /* XXX sort out optimal dither settings */
185 tmp |= (AVIVO_TMDS_BIT_DEPTH_CONTROL_SPATIAL_DITHER_EN |
186 AVIVO_TMDS_BIT_DEPTH_CONTROL_SPATIAL_DITHER_DEPTH);
187 else
188 tmp |= (AVIVO_TMDS_BIT_DEPTH_CONTROL_TRUNCATE_EN |
189 AVIVO_TMDS_BIT_DEPTH_CONTROL_TRUNCATE_DEPTH);
190 break;
191 case 10:
192 default:
193 /* not needed */
194 break;
195 }
196
197 switch (radeon_encoder->encoder_id) {
198 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_TMDS1:
199 WREG32(AVIVO_TMDSA_BIT_DEPTH_CONTROL, tmp);
200 break;
201 case ENCODER_OBJECT_ID_INTERNAL_LVTM1:
202 WREG32(AVIVO_LVTMA_BIT_DEPTH_CONTROL, tmp);
203 break;
204 case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1:
205 WREG32(AVIVO_DVOA_BIT_DEPTH_CONTROL, tmp);
206 break;
207 case ENCODER_OBJECT_ID_INTERNAL_DDI:
208 WREG32(AVIVO_DDIA_BIT_DEPTH_CONTROL, tmp);
209 break;
210 default:
211 break;
212 }
213}
214
49e02b73
AD		 215void rs600_pm_misc(struct radeon_device *rdev)
216{
49e02b73
AD		 217 int requested_index = rdev->pm.requested_power_state_index;
218 struct radeon_power_state *ps = &rdev->pm.power_state[requested_index];
219 struct radeon_voltage *voltage = &ps->clock_info[0].voltage;
220 u32 tmp, dyn_pwrmgt_sclk_length, dyn_sclk_vol_cntl;
536fcd51 221 u32 hdp_dyn_cntl, /*mc_host_dyn_cntl,*/ dyn_backbias_cntl;
49e02b73
AD		 222
223 if ((voltage->type == VOLTAGE_GPIO) && (voltage->gpio.valid)) {
224 if (ps->misc & ATOM_PM_MISCINFO_VOLTAGE_DROP_SUPPORT) {
225 tmp = RREG32(voltage->gpio.reg);
226 if (voltage->active_high)
227 tmp |= voltage->gpio.mask;
228 else
229 tmp &= ~(voltage->gpio.mask);
230 WREG32(voltage->gpio.reg, tmp);
231 if (voltage->delay)
232 udelay(voltage->delay);
233 } else {
234 tmp = RREG32(voltage->gpio.reg);
235 if (voltage->active_high)
236 tmp &= ~voltage->gpio.mask;
237 else
238 tmp |= voltage->gpio.mask;
239 WREG32(voltage->gpio.reg, tmp);
240 if (voltage->delay)
241 udelay(voltage->delay);
242 }
7ac9aa5a 243 } else if (voltage->type == VOLTAGE_VDDC)
8a83ec5e 244 radeon_atom_set_voltage(rdev, voltage->vddc_id, SET_VOLTAGE_TYPE_ASIC_VDDC);
49e02b73
AD		 245
246 dyn_pwrmgt_sclk_length = RREG32_PLL(DYN_PWRMGT_SCLK_LENGTH);
247 dyn_pwrmgt_sclk_length &= ~REDUCED_POWER_SCLK_HILEN(0xf);
248 dyn_pwrmgt_sclk_length &= ~REDUCED_POWER_SCLK_LOLEN(0xf);
249 if (ps->misc & ATOM_PM_MISCINFO_ASIC_REDUCED_SPEED_SCLK_EN) {
250 if (ps->misc & ATOM_PM_MISCINFO_DYNAMIC_CLOCK_DIVIDER_BY_2) {
251 dyn_pwrmgt_sclk_length |= REDUCED_POWER_SCLK_HILEN(2);
252 dyn_pwrmgt_sclk_length |= REDUCED_POWER_SCLK_LOLEN(2);
253 } else if (ps->misc & ATOM_PM_MISCINFO_DYNAMIC_CLOCK_DIVIDER_BY_4) {
254 dyn_pwrmgt_sclk_length |= REDUCED_POWER_SCLK_HILEN(4);
255 dyn_pwrmgt_sclk_length |= REDUCED_POWER_SCLK_LOLEN(4);
256 }
257 } else {
258 dyn_pwrmgt_sclk_length |= REDUCED_POWER_SCLK_HILEN(1);
259 dyn_pwrmgt_sclk_length |= REDUCED_POWER_SCLK_LOLEN(1);
260 }
261 WREG32_PLL(DYN_PWRMGT_SCLK_LENGTH, dyn_pwrmgt_sclk_length);
262
263 dyn_sclk_vol_cntl = RREG32_PLL(DYN_SCLK_VOL_CNTL);
264 if (ps->misc & ATOM_PM_MISCINFO_ASIC_DYNAMIC_VOLTAGE_EN) {
265 dyn_sclk_vol_cntl |= IO_CG_VOLTAGE_DROP;
266 if (voltage->delay) {
267 dyn_sclk_vol_cntl |= VOLTAGE_DROP_SYNC;
268 dyn_sclk_vol_cntl |= VOLTAGE_DELAY_SEL(voltage->delay);
269 } else
270 dyn_sclk_vol_cntl &= ~VOLTAGE_DROP_SYNC;
271 } else
272 dyn_sclk_vol_cntl &= ~IO_CG_VOLTAGE_DROP;
273 WREG32_PLL(DYN_SCLK_VOL_CNTL, dyn_sclk_vol_cntl);
274
275 hdp_dyn_cntl = RREG32_PLL(HDP_DYN_CNTL);
276 if (ps->misc & ATOM_PM_MISCINFO_DYNAMIC_HDP_BLOCK_EN)
277 hdp_dyn_cntl &= ~HDP_FORCEON;
278 else
279 hdp_dyn_cntl |= HDP_FORCEON;
280 WREG32_PLL(HDP_DYN_CNTL, hdp_dyn_cntl);
536fcd51
AD		 281#if 0
282 /* mc_host_dyn seems to cause hangs from time to time */
49e02b73
AD		 283 mc_host_dyn_cntl = RREG32_PLL(MC_HOST_DYN_CNTL);
284 if (ps->misc & ATOM_PM_MISCINFO_DYNAMIC_MC_HOST_BLOCK_EN)
285 mc_host_dyn_cntl &= ~MC_HOST_FORCEON;
286 else
287 mc_host_dyn_cntl |= MC_HOST_FORCEON;
288 WREG32_PLL(MC_HOST_DYN_CNTL, mc_host_dyn_cntl);
536fcd51
AD		 289#endif
290 dyn_backbias_cntl = RREG32_PLL(DYN_BACKBIAS_CNTL);
291 if (ps->misc & ATOM_PM_MISCINFO2_DYNAMIC_BACK_BIAS_EN)
292 dyn_backbias_cntl |= IO_CG_BACKBIAS_EN;
293 else
294 dyn_backbias_cntl &= ~IO_CG_BACKBIAS_EN;
295 WREG32_PLL(DYN_BACKBIAS_CNTL, dyn_backbias_cntl);
49e02b73
AD		 296
297 /* set pcie lanes */
298 if ((rdev->flags & RADEON_IS_PCIE) &&
299 !(rdev->flags & RADEON_IS_IGP) &&
798bcf73 300 rdev->asic->pm.set_pcie_lanes &&
49e02b73
AD		 301 (ps->pcie_lanes !=
302 rdev->pm.power_state[rdev->pm.current_power_state_index].pcie_lanes)) {
303 radeon_set_pcie_lanes(rdev,
304 ps->pcie_lanes);
ce8a3eb2 305 DRM_DEBUG("Setting: p: %d\n", ps->pcie_lanes);
49e02b73 306 }
49e02b73
AD		 307}
308
309void rs600_pm_prepare(struct radeon_device *rdev)
310{
311 struct drm_device *ddev = rdev->ddev;
312 struct drm_crtc *crtc;
313 struct radeon_crtc *radeon_crtc;
314 u32 tmp;
315
316 /* disable any active CRTCs */
317 list_for_each_entry(crtc, &ddev->mode_config.crtc_list, head) {
318 radeon_crtc = to_radeon_crtc(crtc);
319 if (radeon_crtc->enabled) {
320 tmp = RREG32(AVIVO_D1CRTC_CONTROL + radeon_crtc->crtc_offset);
321 tmp |= AVIVO_CRTC_DISP_READ_REQUEST_DISABLE;
322 WREG32(AVIVO_D1CRTC_CONTROL + radeon_crtc->crtc_offset, tmp);
323 }
324 }
325}
326
327void rs600_pm_finish(struct radeon_device *rdev)
328{
329 struct drm_device *ddev = rdev->ddev;
330 struct drm_crtc *crtc;
331 struct radeon_crtc *radeon_crtc;
332 u32 tmp;
333
334 /* enable any active CRTCs */
335 list_for_each_entry(crtc, &ddev->mode_config.crtc_list, head) {
336 radeon_crtc = to_radeon_crtc(crtc);
337 if (radeon_crtc->enabled) {
338 tmp = RREG32(AVIVO_D1CRTC_CONTROL + radeon_crtc->crtc_offset);
339 tmp &= ~AVIVO_CRTC_DISP_READ_REQUEST_DISABLE;
340 WREG32(AVIVO_D1CRTC_CONTROL + radeon_crtc->crtc_offset, tmp);
341 }
342 }
343}
344
dcfdd408
AD		 345/* hpd for digital panel detect/disconnect */
346bool rs600_hpd_sense(struct radeon_device *rdev, enum radeon_hpd_id hpd)
347{
348 u32 tmp;
349 bool connected = false;
350
351 switch (hpd) {
352 case RADEON_HPD_1:
353 tmp = RREG32(R_007D04_DC_HOT_PLUG_DETECT1_INT_STATUS);
354 if (G_007D04_DC_HOT_PLUG_DETECT1_SENSE(tmp))
355 connected = true;
356 break;
357 case RADEON_HPD_2:
358 tmp = RREG32(R_007D14_DC_HOT_PLUG_DETECT2_INT_STATUS);
359 if (G_007D14_DC_HOT_PLUG_DETECT2_SENSE(tmp))
360 connected = true;
361 break;
362 default:
363 break;
364 }
365 return connected;
366}
367
368void rs600_hpd_set_polarity(struct radeon_device *rdev,
369 enum radeon_hpd_id hpd)
370{
371 u32 tmp;
372 bool connected = rs600_hpd_sense(rdev, hpd);
373
374 switch (hpd) {
375 case RADEON_HPD_1:
376 tmp = RREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL);
377 if (connected)
378 tmp &= ~S_007D08_DC_HOT_PLUG_DETECT1_INT_POLARITY(1);
379 else
380 tmp |= S_007D08_DC_HOT_PLUG_DETECT1_INT_POLARITY(1);
381 WREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL, tmp);
382 break;
383 case RADEON_HPD_2:
384 tmp = RREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL);
385 if (connected)
386 tmp &= ~S_007D18_DC_HOT_PLUG_DETECT2_INT_POLARITY(1);
387 else
388 tmp |= S_007D18_DC_HOT_PLUG_DETECT2_INT_POLARITY(1);
389 WREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL, tmp);
390 break;
391 default:
392 break;
393 }
394}
395
396void rs600_hpd_init(struct radeon_device *rdev)
397{
398 struct drm_device *dev = rdev->ddev;
399 struct drm_connector *connector;
fb98257a 400 unsigned enable = 0;
dcfdd408
AD		 401
402 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
403 struct radeon_connector *radeon_connector = to_radeon_connector(connector);
404 switch (radeon_connector->hpd.hpd) {
405 case RADEON_HPD_1:
406 WREG32(R_007D00_DC_HOT_PLUG_DETECT1_CONTROL,
407 S_007D00_DC_HOT_PLUG_DETECT1_EN(1));
dcfdd408
AD		 408 break;
409 case RADEON_HPD_2:
410 WREG32(R_007D10_DC_HOT_PLUG_DETECT2_CONTROL,
411 S_007D10_DC_HOT_PLUG_DETECT2_EN(1));
dcfdd408
AD		 412 break;
413 default:
414 break;
415 }
fb98257a 416 enable |= 1 << radeon_connector->hpd.hpd;
64912e99 417 radeon_hpd_set_polarity(rdev, radeon_connector->hpd.hpd);
dcfdd408 418 }
fb98257a 419 radeon_irq_kms_enable_hpd(rdev, enable);
dcfdd408
AD		 420}
421
422void rs600_hpd_fini(struct radeon_device *rdev)
423{
424 struct drm_device *dev = rdev->ddev;
425 struct drm_connector *connector;
fb98257a 426 unsigned disable = 0;
dcfdd408
AD		 427
428 list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
429 struct radeon_connector *radeon_connector = to_radeon_connector(connector);
430 switch (radeon_connector->hpd.hpd) {
431 case RADEON_HPD_1:
432 WREG32(R_007D00_DC_HOT_PLUG_DETECT1_CONTROL,
433 S_007D00_DC_HOT_PLUG_DETECT1_EN(0));
dcfdd408
AD		 434 break;
435 case RADEON_HPD_2:
436 WREG32(R_007D10_DC_HOT_PLUG_DETECT2_CONTROL,
437 S_007D10_DC_HOT_PLUG_DETECT2_EN(0));
dcfdd408
AD		 438 break;
439 default:
440 break;
441 }
fb98257a 442 disable |= 1 << radeon_connector->hpd.hpd;
dcfdd408 443 }
fb98257a 444 radeon_irq_kms_disable_hpd(rdev, disable);
dcfdd408
AD		 445}
446
90aca4d2
JG		 447int rs600_asic_reset(struct radeon_device *rdev)
448{
90aca4d2 449 struct rv515_mc_save save;
25b2ec5b
AD		 450 u32 status, tmp;
451 int ret = 0;
90aca4d2 452
90aca4d2
JG		 453 status = RREG32(R_000E40_RBBM_STATUS);
454 if (!G_000E40_GUI_ACTIVE(status)) {
455 return 0;
456 }
25b2ec5b
AD		 457 /* Stops all mc clients */
458 rv515_mc_stop(rdev, &save);
90aca4d2
JG		 459 status = RREG32(R_000E40_RBBM_STATUS);
460 dev_info(rdev->dev, "(%s:%d) RBBM_STATUS=0x%08X\n", __func__, __LINE__, status);
461 /* stop CP */
462 WREG32(RADEON_CP_CSQ_CNTL, 0);
463 tmp = RREG32(RADEON_CP_RB_CNTL);
464 WREG32(RADEON_CP_RB_CNTL, tmp | RADEON_RB_RPTR_WR_ENA);
465 WREG32(RADEON_CP_RB_RPTR_WR, 0);
466 WREG32(RADEON_CP_RB_WPTR, 0);
467 WREG32(RADEON_CP_RB_CNTL, tmp);
468 pci_save_state(rdev->pdev);
469 /* disable bus mastering */
642ce525
MD		 470 pci_clear_master(rdev->pdev);
471 mdelay(1);
90aca4d2
JG		 472 /* reset GA+VAP */
473 WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_VAP(1) |
474 S_0000F0_SOFT_RESET_GA(1));
475 RREG32(R_0000F0_RBBM_SOFT_RESET);
476 mdelay(500);
477 WREG32(R_0000F0_RBBM_SOFT_RESET, 0);
478 mdelay(1);
479 status = RREG32(R_000E40_RBBM_STATUS);
480 dev_info(rdev->dev, "(%s:%d) RBBM_STATUS=0x%08X\n", __func__, __LINE__, status);
481 /* reset CP */
482 WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_CP(1));
483 RREG32(R_0000F0_RBBM_SOFT_RESET);
484 mdelay(500);
485 WREG32(R_0000F0_RBBM_SOFT_RESET, 0);
486 mdelay(1);
487 status = RREG32(R_000E40_RBBM_STATUS);
488 dev_info(rdev->dev, "(%s:%d) RBBM_STATUS=0x%08X\n", __func__, __LINE__, status);
489 /* reset MC */
490 WREG32(R_0000F0_RBBM_SOFT_RESET, S_0000F0_SOFT_RESET_MC(1));
491 RREG32(R_0000F0_RBBM_SOFT_RESET);
492 mdelay(500);
493 WREG32(R_0000F0_RBBM_SOFT_RESET, 0);
494 mdelay(1);
495 status = RREG32(R_000E40_RBBM_STATUS);
496 dev_info(rdev->dev, "(%s:%d) RBBM_STATUS=0x%08X\n", __func__, __LINE__, status);
497 /* restore PCI & busmastering */
498 pci_restore_state(rdev->pdev);
499 /* Check if GPU is idle */
500 if (G_000E40_GA_BUSY(status) || G_000E40_VAP_BUSY(status)) {
501 dev_err(rdev->dev, "failed to reset GPU\n");
25b2ec5b
AD		 502 ret = -1;
503 } else
504 dev_info(rdev->dev, "GPU reset succeed\n");
90aca4d2 505 rv515_mc_resume(rdev, &save);
25b2ec5b 506 return ret;
90aca4d2
JG		 507}
508
771fe6b9
JG		 509/*
510 * GART.
511 */
512void rs600_gart_tlb_flush(struct radeon_device *rdev)
513{
514 uint32_t tmp;
515
c010f800
JG		 516 tmp = RREG32_MC(R_000100_MC_PT0_CNTL);
517 tmp &= C_000100_INVALIDATE_ALL_L1_TLBS & C_000100_INVALIDATE_L2_CACHE;
518 WREG32_MC(R_000100_MC_PT0_CNTL, tmp);
771fe6b9 519
c010f800 520 tmp = RREG32_MC(R_000100_MC_PT0_CNTL);
30f69f3f 521 tmp |= S_000100_INVALIDATE_ALL_L1_TLBS(1) | S_000100_INVALIDATE_L2_CACHE(1);
c010f800 522 WREG32_MC(R_000100_MC_PT0_CNTL, tmp);
771fe6b9 523
c010f800
JG		 524 tmp = RREG32_MC(R_000100_MC_PT0_CNTL);
525 tmp &= C_000100_INVALIDATE_ALL_L1_TLBS & C_000100_INVALIDATE_L2_CACHE;
526 WREG32_MC(R_000100_MC_PT0_CNTL, tmp);
527 tmp = RREG32_MC(R_000100_MC_PT0_CNTL);
771fe6b9
JG		 528}
529
1109ca09 530static int rs600_gart_init(struct radeon_device *rdev)
771fe6b9 531{
771fe6b9
JG		 532 int r;
533
c9a1be96 534 if (rdev->gart.robj) {
fce7d61b 535 WARN(1, "RS600 GART already initialized\n");
4aac0473
JG		 536 return 0;
537 }
771fe6b9
JG		 538 /* Initialize common gart structure */
539 r = radeon_gart_init(rdev);
540 if (r) {
541 return r;
542 }
543 rdev->gart.table_size = rdev->gart.num_gpu_pages * 8;
4aac0473
JG		 544 return radeon_gart_table_vram_alloc(rdev);
545}
546
e22e6d20 547static int rs600_gart_enable(struct radeon_device *rdev)
4aac0473 548{
c010f800 549 u32 tmp;
4aac0473
JG		 550 int r, i;
551
c9a1be96 552 if (rdev->gart.robj == NULL) {
4aac0473
JG		 553 dev_err(rdev->dev, "No VRAM object for PCIE GART.\n");
554 return -EINVAL;
771fe6b9 555 }
4aac0473
JG		 556 r = radeon_gart_table_vram_pin(rdev);
557 if (r)
558 return r;
c010f800 559 /* Enable bus master */
e22e6d20
AD		 560 tmp = RREG32(RADEON_BUS_CNTL) & ~RS600_BUS_MASTER_DIS;
561 WREG32(RADEON_BUS_CNTL, tmp);
771fe6b9 562 /* FIXME: setup default page */
c010f800 563 WREG32_MC(R_000100_MC_PT0_CNTL,
4f15d24a
AD		 564 (S_000100_EFFECTIVE_L2_CACHE_SIZE(6) |
565 S_000100_EFFECTIVE_L2_QUEUE_SIZE(6)));
566
771fe6b9 567 for (i = 0; i < 19; i++) {
c010f800 568 WREG32_MC(R_00016C_MC_PT0_CLIENT0_CNTL + i,
4f15d24a
AD		 569 S_00016C_ENABLE_TRANSLATION_MODE_OVERRIDE(1) |
570 S_00016C_SYSTEM_ACCESS_MODE_MASK(
571 V_00016C_SYSTEM_ACCESS_MODE_NOT_IN_SYS) |
572 S_00016C_SYSTEM_APERTURE_UNMAPPED_ACCESS(
573 V_00016C_SYSTEM_APERTURE_UNMAPPED_PASSTHROUGH) |
574 S_00016C_EFFECTIVE_L1_CACHE_SIZE(3) |
575 S_00016C_ENABLE_FRAGMENT_PROCESSING(1) |
576 S_00016C_EFFECTIVE_L1_QUEUE_SIZE(3));
771fe6b9 577 }
771fe6b9 578 /* enable first context */
c010f800 579 WREG32_MC(R_000102_MC_PT0_CONTEXT0_CNTL,
4f15d24a
AD		 580 S_000102_ENABLE_PAGE_TABLE(1) |
581 S_000102_PAGE_TABLE_DEPTH(V_000102_PAGE_TABLE_FLAT));
582
771fe6b9 583 /* disable all other contexts */
4f15d24a 584 for (i = 1; i < 8; i++)
c010f800 585 WREG32_MC(R_000102_MC_PT0_CONTEXT0_CNTL + i, 0);
771fe6b9
JG		 586
587 /* setup the page table */
c010f800 588 WREG32_MC(R_00012C_MC_PT0_CONTEXT0_FLAT_BASE_ADDR,
4f15d24a
AD		 589 rdev->gart.table_addr);
590 WREG32_MC(R_00013C_MC_PT0_CONTEXT0_FLAT_START_ADDR, rdev->mc.gtt_start);
591 WREG32_MC(R_00014C_MC_PT0_CONTEXT0_FLAT_END_ADDR, rdev->mc.gtt_end);
c010f800 592 WREG32_MC(R_00011C_MC_PT0_CONTEXT0_DEFAULT_READ_ADDR, 0);
771fe6b9 593
4f15d24a
AD		 594 /* System context maps to VRAM space */
595 WREG32_MC(R_000112_MC_PT0_SYSTEM_APERTURE_LOW_ADDR, rdev->mc.vram_start);
596 WREG32_MC(R_000114_MC_PT0_SYSTEM_APERTURE_HIGH_ADDR, rdev->mc.vram_end);
597
771fe6b9 598 /* enable page tables */
c010f800
JG		 599 tmp = RREG32_MC(R_000100_MC_PT0_CNTL);
600 WREG32_MC(R_000100_MC_PT0_CNTL, (tmp | S_000100_ENABLE_PT(1)));
601 tmp = RREG32_MC(R_000009_MC_CNTL1);
602 WREG32_MC(R_000009_MC_CNTL1, (tmp | S_000009_ENABLE_PAGE_TABLES(1)));
771fe6b9 603 rs600_gart_tlb_flush(rdev);
fcf4de5a
TV		 604 DRM_INFO("PCIE GART of %uM enabled (table at 0x%016llX).\n",
605 (unsigned)(rdev->mc.gtt_size >> 20),
606 (unsigned long long)rdev->gart.table_addr);
771fe6b9
JG		 607 rdev->gart.ready = true;
608 return 0;
609}
610
1109ca09 611static void rs600_gart_disable(struct radeon_device *rdev)
771fe6b9 612{
4c788679 613 u32 tmp;
771fe6b9
JG		 614
615 /* FIXME: disable out of gart access */
c010f800
JG		 616 WREG32_MC(R_000100_MC_PT0_CNTL, 0);
617 tmp = RREG32_MC(R_000009_MC_CNTL1);
618 WREG32_MC(R_000009_MC_CNTL1, tmp & C_000009_ENABLE_PAGE_TABLES);
c9a1be96 619 radeon_gart_table_vram_unpin(rdev);
4aac0473
JG		 620}
621
1109ca09 622static void rs600_gart_fini(struct radeon_device *rdev)
4aac0473 623{
f9274562 624 radeon_gart_fini(rdev);
4aac0473
JG		 625 rs600_gart_disable(rdev);
626 radeon_gart_table_vram_free(rdev);
771fe6b9
JG		 627}
628
cb658906 629uint64_t rs600_gart_get_page_entry(uint64_t addr, uint32_t flags)
771fe6b9 630{
771fe6b9 631 addr = addr & 0xFFFFFFFFFFFFF000ULL;
77497f27
MD		 632 addr |= R600_PTE_SYSTEM;
633 if (flags & RADEON_GART_PAGE_VALID)
634 addr |= R600_PTE_VALID;
635 if (flags & RADEON_GART_PAGE_READ)
636 addr |= R600_PTE_READABLE;
637 if (flags & RADEON_GART_PAGE_WRITE)
638 addr |= R600_PTE_WRITEABLE;
639 if (flags & RADEON_GART_PAGE_SNOOP)
640 addr |= R600_PTE_SNOOPED;
cb658906
MD		 641 return addr;
642}
643
644void rs600_gart_set_page(struct radeon_device *rdev, unsigned i,
645 uint64_t entry)
646{
647 void __iomem *ptr = (void *)rdev->gart.ptr;
648 writeq(entry, ptr + (i * 8));
771fe6b9
JG		 649}
650
7ed220d7
MD		 651int rs600_irq_set(struct radeon_device *rdev)
652{
653 uint32_t tmp = 0;
654 uint32_t mode_int = 0;
dcfdd408
AD		 655 u32 hpd1 = RREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL) &
656 ~S_007D08_DC_HOT_PLUG_DETECT1_INT_EN(1);
657 u32 hpd2 = RREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL) &
658 ~S_007D18_DC_HOT_PLUG_DETECT2_INT_EN(1);
f122c610
AD		 659 u32 hdmi0;
660 if (ASIC_IS_DCE2(rdev))
661 hdmi0 = RREG32(R_007408_HDMI0_AUDIO_PACKET_CONTROL) &
662 ~S_007408_HDMI0_AZ_FORMAT_WTRIG_MASK(1);
663 else
664 hdmi0 = 0;
7ed220d7 665
003e69f9 666 if (!rdev->irq.installed) {
fce7d61b 667 WARN(1, "Can't enable IRQ/MSI because no handler is installed\n");
003e69f9
JG		 668 WREG32(R_000040_GEN_INT_CNTL, 0);
669 return -EINVAL;
670 }
736fc37f 671 if (atomic_read(&rdev->irq.ring_int[RADEON_RING_TYPE_GFX_INDEX])) {
c010f800 672 tmp |= S_000040_SW_INT_EN(1);
7ed220d7 673 }
6f34be50 674 if (rdev->irq.crtc_vblank_int[0] ||
736fc37f 675 atomic_read(&rdev->irq.pflip[0])) {
c010f800 676 mode_int |= S_006540_D1MODE_VBLANK_INT_MASK(1);
7ed220d7 677 }
6f34be50 678 if (rdev->irq.crtc_vblank_int[1] ||
736fc37f 679 atomic_read(&rdev->irq.pflip[1])) {
c010f800 680 mode_int |= S_006540_D2MODE_VBLANK_INT_MASK(1);
7ed220d7 681 }
dcfdd408
AD		 682 if (rdev->irq.hpd[0]) {
683 hpd1 |= S_007D08_DC_HOT_PLUG_DETECT1_INT_EN(1);
684 }
685 if (rdev->irq.hpd[1]) {
686 hpd2 |= S_007D18_DC_HOT_PLUG_DETECT2_INT_EN(1);
687 }
f122c610
AD		 688 if (rdev->irq.afmt[0]) {
689 hdmi0 |= S_007408_HDMI0_AZ_FORMAT_WTRIG_MASK(1);
690 }
c010f800
JG		 691 WREG32(R_000040_GEN_INT_CNTL, tmp);
692 WREG32(R_006540_DxMODE_INT_MASK, mode_int);
dcfdd408
AD		 693 WREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL, hpd1);
694 WREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL, hpd2);
f122c610
AD		 695 if (ASIC_IS_DCE2(rdev))
696 WREG32(R_007408_HDMI0_AUDIO_PACKET_CONTROL, hdmi0);
54acf107
AD		 697
698 /* posting read */
699 RREG32(R_000040_GEN_INT_CNTL);
700
7ed220d7
MD		 701 return 0;
702}
703
6f34be50 704static inline u32 rs600_irq_ack(struct radeon_device *rdev)
7ed220d7 705{
01ceae8e 706 uint32_t irqs = RREG32(R_000044_GEN_INT_STATUS);
2031f77c 707 uint32_t irq_mask = S_000044_SW_INT(1);
dcfdd408 708 u32 tmp;
c010f800 709
01ceae8e 710 if (G_000044_DISPLAY_INT_STAT(irqs)) {
6f34be50
AD		 711 rdev->irq.stat_regs.r500.disp_int = RREG32(R_007EDC_DISP_INTERRUPT_STATUS);
712 if (G_007EDC_LB_D1_VBLANK_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) {
c010f800
JG		 713 WREG32(R_006534_D1MODE_VBLANK_STATUS,
714 S_006534_D1MODE_VBLANK_ACK(1));
7ed220d7 715 }
6f34be50 716 if (G_007EDC_LB_D2_VBLANK_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) {
c010f800
JG		 717 WREG32(R_006D34_D2MODE_VBLANK_STATUS,
718 S_006D34_D2MODE_VBLANK_ACK(1));
7ed220d7 719 }
6f34be50 720 if (G_007EDC_DC_HOT_PLUG_DETECT1_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) {
dcfdd408
AD		 721 tmp = RREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL);
722 tmp |= S_007D08_DC_HOT_PLUG_DETECT1_INT_ACK(1);
723 WREG32(R_007D08_DC_HOT_PLUG_DETECT1_INT_CONTROL, tmp);
724 }
6f34be50 725 if (G_007EDC_DC_HOT_PLUG_DETECT2_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) {
dcfdd408
AD		 726 tmp = RREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL);
727 tmp |= S_007D18_DC_HOT_PLUG_DETECT2_INT_ACK(1);
728 WREG32(R_007D18_DC_HOT_PLUG_DETECT2_INT_CONTROL, tmp);
729 }
7ed220d7 730 } else {
6f34be50 731 rdev->irq.stat_regs.r500.disp_int = 0;
7ed220d7
MD		 732 }
733
f122c610
AD		 734 if (ASIC_IS_DCE2(rdev)) {
735 rdev->irq.stat_regs.r500.hdmi0_status = RREG32(R_007404_HDMI0_STATUS) &
736 S_007404_HDMI0_AZ_FORMAT_WTRIG(1);
737 if (G_007404_HDMI0_AZ_FORMAT_WTRIG(rdev->irq.stat_regs.r500.hdmi0_status)) {
738 tmp = RREG32(R_007408_HDMI0_AUDIO_PACKET_CONTROL);
739 tmp |= S_007408_HDMI0_AZ_FORMAT_WTRIG_ACK(1);
740 WREG32(R_007408_HDMI0_AUDIO_PACKET_CONTROL, tmp);
741 }
742 } else
743 rdev->irq.stat_regs.r500.hdmi0_status = 0;
744
7ed220d7 745 if (irqs) {
01ceae8e 746 WREG32(R_000044_GEN_INT_STATUS, irqs);
7ed220d7
MD		 747 }
748 return irqs & irq_mask;
749}
750
ac447df4
JG		 751void rs600_irq_disable(struct radeon_device *rdev)
752{
f122c610
AD		 753 u32 hdmi0 = RREG32(R_007408_HDMI0_AUDIO_PACKET_CONTROL) &
754 ~S_007408_HDMI0_AZ_FORMAT_WTRIG_MASK(1);
755 WREG32(R_007408_HDMI0_AUDIO_PACKET_CONTROL, hdmi0);
ac447df4
JG		 756 WREG32(R_000040_GEN_INT_CNTL, 0);
757 WREG32(R_006540_DxMODE_INT_MASK, 0);
758 /* Wait and acknowledge irq */
759 mdelay(1);
6f34be50 760 rs600_irq_ack(rdev);
ac447df4
JG		 761}
762
7ed220d7
MD		 763int rs600_irq_process(struct radeon_device *rdev)
764{
6f34be50 765 u32 status, msi_rearm;
d4877cf2 766 bool queue_hotplug = false;
f122c610 767 bool queue_hdmi = false;
7ed220d7 768
6f34be50 769 status = rs600_irq_ack(rdev);
f122c610
AD		 770 if (!status &&
771 !rdev->irq.stat_regs.r500.disp_int &&
772 !rdev->irq.stat_regs.r500.hdmi0_status) {
7ed220d7
MD		 773 return IRQ_NONE;
774 }
f122c610
AD		 775 while (status ||
776 rdev->irq.stat_regs.r500.disp_int ||
777 rdev->irq.stat_regs.r500.hdmi0_status) {
7ed220d7 778 /* SW interrupt */
6f34be50 779 if (G_000044_SW_INT(status)) {
7465280c 780 radeon_fence_process(rdev, RADEON_RING_TYPE_GFX_INDEX);
6f34be50 781 }
7ed220d7 782 /* Vertical blank interrupts */
6f34be50 783 if (G_007EDC_LB_D1_VBLANK_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) {
6f34be50
AD		 784 if (rdev->irq.crtc_vblank_int[0]) {
785 drm_handle_vblank(rdev->ddev, 0);
786 rdev->pm.vblank_sync = true;
787 wake_up(&rdev->irq.vblank_queue);
788 }
736fc37f 789 if (atomic_read(&rdev->irq.pflip[0]))
1a0e7918 790 radeon_crtc_handle_vblank(rdev, 0);
c913e23a 791 }
6f34be50 792 if (G_007EDC_LB_D2_VBLANK_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) {
6f34be50
AD		 793 if (rdev->irq.crtc_vblank_int[1]) {
794 drm_handle_vblank(rdev->ddev, 1);
795 rdev->pm.vblank_sync = true;
796 wake_up(&rdev->irq.vblank_queue);
797 }
736fc37f 798 if (atomic_read(&rdev->irq.pflip[1]))
1a0e7918 799 radeon_crtc_handle_vblank(rdev, 1);
c913e23a 800 }
6f34be50 801 if (G_007EDC_DC_HOT_PLUG_DETECT1_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) {
d4877cf2
AD		 802 queue_hotplug = true;
803 DRM_DEBUG("HPD1\n");
dcfdd408 804 }
6f34be50 805 if (G_007EDC_DC_HOT_PLUG_DETECT2_INTERRUPT(rdev->irq.stat_regs.r500.disp_int)) {
d4877cf2
AD		 806 queue_hotplug = true;
807 DRM_DEBUG("HPD2\n");
dcfdd408 808 }
f122c610
AD		 809 if (G_007404_HDMI0_AZ_FORMAT_WTRIG(rdev->irq.stat_regs.r500.hdmi0_status)) {
810 queue_hdmi = true;
811 DRM_DEBUG("HDMI0\n");
812 }
6f34be50 813 status = rs600_irq_ack(rdev);
7ed220d7 814 }
d4877cf2 815 if (queue_hotplug)
cb5d4166 816 schedule_delayed_work(&rdev->hotplug_work, 0);
f122c610
AD		 817 if (queue_hdmi)
818 schedule_work(&rdev->audio_work);
3e5cb98d
AD		 819 if (rdev->msi_enabled) {
820 switch (rdev->family) {
821 case CHIP_RS600:
822 case CHIP_RS690:
823 case CHIP_RS740:
824 msi_rearm = RREG32(RADEON_BUS_CNTL) & ~RS600_MSI_REARM;
825 WREG32(RADEON_BUS_CNTL, msi_rearm);
826 WREG32(RADEON_BUS_CNTL, msi_rearm | RS600_MSI_REARM);
827 break;
828 default:
b7f5b7de 829 WREG32(RADEON_MSI_REARM_EN, RV370_MSI_REARM_EN);
3e5cb98d
AD		 830 break;
831 }
832 }
7ed220d7
MD		 833 return IRQ_HANDLED;
834}
835
836u32 rs600_get_vblank_counter(struct radeon_device *rdev, int crtc)
837{
838 if (crtc == 0)
c010f800 839 return RREG32(R_0060A4_D1CRTC_STATUS_FRAME_COUNT);
7ed220d7 840 else
c010f800 841 return RREG32(R_0068A4_D2CRTC_STATUS_FRAME_COUNT);
7ed220d7
MD		 842}
843
771fe6b9
JG		 844int rs600_mc_wait_for_idle(struct radeon_device *rdev)
845{
846 unsigned i;
771fe6b9
JG		 847
848 for (i = 0; i < rdev->usec_timeout; i++) {
c010f800 849 if (G_000000_MC_IDLE(RREG32_MC(R_000000_MC_STATUS)))
771fe6b9 850 return 0;
c010f800 851 udelay(1);
771fe6b9
JG		 852 }
853 return -1;
854}
855
1109ca09 856static void rs600_gpu_init(struct radeon_device *rdev)
771fe6b9 857{
771fe6b9 858 r420_pipes_init(rdev);
c010f800
JG		 859 /* Wait for mc idle */
860 if (rs600_mc_wait_for_idle(rdev))
861 dev_warn(rdev->dev, "Wait MC idle timeout before updating MC.\n");
771fe6b9
JG		 862}
863
1109ca09 864static void rs600_mc_init(struct radeon_device *rdev)
771fe6b9 865{
d594e46a
JG		 866 u64 base;
867
01d73a69
JC		 868 rdev->mc.aper_base = pci_resource_start(rdev->pdev, 0);
869 rdev->mc.aper_size = pci_resource_len(rdev->pdev, 0);
771fe6b9
JG		 870 rdev->mc.vram_is_ddr = true;
871 rdev->mc.vram_width = 128;
722f2943
AD		 872 rdev->mc.real_vram_size = RREG32(RADEON_CONFIG_MEMSIZE);
873 rdev->mc.mc_vram_size = rdev->mc.real_vram_size;
51e5fcd3 874 rdev->mc.visible_vram_size = rdev->mc.aper_size;
d594e46a
JG		 875 rdev->mc.igp_sideport_enabled = radeon_atombios_sideport_present(rdev);
876 base = RREG32_MC(R_000004_MC_FB_LOCATION);
877 base = G_000004_MC_FB_START(base) << 16;
878 radeon_vram_location(rdev, &rdev->mc, base);
8d369bb1 879 rdev->mc.gtt_base_align = 0;
d594e46a 880 radeon_gtt_location(rdev, &rdev->mc);
f47299c5 881 radeon_update_bandwidth_info(rdev);
771fe6b9
JG		 882}
883
c93bb85b
JG		 884void rs600_bandwidth_update(struct radeon_device *rdev)
885{
f46c0120
AD		 886 struct drm_display_mode *mode0 = NULL;
887 struct drm_display_mode *mode1 = NULL;
888 u32 d1mode_priority_a_cnt, d2mode_priority_a_cnt;
889 /* FIXME: implement full support */
890
8efe82ca
AD		 891 if (!rdev->mode_info.mode_config_initialized)
892 return;
893
f46c0120
AD		 894 radeon_update_display_priority(rdev);
895
896 if (rdev->mode_info.crtcs[0]->base.enabled)
897 mode0 = &rdev->mode_info.crtcs[0]->base.mode;
898 if (rdev->mode_info.crtcs[1]->base.enabled)
899 mode1 = &rdev->mode_info.crtcs[1]->base.mode;
900
901 rs690_line_buffer_adjust(rdev, mode0, mode1);
902
903 if (rdev->disp_priority == 2) {
904 d1mode_priority_a_cnt = RREG32(R_006548_D1MODE_PRIORITY_A_CNT);
905 d2mode_priority_a_cnt = RREG32(R_006D48_D2MODE_PRIORITY_A_CNT);
906 d1mode_priority_a_cnt |= S_006548_D1MODE_PRIORITY_A_ALWAYS_ON(1);
907 d2mode_priority_a_cnt |= S_006D48_D2MODE_PRIORITY_A_ALWAYS_ON(1);
908 WREG32(R_006548_D1MODE_PRIORITY_A_CNT, d1mode_priority_a_cnt);
909 WREG32(R_00654C_D1MODE_PRIORITY_B_CNT, d1mode_priority_a_cnt);
910 WREG32(R_006D48_D2MODE_PRIORITY_A_CNT, d2mode_priority_a_cnt);
911 WREG32(R_006D4C_D2MODE_PRIORITY_B_CNT, d2mode_priority_a_cnt);
912 }
c93bb85b
JG		 913}
914
771fe6b9
JG		 915uint32_t rs600_mc_rreg(struct radeon_device *rdev, uint32_t reg)
916{
0a5b7b0b
AD		 917 unsigned long flags;
918 u32 r;
919
920 spin_lock_irqsave(&rdev->mc_idx_lock, flags);
c010f800
JG		 921 WREG32(R_000070_MC_IND_INDEX, S_000070_MC_IND_ADDR(reg) |
922 S_000070_MC_IND_CITF_ARB0(1));
0a5b7b0b
AD		 923 r = RREG32(R_000074_MC_IND_DATA);
924 spin_unlock_irqrestore(&rdev->mc_idx_lock, flags);
925 return r;
771fe6b9
JG		 926}
927
928void rs600_mc_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v)
929{
0a5b7b0b
AD		 930 unsigned long flags;
931
932 spin_lock_irqsave(&rdev->mc_idx_lock, flags);
c010f800
JG		 933 WREG32(R_000070_MC_IND_INDEX, S_000070_MC_IND_ADDR(reg) |
934 S_000070_MC_IND_CITF_ARB0(1) | S_000070_MC_IND_WR_EN(1));
935 WREG32(R_000074_MC_IND_DATA, v);
0a5b7b0b 936 spin_unlock_irqrestore(&rdev->mc_idx_lock, flags);
c010f800
JG		 937}
938
1109ca09 939static void rs600_debugfs(struct radeon_device *rdev)
c010f800
JG		 940{
941 if (r100_debugfs_rbbm_init(rdev))
942 DRM_ERROR("Failed to register debugfs file for RBBM !\n");
771fe6b9 943}
3f7dc91a 944
3bc68535 945void rs600_set_safe_registers(struct radeon_device *rdev)
3f7dc91a
DA		 946{
947 rdev->config.r300.reg_safe_bm = rs600_reg_safe_bm;
948 rdev->config.r300.reg_safe_bm_size = ARRAY_SIZE(rs600_reg_safe_bm);
3bc68535
JG		 949}
950
c010f800
JG		 951static void rs600_mc_program(struct radeon_device *rdev)
952{
953 struct rv515_mc_save save;
954
955 /* Stops all mc clients */
956 rv515_mc_stop(rdev, &save);
957
958 /* Wait for mc idle */
959 if (rs600_mc_wait_for_idle(rdev))
960 dev_warn(rdev->dev, "Wait MC idle timeout before updating MC.\n");
961
962 /* FIXME: What does AGP means for such chipset ? */
963 WREG32_MC(R_000005_MC_AGP_LOCATION, 0x0FFFFFFF);
964 WREG32_MC(R_000006_AGP_BASE, 0);
965 WREG32_MC(R_000007_AGP_BASE_2, 0);
966 /* Program MC */
967 WREG32_MC(R_000004_MC_FB_LOCATION,
968 S_000004_MC_FB_START(rdev->mc.vram_start >> 16) |
969 S_000004_MC_FB_TOP(rdev->mc.vram_end >> 16));
970 WREG32(R_000134_HDP_FB_LOCATION,
971 S_000134_HDP_FB_START(rdev->mc.vram_start >> 16));
972
973 rv515_mc_resume(rdev, &save);
974}
975
976static int rs600_startup(struct radeon_device *rdev)
977{
978 int r;
979
980 rs600_mc_program(rdev);
981 /* Resume clock */
982 rv515_clock_startup(rdev);
983 /* Initialize GPU configuration (# pipes, ...) */
984 rs600_gpu_init(rdev);
985 /* Initialize GART (initialize after TTM so we can allocate
986 * memory through TTM but finalize after TTM) */
987 r = rs600_gart_enable(rdev);
988 if (r)
989 return r;
724c80e1
AD		 990
991 /* allocate wb buffer */
992 r = radeon_wb_init(rdev);
993 if (r)
994 return r;
995
30eb77f4
JG		 996 r = radeon_fence_driver_start_ring(rdev, RADEON_RING_TYPE_GFX_INDEX);
997 if (r) {
998 dev_err(rdev->dev, "failed initializing CP fences (%d).\n", r);
999 return r;
1000 }
1001
c010f800 1002 /* Enable IRQ */
e49f3959
AH		 1003 if (!rdev->irq.installed) {
1004 r = radeon_irq_kms_init(rdev);
1005 if (r)
1006 return r;
1007 }
1008
c010f800 1009 rs600_irq_set(rdev);
cafe6609 1010 rdev->config.r300.hdp_cntl = RREG32(RADEON_HOST_PATH_CNTL);
c010f800
JG		 1011 /* 1M ring buffer */
1012 r = r100_cp_init(rdev, 1024 * 1024);
1013 if (r) {
ec4f2ac4 1014 dev_err(rdev->dev, "failed initializing CP (%d).\n", r);
c010f800
JG		 1015 return r;
1016 }
b15ba512 1017
2898c348
CK		 1018 r = radeon_ib_pool_init(rdev);
1019 if (r) {
1020 dev_err(rdev->dev, "IB initialization failed (%d).\n", r);
b15ba512 1021 return r;
2898c348 1022 }
b15ba512 1023
bfc1f97d 1024 r = radeon_audio_init(rdev);
d4e30ef0
AD		 1025 if (r) {
1026 dev_err(rdev->dev, "failed initializing audio\n");
1027 return r;
1028 }
1029
c010f800
JG		 1030 return 0;
1031}
1032
1033int rs600_resume(struct radeon_device *rdev)
1034{
6b7746e8
JG		 1035 int r;
1036
c010f800
JG		 1037 /* Make sur GART are not working */
1038 rs600_gart_disable(rdev);
1039 /* Resume clock before doing reset */
1040 rv515_clock_startup(rdev);
1041 /* Reset gpu before posting otherwise ATOM will enter infinite loop */
a2d07b74 1042 if (radeon_asic_reset(rdev)) {
c010f800
JG		 1043 dev_warn(rdev->dev, "GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)\n",
1044 RREG32(R_000E40_RBBM_STATUS),
1045 RREG32(R_0007C0_CP_STAT));
1046 }
1047 /* post */
1048 atom_asic_init(rdev->mode_info.atom_context);
1049 /* Resume clock after posting */
1050 rv515_clock_startup(rdev);
550e2d92
DA		 1051 /* Initialize surface registers */
1052 radeon_surface_init(rdev);
b15ba512
JG		 1053
1054 rdev->accel_working = true;
6b7746e8
JG		 1055 r = rs600_startup(rdev);
1056 if (r) {
1057 rdev->accel_working = false;
1058 }
1059 return r;
c010f800
JG		 1060}
1061
1062int rs600_suspend(struct radeon_device *rdev)
1063{
6c7bccea 1064 radeon_pm_suspend(rdev);
7991d665 1065 radeon_audio_fini(rdev);
c010f800 1066 r100_cp_disable(rdev);
724c80e1 1067 radeon_wb_disable(rdev);
ac447df4 1068 rs600_irq_disable(rdev);
c010f800
JG		 1069 rs600_gart_disable(rdev);
1070 return 0;
1071}
1072
1073void rs600_fini(struct radeon_device *rdev)
1074{
6c7bccea 1075 radeon_pm_fini(rdev);
7991d665 1076 radeon_audio_fini(rdev);
c010f800 1077 r100_cp_fini(rdev);
724c80e1 1078 radeon_wb_fini(rdev);
2898c348 1079 radeon_ib_pool_fini(rdev);
c010f800
JG		 1080 radeon_gem_fini(rdev);
1081 rs600_gart_fini(rdev);
1082 radeon_irq_kms_fini(rdev);
1083 radeon_fence_driver_fini(rdev);
4c788679 1084 radeon_bo_fini(rdev);
c010f800
JG		 1085 radeon_atombios_fini(rdev);
1086 kfree(rdev->bios);
1087 rdev->bios = NULL;
1088}
1089
3bc68535
JG		 1090int rs600_init(struct radeon_device *rdev)
1091{
c010f800
JG		 1092 int r;
1093
c010f800
JG		 1094 /* Disable VGA */
1095 rv515_vga_render_disable(rdev);
1096 /* Initialize scratch registers */
1097 radeon_scratch_init(rdev);
1098 /* Initialize surface registers */
1099 radeon_surface_init(rdev);
4c712e6c
DA		 1100 /* restore some register to sane defaults */
1101 r100_restore_sanity(rdev);
c010f800
JG		 1102 /* BIOS */
1103 if (!radeon_get_bios(rdev)) {
1104 if (ASIC_IS_AVIVO(rdev))
1105 return -EINVAL;
1106 }
1107 if (rdev->is_atom_bios) {
1108 r = radeon_atombios_init(rdev);
1109 if (r)
1110 return r;
1111 } else {
1112 dev_err(rdev->dev, "Expecting atombios for RS600 GPU\n");
1113 return -EINVAL;
1114 }
1115 /* Reset gpu before posting otherwise ATOM will enter infinite loop */
a2d07b74 1116 if (radeon_asic_reset(rdev)) {
c010f800
JG		 1117 dev_warn(rdev->dev,
1118 "GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)\n",
1119 RREG32(R_000E40_RBBM_STATUS),
1120 RREG32(R_0007C0_CP_STAT));
1121 }
1122 /* check if cards are posted or not */
72542d77
DA		 1123 if (radeon_boot_test_post_card(rdev) == false)
1124 return -EINVAL;
1125
c010f800
JG		 1126 /* Initialize clocks */
1127 radeon_get_clock_info(rdev->ddev);
d594e46a
JG		 1128 /* initialize memory controller */
1129 rs600_mc_init(rdev);
c010f800
JG		 1130 rs600_debugfs(rdev);
1131 /* Fence driver */
30eb77f4 1132 r = radeon_fence_driver_init(rdev);
c010f800
JG		 1133 if (r)
1134 return r;
1135 /* Memory manager */
4c788679 1136 r = radeon_bo_init(rdev);
c010f800
JG		 1137 if (r)
1138 return r;
1139 r = rs600_gart_init(rdev);
1140 if (r)
1141 return r;
1142 rs600_set_safe_registers(rdev);
b15ba512 1143
6c7bccea
AD		 1144 /* Initialize power management */
1145 radeon_pm_init(rdev);
1146
c010f800
JG		 1147 rdev->accel_working = true;
1148 r = rs600_startup(rdev);
1149 if (r) {
1150 /* Somethings want wront with the accel init stop accel */
1151 dev_err(rdev->dev, "Disabling GPU acceleration\n");
c010f800 1152 r100_cp_fini(rdev);
724c80e1 1153 radeon_wb_fini(rdev);
2898c348 1154 radeon_ib_pool_fini(rdev);
c010f800
JG		 1155 rs600_gart_fini(rdev);
1156 radeon_irq_kms_fini(rdev);
1157 rdev->accel_working = false;
1158 }
3f7dc91a
DA		 1159 return 0;
1160}
Linux 6.x block layer and io_uring tree(s)