projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm: extract helpers to compute new training values from sink request
[linux-2.6-block.git] / drivers / gpu / drm / radeon / radeon_mode.h
CommitLineData
771fe6b9
JG		 1/*
2 * Copyright 2000 ATI Technologies Inc., Markham, Ontario, and
3 * VA Linux Systems Inc., Fremont, California.
4 * Copyright 2008 Red Hat Inc.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
23 *
24 * Original Authors:
25 * Kevin E. Martin, Rickard E. Faith, Alan Hourihane
26 *
27 * Kernel port Author: Dave Airlie
28 */
29
30#ifndef RADEON_MODE_H
31#define RADEON_MODE_H
32
760285e7
DH		 33#include <drm/drm_crtc.h>
34#include <drm/drm_edid.h>
35#include <drm/drm_dp_helper.h>
36#include <drm/drm_fixed.h>
37#include <drm/drm_crtc_helper.h>
771fe6b9 38#include <linux/i2c.h>
771fe6b9 39#include <linux/i2c-algo-bit.h>
c93bb85b 40
38651674 41struct radeon_bo;
c93bb85b 42struct radeon_device;
771fe6b9
JG		 43
44#define to_radeon_crtc(x) container_of(x, struct radeon_crtc, base)
45#define to_radeon_connector(x) container_of(x, struct radeon_connector, base)
46#define to_radeon_encoder(x) container_of(x, struct radeon_encoder, base)
47#define to_radeon_framebuffer(x) container_of(x, struct radeon_framebuffer, base)
48
771fe6b9
JG		 49enum radeon_rmx_type {
50 RMX_OFF,
51 RMX_FULL,
52 RMX_CENTER,
53 RMX_ASPECT
54};
55
56enum radeon_tv_std {
57 TV_STD_NTSC,
58 TV_STD_PAL,
59 TV_STD_PAL_M,
60 TV_STD_PAL_60,
61 TV_STD_NTSC_J,
62 TV_STD_SCART_PAL,
63 TV_STD_SECAM,
64 TV_STD_PAL_CN,
d79766fa 65 TV_STD_PAL_N,
771fe6b9
JG		 66};
67
5b1714d3
AD		 68enum radeon_underscan_type {
69 UNDERSCAN_OFF,
70 UNDERSCAN_ON,
71 UNDERSCAN_AUTO,
72};
73
8e36ed00
AD		 74enum radeon_hpd_id {
75 RADEON_HPD_1 = 0,
76 RADEON_HPD_2,
77 RADEON_HPD_3,
78 RADEON_HPD_4,
79 RADEON_HPD_5,
80 RADEON_HPD_6,
81 RADEON_HPD_NONE = 0xff,
82};
83
f376b94f
AD		 84#define RADEON_MAX_I2C_BUS 16
85
9b9fe724
AD		 86/* radeon gpio-based i2c
87 * 1. "mask" reg and bits
88 * grabs the gpio pins for software use
89 * 0=not held 1=held
90 * 2. "a" reg and bits
91 * output pin value
92 * 0=low 1=high
93 * 3. "en" reg and bits
94 * sets the pin direction
95 * 0=input 1=output
96 * 4. "y" reg and bits
97 * input pin value
98 * 0=low 1=high
99 */
771fe6b9
JG		 100struct radeon_i2c_bus_rec {
101 bool valid;
6a93cb25
AD		 102 /* id used by atom */
103 uint8_t i2c_id;
bcc1c2a1 104 /* id used by atom */
8e36ed00 105 enum radeon_hpd_id hpd;
6a93cb25
AD		 106 /* can be used with hw i2c engine */
107 bool hw_capable;
108 /* uses multi-media i2c engine */
109 bool mm_i2c;
110 /* regs and bits */
771fe6b9
JG		 111 uint32_t mask_clk_reg;
112 uint32_t mask_data_reg;
113 uint32_t a_clk_reg;
114 uint32_t a_data_reg;
9b9fe724
AD		 115 uint32_t en_clk_reg;
116 uint32_t en_data_reg;
117 uint32_t y_clk_reg;
118 uint32_t y_data_reg;
771fe6b9
JG		 119 uint32_t mask_clk_mask;
120 uint32_t mask_data_mask;
771fe6b9
JG		 121 uint32_t a_clk_mask;
122 uint32_t a_data_mask;
9b9fe724
AD		 123 uint32_t en_clk_mask;
124 uint32_t en_data_mask;
125 uint32_t y_clk_mask;
126 uint32_t y_data_mask;
771fe6b9
JG		 127};
128
129struct radeon_tmds_pll {
130 uint32_t freq;
131 uint32_t value;
132};
133
134#define RADEON_MAX_BIOS_CONNECTOR 16
135
7c27f87d 136/* pll flags */
771fe6b9
JG		 137#define RADEON_PLL_USE_BIOS_DIVS (1 << 0)
138#define RADEON_PLL_NO_ODD_POST_DIV (1 << 1)
139#define RADEON_PLL_USE_REF_DIV (1 << 2)
140#define RADEON_PLL_LEGACY (1 << 3)
141#define RADEON_PLL_PREFER_LOW_REF_DIV (1 << 4)
142#define RADEON_PLL_PREFER_HIGH_REF_DIV (1 << 5)
143#define RADEON_PLL_PREFER_LOW_FB_DIV (1 << 6)
144#define RADEON_PLL_PREFER_HIGH_FB_DIV (1 << 7)
145#define RADEON_PLL_PREFER_LOW_POST_DIV (1 << 8)
146#define RADEON_PLL_PREFER_HIGH_POST_DIV (1 << 9)
147#define RADEON_PLL_USE_FRAC_FB_DIV (1 << 10)
d0e275a9 148#define RADEON_PLL_PREFER_CLOSEST_LOWER (1 << 11)
fc10332b 149#define RADEON_PLL_USE_POST_DIV (1 << 12)
86cb2bbf 150#define RADEON_PLL_IS_LCD (1 << 13)
f523f74e 151#define RADEON_PLL_PREFER_MINM_OVER_MAXP (1 << 14)
771fe6b9
JG		 152
153struct radeon_pll {
fc10332b
AD		 154 /* reference frequency */
155 uint32_t reference_freq;
156
157 /* fixed dividers */
158 uint32_t reference_div;
159 uint32_t post_div;
160
161 /* pll in/out limits */
771fe6b9
JG		 162 uint32_t pll_in_min;
163 uint32_t pll_in_max;
164 uint32_t pll_out_min;
165 uint32_t pll_out_max;
86cb2bbf
AD		 166 uint32_t lcd_pll_out_min;
167 uint32_t lcd_pll_out_max;
fc10332b 168 uint32_t best_vco;
771fe6b9 169
fc10332b 170 /* divider limits */
771fe6b9
JG		 171 uint32_t min_ref_div;
172 uint32_t max_ref_div;
173 uint32_t min_post_div;
174 uint32_t max_post_div;
175 uint32_t min_feedback_div;
176 uint32_t max_feedback_div;
177 uint32_t min_frac_feedback_div;
178 uint32_t max_frac_feedback_div;
fc10332b
AD		 179
180 /* flags for the current clock */
181 uint32_t flags;
182
183 /* pll id */
184 uint32_t id;
771fe6b9
JG		 185};
186
187struct radeon_i2c_chan {
771fe6b9 188 struct i2c_adapter adapter;
746c1aa4
DA		 189 struct drm_device *dev;
190 union {
ac1aade6 191 struct i2c_algo_bit_data bit;
746c1aa4 192 struct i2c_algo_dp_aux_data dp;
746c1aa4 193 } algo;
771fe6b9
JG		 194 struct radeon_i2c_bus_rec rec;
195};
196
197/* mostly for macs, but really any system without connector tables */
198enum radeon_connector_table {
aa74fbb4 199 CT_NONE = 0,
771fe6b9
JG		 200 CT_GENERIC,
201 CT_IBOOK,
202 CT_POWERBOOK_EXTERNAL,
203 CT_POWERBOOK_INTERNAL,
204 CT_POWERBOOK_VGA,
205 CT_MINI_EXTERNAL,
206 CT_MINI_INTERNAL,
207 CT_IMAC_G5_ISIGHT,
208 CT_EMAC,
76a7142a 209 CT_RN50_POWER,
aa74fbb4 210 CT_MAC_X800,
9fad321a 211 CT_MAC_G5_9600,
6a556039 212 CT_SAM440EP
771fe6b9
JG		 213};
214
fcec570b
AD		 215enum radeon_dvo_chip {
216 DVO_SIL164,
217 DVO_SIL1178,
218};
219
8be48d92 220struct radeon_fbdev;
38651674 221
0783986a
AD		 222struct radeon_afmt {
223 bool enabled;
224 int offset;
225 bool last_buffer_filled_status;
226 int id;
227};
228
771fe6b9
JG		 229struct radeon_mode_info {
230 struct atom_context *atom_context;
61c4b24b 231 struct card_info *atom_card_info;
771fe6b9
JG		 232 enum radeon_connector_table connector_table;
233 bool mode_config_initialized;
bcc1c2a1 234 struct radeon_crtc *crtcs[6];
0783986a 235 struct radeon_afmt *afmt[6];
445282db
DA		 236 /* DVI-I properties */
237 struct drm_property *coherent_mode_property;
238 /* DAC enable load detect */
239 struct drm_property *load_detect_property;
5b1714d3 240 /* TV standard */
445282db
DA		 241 struct drm_property *tv_std_property;
242 /* legacy TMDS PLL detect */
243 struct drm_property *tmds_pll_property;
5b1714d3
AD		 244 /* underscan */
245 struct drm_property *underscan_property;
5bccf5e3
MG		 246 struct drm_property *underscan_hborder_property;
247 struct drm_property *underscan_vborder_property;
3c537889
AD		 248 /* hardcoded DFP edid from BIOS */
249 struct edid *bios_hardcoded_edid;
fafcf94e 250 int bios_hardcoded_edid_size;
38651674
DA		 251
252 /* pointer to fbdev info structure */
8be48d92 253 struct radeon_fbdev *rfbdev;
af7912e5
AD		 254 /* firmware flags */
255 u16 firmware_flags;
bced76f2
AD		 256 /* pointer to backlight encoder */
257 struct radeon_encoder *bl_encoder;
c93bb85b
JG		 258};
259
91030880
AD		 260#define RADEON_MAX_BL_LEVEL 0xFF
261
bced76f2
AD		 262#if defined(CONFIG_BACKLIGHT_CLASS_DEVICE) || defined(CONFIG_BACKLIGHT_CLASS_DEVICE_MODULE)
263
91030880
AD		 264struct radeon_backlight_privdata {
265 struct radeon_encoder *encoder;
266 uint8_t negative;
267};
268
269#endif
270
4ce001ab
DA		 271#define MAX_H_CODE_TIMING_LEN 32
272#define MAX_V_CODE_TIMING_LEN 32
273
274/* need to store these as reading
275 back code tables is excessive */
276struct radeon_tv_regs {
277 uint32_t tv_uv_adr;
278 uint32_t timing_cntl;
279 uint32_t hrestart;
280 uint32_t vrestart;
281 uint32_t frestart;
282 uint16_t h_code_timing[MAX_H_CODE_TIMING_LEN];
283 uint16_t v_code_timing[MAX_V_CODE_TIMING_LEN];
284};
285
19eca43e
AD		 286struct radeon_atom_ss {
287 uint16_t percentage;
288 uint8_t type;
289 uint16_t step;
290 uint8_t delay;
291 uint8_t range;
292 uint8_t refdiv;
293 /* asic_ss */
294 uint16_t rate;
295 uint16_t amount;
296};
297
771fe6b9
JG		 298struct radeon_crtc {
299 struct drm_crtc base;
300 int crtc_id;
301 u16 lut_r[256], lut_g[256], lut_b[256];
302 bool enabled;
303 bool can_tile;
6c0ae2ab 304 bool in_mode_set;
771fe6b9 305 uint32_t crtc_offset;
771fe6b9
JG		 306 struct drm_gem_object *cursor_bo;
307 uint64_t cursor_addr;
308 int cursor_width;
309 int cursor_height;
4162338a 310 uint32_t legacy_display_base_addr;
c836e862 311 uint32_t legacy_cursor_offset;
c93bb85b 312 enum radeon_rmx_type rmx_type;
5b1714d3
AD		 313 u8 h_border;
314 u8 v_border;
c93bb85b
JG		 315 fixed20_12 vsc;
316 fixed20_12 hsc;
de2103e4 317 struct drm_display_mode native_mode;
bcc1c2a1 318 int pll_id;
6f34be50
AD		 319 /* page flipping */
320 struct radeon_unpin_work *unpin_work;
321 int deferred_flip_completion;
19eca43e
AD		 322 /* pll sharing */
323 struct radeon_atom_ss ss;
324 bool ss_enabled;
325 u32 adjusted_clock;
326 int bpc;
327 u32 pll_reference_div;
328 u32 pll_post_div;
329 u32 pll_flags;
5df3196b 330 struct drm_encoder *encoder;
57b35e29 331 struct drm_connector *connector;
771fe6b9
JG		 332};
333
334struct radeon_encoder_primary_dac {
335 /* legacy primary dac */
336 uint32_t ps2_pdac_adj;
337};
338
339struct radeon_encoder_lvds {
340 /* legacy lvds */
341 uint16_t panel_vcc_delay;
342 uint8_t panel_pwr_delay;
343 uint8_t panel_digon_delay;
344 uint8_t panel_blon_delay;
345 uint16_t panel_ref_divider;
346 uint8_t panel_post_divider;
347 uint16_t panel_fb_divider;
348 bool use_bios_dividers;
349 uint32_t lvds_gen_cntl;
350 /* panel mode */
de2103e4 351 struct drm_display_mode native_mode;
63ec0119
MD		 352 struct backlight_device *bl_dev;
353 int dpms_mode;
354 uint8_t backlight_level;
771fe6b9
JG		 355};
356
357struct radeon_encoder_tv_dac {
358 /* legacy tv dac */
359 uint32_t ps2_tvdac_adj;
360 uint32_t ntsc_tvdac_adj;
361 uint32_t pal_tvdac_adj;
362
4ce001ab
DA		 363 int h_pos;
364 int v_pos;
365 int h_size;
366 int supported_tv_stds;
367 bool tv_on;
771fe6b9 368 enum radeon_tv_std tv_std;
4ce001ab 369 struct radeon_tv_regs tv;
771fe6b9
JG		 370};
371
372struct radeon_encoder_int_tmds {
373 /* legacy int tmds */
374 struct radeon_tmds_pll tmds_pll[4];
375};
376
fcec570b
AD		 377struct radeon_encoder_ext_tmds {
378 /* tmds over dvo */
379 struct radeon_i2c_chan *i2c_bus;
380 uint8_t slave_addr;
381 enum radeon_dvo_chip dvo_chip;
382};
383
ebbe1cb9 384/* spread spectrum */
771fe6b9 385struct radeon_encoder_atom_dig {
5137ee94 386 bool linkb;
771fe6b9
JG		 387 /* atom dig */
388 bool coherent_mode;
ba032a58
AD		 389 int dig_encoder; /* -1 disabled, 0 DIGA, 1 DIGB, etc. */
390 /* atom lvds/edp */
391 uint32_t lcd_misc;
771fe6b9 392 uint16_t panel_pwr_delay;
ba032a58 393 uint32_t lcd_ss_id;
771fe6b9 394 /* panel mode */
de2103e4 395 struct drm_display_mode native_mode;
63ec0119
MD		 396 struct backlight_device *bl_dev;
397 int dpms_mode;
398 uint8_t backlight_level;
386d4d75 399 int panel_mode;
0783986a 400 struct radeon_afmt *afmt;
771fe6b9
JG		 401};
402
4ce001ab
DA		 403struct radeon_encoder_atom_dac {
404 enum radeon_tv_std tv_std;
405};
406
771fe6b9
JG		 407struct radeon_encoder {
408 struct drm_encoder base;
5137ee94 409 uint32_t encoder_enum;
771fe6b9
JG		 410 uint32_t encoder_id;
411 uint32_t devices;
4ce001ab 412 uint32_t active_device;
771fe6b9
JG		 413 uint32_t flags;
414 uint32_t pixel_clock;
415 enum radeon_rmx_type rmx_type;
5b1714d3 416 enum radeon_underscan_type underscan_type;
5bccf5e3
MG		 417 uint32_t underscan_hborder;
418 uint32_t underscan_vborder;
de2103e4 419 struct drm_display_mode native_mode;
771fe6b9 420 void *enc_priv;
58bd0863 421 int audio_polling_active;
3e4b9982 422 bool is_ext_encoder;
36868bda 423 u16 caps;
771fe6b9
JG		 424};
425
426struct radeon_connector_atom_dig {
427 uint32_t igp_lane_info;
4143e919 428 /* displayport */
746c1aa4 429 struct radeon_i2c_chan *dp_i2c_bus;
1a66c95a 430 u8 dpcd[8];
4143e919 431 u8 dp_sink_type;
5801ead6
AD		 432 int dp_clock;
433 int dp_lane_count;
8b834852 434 bool edp_on;
771fe6b9
JG		 435};
436
eed45b30
AD		 437struct radeon_gpio_rec {
438 bool valid;
439 u8 id;
440 u32 reg;
441 u32 mask;
442};
443
eed45b30
AD		 444struct radeon_hpd {
445 enum radeon_hpd_id hpd;
446 u8 plugged_state;
447 struct radeon_gpio_rec gpio;
448};
449
26b5bc98 450struct radeon_router {
26b5bc98
AD		 451 u32 router_id;
452 struct radeon_i2c_bus_rec i2c_info;
453 u8 i2c_addr;
fb939dfc
AD		 454 /* i2c mux */
455 bool ddc_valid;
456 u8 ddc_mux_type;
457 u8 ddc_mux_control_pin;
458 u8 ddc_mux_state;
459 /* clock/data mux */
460 bool cd_valid;
461 u8 cd_mux_type;
462 u8 cd_mux_control_pin;
463 u8 cd_mux_state;
26b5bc98
AD		 464};
465
771fe6b9
JG		 466struct radeon_connector {
467 struct drm_connector base;
468 uint32_t connector_id;
469 uint32_t devices;
470 struct radeon_i2c_chan *ddc_bus;
5b1714d3 471 /* some systems have an hdmi and vga port with a shared ddc line */
0294cf4f 472 bool shared_ddc;
4ce001ab
DA		 473 bool use_digital;
474 /* we need to mind the EDID between detect
475 and get modes due to analog/digital/tvencoder */
476 struct edid *edid;
771fe6b9 477 void *con_priv;
445282db 478 bool dac_load_detect;
d0d0a225 479 bool detected_by_load; /* if the connection status was determined by load */
b75fad06 480 uint16_t connector_object_id;
eed45b30 481 struct radeon_hpd hpd;
26b5bc98
AD		 482 struct radeon_router router;
483 struct radeon_i2c_chan *router_bus;
771fe6b9
JG		 484};
485
486struct radeon_framebuffer {
487 struct drm_framebuffer base;
488 struct drm_gem_object *obj;
489};
490
996d5c59
AD		 491#define ENCODER_MODE_IS_DP(em) (((em) == ATOM_ENCODER_MODE_DP) || \
492 ((em) == ATOM_ENCODER_MODE_DP_MST))
6383cf7d 493
d79766fa
AD		 494extern enum radeon_tv_std
495radeon_combios_get_tv_info(struct radeon_device *rdev);
496extern enum radeon_tv_std
497radeon_atombios_get_tv_info(struct radeon_device *rdev);
498
5b1714d3
AD		 499extern struct drm_connector *
500radeon_get_connector_for_encoder(struct drm_encoder *encoder);
9aa59993
AD		 501extern struct drm_connector *
502radeon_get_connector_for_encoder_init(struct drm_encoder *encoder);
503extern bool radeon_dig_monitor_is_duallink(struct drm_encoder *encoder,
504 u32 pixel_clock);
5b1714d3 505
1d33e1fc
AD		 506extern u16 radeon_encoder_get_dp_bridge_encoder_id(struct drm_encoder *encoder);
507extern u16 radeon_connector_encoder_get_dp_bridge_encoder_id(struct drm_connector *connector);
d7fa8bb3
AD		 508extern bool radeon_connector_encoder_is_hbr2(struct drm_connector *connector);
509extern bool radeon_connector_is_dp12_capable(struct drm_connector *connector);
eccea792 510extern int radeon_get_monitor_bpc(struct drm_connector *connector);
d7fa8bb3 511
d4877cf2 512extern void radeon_connector_hotplug(struct drm_connector *connector);
224d94b1 513extern int radeon_dp_mode_valid_helper(struct drm_connector *connector,
5801ead6
AD		 514 struct drm_display_mode *mode);
515extern void radeon_dp_set_link_config(struct drm_connector *connector,
e811f5ae 516 const struct drm_display_mode *mode);
224d94b1
AD		 517extern void radeon_dp_link_train(struct drm_encoder *encoder,
518 struct drm_connector *connector);
d5811e87 519extern bool radeon_dp_needs_link_train(struct radeon_connector *radeon_connector);
4143e919 520extern u8 radeon_dp_getsinktype(struct radeon_connector *radeon_connector);
9fa05c98 521extern bool radeon_dp_getdpcd(struct radeon_connector *radeon_connector);
386d4d75
AD		 522extern int radeon_dp_get_panel_mode(struct drm_encoder *encoder,
523 struct drm_connector *connector);
558e27db 524extern void atombios_dig_encoder_setup(struct drm_encoder *encoder, int action, int panel_mode);
ac89af1e 525extern void radeon_atom_encoder_init(struct radeon_device *rdev);
f3f1f03e 526extern void radeon_atom_disp_eng_pll_init(struct radeon_device *rdev);
5801ead6
AD		 527extern void atombios_dig_transmitter_setup(struct drm_encoder *encoder,
528 int action, uint8_t lane_num,
529 uint8_t lane_set);
591a10e1 530extern void radeon_atom_ext_encoder_setup_ddc(struct drm_encoder *encoder);
3f03ced8 531extern struct drm_encoder *radeon_get_external_encoder(struct drm_encoder *encoder);
746c1aa4 532extern int radeon_dp_i2c_aux_ch(struct i2c_adapter *adapter, int mode,
834b2904 533 u8 write_byte, u8 *read_byte);
746c1aa4 534
f376b94f
AD		 535extern void radeon_i2c_init(struct radeon_device *rdev);
536extern void radeon_i2c_fini(struct radeon_device *rdev);
537extern void radeon_combios_i2c_init(struct radeon_device *rdev);
538extern void radeon_atombios_i2c_init(struct radeon_device *rdev);
539extern void radeon_i2c_add(struct radeon_device *rdev,
540 struct radeon_i2c_bus_rec *rec,
541 const char *name);
542extern struct radeon_i2c_chan *radeon_i2c_lookup(struct radeon_device *rdev,
543 struct radeon_i2c_bus_rec *i2c_bus);
746c1aa4 544extern struct radeon_i2c_chan *radeon_i2c_create_dp(struct drm_device *dev,
6a93cb25
AD		 545 struct radeon_i2c_bus_rec *rec,
546 const char *name);
771fe6b9
JG		 547extern struct radeon_i2c_chan *radeon_i2c_create(struct drm_device *dev,
548 struct radeon_i2c_bus_rec *rec,
549 const char *name);
550extern void radeon_i2c_destroy(struct radeon_i2c_chan *i2c);
5a6f98f5
AD		 551extern void radeon_i2c_get_byte(struct radeon_i2c_chan *i2c_bus,
552 u8 slave_addr,
553 u8 addr,
554 u8 *val);
555extern void radeon_i2c_put_byte(struct radeon_i2c_chan *i2c,
556 u8 slave_addr,
557 u8 addr,
558 u8 val);
fb939dfc
AD		 559extern void radeon_router_select_ddc_port(struct radeon_connector *radeon_connector);
560extern void radeon_router_select_cd_port(struct radeon_connector *radeon_connector);
bc1c4dc3 561extern bool radeon_ddc_probe(struct radeon_connector *radeon_connector);
771fe6b9
JG		 562extern int radeon_ddc_get_modes(struct radeon_connector *radeon_connector);
563
564extern struct drm_encoder *radeon_best_encoder(struct drm_connector *connector);
565
ba032a58
AD		 566extern bool radeon_atombios_get_ppll_ss_info(struct radeon_device *rdev,
567 struct radeon_atom_ss *ss,
568 int id);
569extern bool radeon_atombios_get_asic_ss_info(struct radeon_device *rdev,
570 struct radeon_atom_ss *ss,
571 int id, u32 clock);
572
f523f74e
AD		 573extern void radeon_compute_pll_legacy(struct radeon_pll *pll,
574 uint64_t freq,
575 uint32_t *dot_clock_p,
576 uint32_t *fb_div_p,
577 uint32_t *frac_fb_div_p,
578 uint32_t *ref_div_p,
579 uint32_t *post_div_p);
580
581extern void radeon_compute_pll_avivo(struct radeon_pll *pll,
582 u32 freq,
583 u32 *dot_clock_p,
584 u32 *fb_div_p,
585 u32 *frac_fb_div_p,
586 u32 *ref_div_p,
587 u32 *post_div_p);
771fe6b9 588
1f3b6a45
DA		 589extern void radeon_setup_encoder_clones(struct drm_device *dev);
590
771fe6b9
JG		 591struct drm_encoder *radeon_encoder_legacy_lvds_add(struct drm_device *dev, int bios_index);
592struct drm_encoder *radeon_encoder_legacy_primary_dac_add(struct drm_device *dev, int bios_index, int with_tv);
593struct drm_encoder *radeon_encoder_legacy_tv_dac_add(struct drm_device *dev, int bios_index, int with_tv);
594struct drm_encoder *radeon_encoder_legacy_tmds_int_add(struct drm_device *dev, int bios_index);
595struct drm_encoder *radeon_encoder_legacy_tmds_ext_add(struct drm_device *dev, int bios_index);
99999aaa 596extern void atombios_dvo_setup(struct drm_encoder *encoder, int action);
32f48ffe 597extern void atombios_digital_setup(struct drm_encoder *encoder, int action);
771fe6b9 598extern int atombios_get_encoder_mode(struct drm_encoder *encoder);
2dafb74d 599extern bool atombios_set_edp_panel_power(struct drm_connector *connector, int action);
4ce001ab 600extern void radeon_encoder_set_active_device(struct drm_encoder *encoder);
771fe6b9
JG		 601
602extern void radeon_crtc_load_lut(struct drm_crtc *crtc);
603extern int atombios_crtc_set_base(struct drm_crtc *crtc, int x, int y,
604 struct drm_framebuffer *old_fb);
4dd19b0d
CB		 605extern int atombios_crtc_set_base_atomic(struct drm_crtc *crtc,
606 struct drm_framebuffer *fb,
21c74a8e
JW		 607 int x, int y,
608 enum mode_set_atomic state);
771fe6b9
JG		 609extern int atombios_crtc_mode_set(struct drm_crtc *crtc,
610 struct drm_display_mode *mode,
611 struct drm_display_mode *adjusted_mode,
612 int x, int y,
613 struct drm_framebuffer *old_fb);
614extern void atombios_crtc_dpms(struct drm_crtc *crtc, int mode);
615
616extern int radeon_crtc_set_base(struct drm_crtc *crtc, int x, int y,
617 struct drm_framebuffer *old_fb);
4dd19b0d
CB		 618extern int radeon_crtc_set_base_atomic(struct drm_crtc *crtc,
619 struct drm_framebuffer *fb,
21c74a8e
JW		 620 int x, int y,
621 enum mode_set_atomic state);
4dd19b0d
CB		 622extern int radeon_crtc_do_set_base(struct drm_crtc *crtc,
623 struct drm_framebuffer *fb,
624 int x, int y, int atomic);
771fe6b9
JG		 625extern int radeon_crtc_cursor_set(struct drm_crtc *crtc,
626 struct drm_file *file_priv,
627 uint32_t handle,
628 uint32_t width,
629 uint32_t height);
630extern int radeon_crtc_cursor_move(struct drm_crtc *crtc,
631 int x, int y);
632
f5a80209
MK		 633extern int radeon_get_crtc_scanoutpos(struct drm_device *dev, int crtc,
634 int *vpos, int *hpos);
6383cf7d 635
3c537889
AD		 636extern bool radeon_combios_check_hardcoded_edid(struct radeon_device *rdev);
637extern struct edid *
c324acd5 638radeon_bios_get_hardcoded_edid(struct radeon_device *rdev);
771fe6b9
JG		 639extern bool radeon_atom_get_clock_info(struct drm_device *dev);
640extern bool radeon_combios_get_clock_info(struct drm_device *dev);
641extern struct radeon_encoder_atom_dig *
642radeon_atombios_get_lvds_info(struct radeon_encoder *encoder);
fcec570b
AD		 643extern bool radeon_atombios_get_tmds_info(struct radeon_encoder *encoder,
644 struct radeon_encoder_int_tmds *tmds);
645extern bool radeon_legacy_get_tmds_info_from_combios(struct radeon_encoder *encoder,
646 struct radeon_encoder_int_tmds *tmds);
647extern bool radeon_legacy_get_tmds_info_from_table(struct radeon_encoder *encoder,
648 struct radeon_encoder_int_tmds *tmds);
649extern bool radeon_legacy_get_ext_tmds_info_from_combios(struct radeon_encoder *encoder,
650 struct radeon_encoder_ext_tmds *tmds);
651extern bool radeon_legacy_get_ext_tmds_info_from_table(struct radeon_encoder *encoder,
652 struct radeon_encoder_ext_tmds *tmds);
6fe7ac3f
AD		 653extern struct radeon_encoder_primary_dac *
654radeon_atombios_get_primary_dac_info(struct radeon_encoder *encoder);
655extern struct radeon_encoder_tv_dac *
656radeon_atombios_get_tv_dac_info(struct radeon_encoder *encoder);
771fe6b9
JG		 657extern struct radeon_encoder_lvds *
658radeon_combios_get_lvds_info(struct radeon_encoder *encoder);
771fe6b9
JG		 659extern void radeon_combios_get_ext_tmds_info(struct radeon_encoder *encoder);
660extern struct radeon_encoder_tv_dac *
661radeon_combios_get_tv_dac_info(struct radeon_encoder *encoder);
662extern struct radeon_encoder_primary_dac *
663radeon_combios_get_primary_dac_info(struct radeon_encoder *encoder);
fcec570b
AD		 664extern bool radeon_combios_external_tmds_setup(struct drm_encoder *encoder);
665extern void radeon_external_tmds_setup(struct drm_encoder *encoder);
771fe6b9
JG		 666extern void radeon_combios_output_lock(struct drm_encoder *encoder, bool lock);
667extern void radeon_combios_initialize_bios_scratch_regs(struct drm_device *dev);
668extern void radeon_atom_output_lock(struct drm_encoder *encoder, bool lock);
669extern void radeon_atom_initialize_bios_scratch_regs(struct drm_device *dev);
f657c2a7
YZ		 670extern void radeon_save_bios_scratch_regs(struct radeon_device *rdev);
671extern void radeon_restore_bios_scratch_regs(struct radeon_device *rdev);
771fe6b9
JG		 672extern void
673radeon_atombios_encoder_crtc_scratch_regs(struct drm_encoder *encoder, int crtc);
674extern void
675radeon_atombios_encoder_dpms_scratch_regs(struct drm_encoder *encoder, bool on);
676extern void
677radeon_combios_encoder_crtc_scratch_regs(struct drm_encoder *encoder, int crtc);
678extern void
679radeon_combios_encoder_dpms_scratch_regs(struct drm_encoder *encoder, bool on);
680extern void radeon_crtc_fb_gamma_set(struct drm_crtc *crtc, u16 red, u16 green,
681 u16 blue, int regno);
b8c00ac5
DA		 682extern void radeon_crtc_fb_gamma_get(struct drm_crtc *crtc, u16 *red, u16 *green,
683 u16 *blue, int regno);
aaefcd42 684int radeon_framebuffer_init(struct drm_device *dev,
38651674 685 struct radeon_framebuffer *rfb,
308e5bcb 686 struct drm_mode_fb_cmd2 *mode_cmd,
38651674 687 struct drm_gem_object *obj);
771fe6b9
JG		 688
689int radeonfb_remove(struct drm_device *dev, struct drm_framebuffer *fb);
690bool radeon_get_legacy_connector_info_from_bios(struct drm_device *dev);
691bool radeon_get_legacy_connector_info_from_table(struct drm_device *dev);
692void radeon_atombios_init_crtc(struct drm_device *dev,
693 struct radeon_crtc *radeon_crtc);
694void radeon_legacy_init_crtc(struct drm_device *dev,
695 struct radeon_crtc *radeon_crtc);
771fe6b9
JG		 696
697void radeon_get_clock_info(struct drm_device *dev);
698
699extern bool radeon_get_atom_connector_info_from_object_table(struct drm_device *dev);
700extern bool radeon_get_atom_connector_info_from_supported_devices_table(struct drm_device *dev);
701
771fe6b9
JG		 702void radeon_enc_destroy(struct drm_encoder *encoder);
703void radeon_copy_fb(struct drm_device *dev, struct drm_gem_object *dst_obj);
704void radeon_combios_asic_init(struct drm_device *dev);
c93bb85b 705bool radeon_crtc_scaling_mode_fixup(struct drm_crtc *crtc,
e811f5ae 706 const struct drm_display_mode *mode,
c93bb85b 707 struct drm_display_mode *adjusted_mode);
3515387b
AD		 708void radeon_panel_mode_fixup(struct drm_encoder *encoder,
709 struct drm_display_mode *adjusted_mode);
4ce001ab
DA		 710void atom_rv515_force_tv_scaler(struct radeon_device *rdev, struct radeon_crtc *radeon_crtc);
711
712/* legacy tv */
713void radeon_legacy_tv_adjust_crtc_reg(struct drm_encoder *encoder,
714 uint32_t *h_total_disp, uint32_t *h_sync_strt_wid,
715 uint32_t *v_total_disp, uint32_t *v_sync_strt_wid);
716void radeon_legacy_tv_adjust_pll1(struct drm_encoder *encoder,
717 uint32_t *htotal_cntl, uint32_t *ppll_ref_div,
718 uint32_t *ppll_div_3, uint32_t *pixclks_cntl);
719void radeon_legacy_tv_adjust_pll2(struct drm_encoder *encoder,
720 uint32_t *htotal2_cntl, uint32_t *p2pll_ref_div,
721 uint32_t *p2pll_div_0, uint32_t *pixclks_cntl);
722void radeon_legacy_tv_mode_set(struct drm_encoder *encoder,
723 struct drm_display_mode *mode,
724 struct drm_display_mode *adjusted_mode);
38651674
DA		 725
726/* fbdev layer */
727int radeon_fbdev_init(struct radeon_device *rdev);
728void radeon_fbdev_fini(struct radeon_device *rdev);
729void radeon_fbdev_set_suspend(struct radeon_device *rdev, int state);
730int radeon_fbdev_total_size(struct radeon_device *rdev);
731bool radeon_fbdev_robj_is_fb(struct radeon_device *rdev, struct radeon_bo *robj);
eb1f8e4f
DA		 732
733void radeon_fb_output_poll_changed(struct radeon_device *rdev);
6f34be50
AD		 734
735void radeon_crtc_handle_flip(struct radeon_device *rdev, int crtc_id);
736
ff72145b 737int radeon_align_pitch(struct radeon_device *rdev, int width, int bpp, bool tiled);
771fe6b9 738#endif
Linux 6.x block layer and io_uring tree(s)