projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/radeon: halt engines before disabling MC (si)
[linux-2.6-block.git] / drivers / gpu / drm / radeon / radeon_mode.h
CommitLineData
771fe6b9
JG		 1/*
2 * Copyright 2000 ATI Technologies Inc., Markham, Ontario, and
3 * VA Linux Systems Inc., Fremont, California.
4 * Copyright 2008 Red Hat Inc.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
23 *
24 * Original Authors:
25 * Kevin E. Martin, Rickard E. Faith, Alan Hourihane
26 *
27 * Kernel port Author: Dave Airlie
28 */
29
30#ifndef RADEON_MODE_H
31#define RADEON_MODE_H
32
760285e7
DH		 33#include <drm/drm_crtc.h>
34#include <drm/drm_edid.h>
35#include <drm/drm_dp_helper.h>
36#include <drm/drm_fixed.h>
37#include <drm/drm_crtc_helper.h>
771fe6b9 38#include <linux/i2c.h>
771fe6b9 39#include <linux/i2c-algo-bit.h>
c93bb85b 40
38651674 41struct radeon_bo;
c93bb85b 42struct radeon_device;
771fe6b9
JG		 43
44#define to_radeon_crtc(x) container_of(x, struct radeon_crtc, base)
45#define to_radeon_connector(x) container_of(x, struct radeon_connector, base)
46#define to_radeon_encoder(x) container_of(x, struct radeon_encoder, base)
47#define to_radeon_framebuffer(x) container_of(x, struct radeon_framebuffer, base)
48
771fe6b9
JG		 49enum radeon_rmx_type {
50 RMX_OFF,
51 RMX_FULL,
52 RMX_CENTER,
53 RMX_ASPECT
54};
55
56enum radeon_tv_std {
57 TV_STD_NTSC,
58 TV_STD_PAL,
59 TV_STD_PAL_M,
60 TV_STD_PAL_60,
61 TV_STD_NTSC_J,
62 TV_STD_SCART_PAL,
63 TV_STD_SECAM,
64 TV_STD_PAL_CN,
d79766fa 65 TV_STD_PAL_N,
771fe6b9
JG		 66};
67
5b1714d3
AD		 68enum radeon_underscan_type {
69 UNDERSCAN_OFF,
70 UNDERSCAN_ON,
71 UNDERSCAN_AUTO,
72};
73
8e36ed00
AD		 74enum radeon_hpd_id {
75 RADEON_HPD_1 = 0,
76 RADEON_HPD_2,
77 RADEON_HPD_3,
78 RADEON_HPD_4,
79 RADEON_HPD_5,
80 RADEON_HPD_6,
81 RADEON_HPD_NONE = 0xff,
82};
83
f376b94f
AD		 84#define RADEON_MAX_I2C_BUS 16
85
9b9fe724
AD		 86/* radeon gpio-based i2c
87 * 1. "mask" reg and bits
88 * grabs the gpio pins for software use
89 * 0=not held 1=held
90 * 2. "a" reg and bits
91 * output pin value
92 * 0=low 1=high
93 * 3. "en" reg and bits
94 * sets the pin direction
95 * 0=input 1=output
96 * 4. "y" reg and bits
97 * input pin value
98 * 0=low 1=high
99 */
771fe6b9
JG		 100struct radeon_i2c_bus_rec {
101 bool valid;
6a93cb25
AD		 102 /* id used by atom */
103 uint8_t i2c_id;
bcc1c2a1 104 /* id used by atom */
8e36ed00 105 enum radeon_hpd_id hpd;
6a93cb25
AD		 106 /* can be used with hw i2c engine */
107 bool hw_capable;
108 /* uses multi-media i2c engine */
109 bool mm_i2c;
110 /* regs and bits */
771fe6b9
JG		 111 uint32_t mask_clk_reg;
112 uint32_t mask_data_reg;
113 uint32_t a_clk_reg;
114 uint32_t a_data_reg;
9b9fe724
AD		 115 uint32_t en_clk_reg;
116 uint32_t en_data_reg;
117 uint32_t y_clk_reg;
118 uint32_t y_data_reg;
771fe6b9
JG		 119 uint32_t mask_clk_mask;
120 uint32_t mask_data_mask;
771fe6b9
JG		 121 uint32_t a_clk_mask;
122 uint32_t a_data_mask;
9b9fe724
AD		 123 uint32_t en_clk_mask;
124 uint32_t en_data_mask;
125 uint32_t y_clk_mask;
126 uint32_t y_data_mask;
771fe6b9
JG		 127};
128
129struct radeon_tmds_pll {
130 uint32_t freq;
131 uint32_t value;
132};
133
134#define RADEON_MAX_BIOS_CONNECTOR 16
135
7c27f87d 136/* pll flags */
771fe6b9
JG		 137#define RADEON_PLL_USE_BIOS_DIVS (1 << 0)
138#define RADEON_PLL_NO_ODD_POST_DIV (1 << 1)
139#define RADEON_PLL_USE_REF_DIV (1 << 2)
140#define RADEON_PLL_LEGACY (1 << 3)
141#define RADEON_PLL_PREFER_LOW_REF_DIV (1 << 4)
142#define RADEON_PLL_PREFER_HIGH_REF_DIV (1 << 5)
143#define RADEON_PLL_PREFER_LOW_FB_DIV (1 << 6)
144#define RADEON_PLL_PREFER_HIGH_FB_DIV (1 << 7)
145#define RADEON_PLL_PREFER_LOW_POST_DIV (1 << 8)
146#define RADEON_PLL_PREFER_HIGH_POST_DIV (1 << 9)
147#define RADEON_PLL_USE_FRAC_FB_DIV (1 << 10)
d0e275a9 148#define RADEON_PLL_PREFER_CLOSEST_LOWER (1 << 11)
fc10332b 149#define RADEON_PLL_USE_POST_DIV (1 << 12)
86cb2bbf 150#define RADEON_PLL_IS_LCD (1 << 13)
f523f74e 151#define RADEON_PLL_PREFER_MINM_OVER_MAXP (1 << 14)
771fe6b9
JG		 152
153struct radeon_pll {
fc10332b
AD		 154 /* reference frequency */
155 uint32_t reference_freq;
156
157 /* fixed dividers */
158 uint32_t reference_div;
159 uint32_t post_div;
160
161 /* pll in/out limits */
771fe6b9
JG		 162 uint32_t pll_in_min;
163 uint32_t pll_in_max;
164 uint32_t pll_out_min;
165 uint32_t pll_out_max;
86cb2bbf
AD		 166 uint32_t lcd_pll_out_min;
167 uint32_t lcd_pll_out_max;
fc10332b 168 uint32_t best_vco;
771fe6b9 169
fc10332b 170 /* divider limits */
771fe6b9
JG		 171 uint32_t min_ref_div;
172 uint32_t max_ref_div;
173 uint32_t min_post_div;
174 uint32_t max_post_div;
175 uint32_t min_feedback_div;
176 uint32_t max_feedback_div;
177 uint32_t min_frac_feedback_div;
178 uint32_t max_frac_feedback_div;
fc10332b
AD		 179
180 /* flags for the current clock */
181 uint32_t flags;
182
183 /* pll id */
184 uint32_t id;
771fe6b9
JG		 185};
186
187struct radeon_i2c_chan {
771fe6b9 188 struct i2c_adapter adapter;
746c1aa4
DA		 189 struct drm_device *dev;
190 union {
ac1aade6 191 struct i2c_algo_bit_data bit;
746c1aa4 192 struct i2c_algo_dp_aux_data dp;
746c1aa4 193 } algo;
771fe6b9
JG		 194 struct radeon_i2c_bus_rec rec;
195};
196
197/* mostly for macs, but really any system without connector tables */
198enum radeon_connector_table {
aa74fbb4 199 CT_NONE = 0,
771fe6b9
JG		 200 CT_GENERIC,
201 CT_IBOOK,
202 CT_POWERBOOK_EXTERNAL,
203 CT_POWERBOOK_INTERNAL,
204 CT_POWERBOOK_VGA,
205 CT_MINI_EXTERNAL,
206 CT_MINI_INTERNAL,
207 CT_IMAC_G5_ISIGHT,
208 CT_EMAC,
76a7142a 209 CT_RN50_POWER,
aa74fbb4 210 CT_MAC_X800,
9fad321a 211 CT_MAC_G5_9600,
cafa59b9
AD		 212 CT_SAM440EP,
213 CT_MAC_G4_SILVER
771fe6b9
JG		 214};
215
fcec570b
AD		 216enum radeon_dvo_chip {
217 DVO_SIL164,
218 DVO_SIL1178,
219};
220
8be48d92 221struct radeon_fbdev;
38651674 222
0783986a
AD		 223struct radeon_afmt {
224 bool enabled;
225 int offset;
226 bool last_buffer_filled_status;
227 int id;
228};
229
771fe6b9
JG		 230struct radeon_mode_info {
231 struct atom_context *atom_context;
61c4b24b 232 struct card_info *atom_card_info;
771fe6b9
JG		 233 enum radeon_connector_table connector_table;
234 bool mode_config_initialized;
bcc1c2a1 235 struct radeon_crtc *crtcs[6];
0783986a 236 struct radeon_afmt *afmt[6];
445282db
DA		 237 /* DVI-I properties */
238 struct drm_property *coherent_mode_property;
239 /* DAC enable load detect */
240 struct drm_property *load_detect_property;
5b1714d3 241 /* TV standard */
445282db
DA		 242 struct drm_property *tv_std_property;
243 /* legacy TMDS PLL detect */
244 struct drm_property *tmds_pll_property;
5b1714d3
AD		 245 /* underscan */
246 struct drm_property *underscan_property;
5bccf5e3
MG		 247 struct drm_property *underscan_hborder_property;
248 struct drm_property *underscan_vborder_property;
3c537889
AD		 249 /* hardcoded DFP edid from BIOS */
250 struct edid *bios_hardcoded_edid;
fafcf94e 251 int bios_hardcoded_edid_size;
38651674
DA		 252
253 /* pointer to fbdev info structure */
8be48d92 254 struct radeon_fbdev *rfbdev;
af7912e5
AD		 255 /* firmware flags */
256 u16 firmware_flags;
bced76f2
AD		 257 /* pointer to backlight encoder */
258 struct radeon_encoder *bl_encoder;
c93bb85b
JG		 259};
260
91030880
AD		 261#define RADEON_MAX_BL_LEVEL 0xFF
262
bced76f2
AD		 263#if defined(CONFIG_BACKLIGHT_CLASS_DEVICE) || defined(CONFIG_BACKLIGHT_CLASS_DEVICE_MODULE)
264
91030880
AD		 265struct radeon_backlight_privdata {
266 struct radeon_encoder *encoder;
267 uint8_t negative;
268};
269
270#endif
271
4ce001ab
DA		 272#define MAX_H_CODE_TIMING_LEN 32
273#define MAX_V_CODE_TIMING_LEN 32
274
275/* need to store these as reading
276 back code tables is excessive */
277struct radeon_tv_regs {
278 uint32_t tv_uv_adr;
279 uint32_t timing_cntl;
280 uint32_t hrestart;
281 uint32_t vrestart;
282 uint32_t frestart;
283 uint16_t h_code_timing[MAX_H_CODE_TIMING_LEN];
284 uint16_t v_code_timing[MAX_V_CODE_TIMING_LEN];
285};
286
19eca43e
AD		 287struct radeon_atom_ss {
288 uint16_t percentage;
289 uint8_t type;
290 uint16_t step;
291 uint8_t delay;
292 uint8_t range;
293 uint8_t refdiv;
294 /* asic_ss */
295 uint16_t rate;
296 uint16_t amount;
297};
298
771fe6b9
JG		 299struct radeon_crtc {
300 struct drm_crtc base;
301 int crtc_id;
302 u16 lut_r[256], lut_g[256], lut_b[256];
303 bool enabled;
304 bool can_tile;
6c0ae2ab 305 bool in_mode_set;
771fe6b9 306 uint32_t crtc_offset;
771fe6b9
JG		 307 struct drm_gem_object *cursor_bo;
308 uint64_t cursor_addr;
309 int cursor_width;
310 int cursor_height;
4162338a 311 uint32_t legacy_display_base_addr;
c836e862 312 uint32_t legacy_cursor_offset;
c93bb85b 313 enum radeon_rmx_type rmx_type;
5b1714d3
AD		 314 u8 h_border;
315 u8 v_border;
c93bb85b
JG		 316 fixed20_12 vsc;
317 fixed20_12 hsc;
de2103e4 318 struct drm_display_mode native_mode;
bcc1c2a1 319 int pll_id;
6f34be50
AD		 320 /* page flipping */
321 struct radeon_unpin_work *unpin_work;
322 int deferred_flip_completion;
19eca43e
AD		 323 /* pll sharing */
324 struct radeon_atom_ss ss;
325 bool ss_enabled;
326 u32 adjusted_clock;
327 int bpc;
328 u32 pll_reference_div;
329 u32 pll_post_div;
330 u32 pll_flags;
5df3196b 331 struct drm_encoder *encoder;
57b35e29 332 struct drm_connector *connector;
771fe6b9
JG		 333};
334
335struct radeon_encoder_primary_dac {
336 /* legacy primary dac */
337 uint32_t ps2_pdac_adj;
338};
339
340struct radeon_encoder_lvds {
341 /* legacy lvds */
342 uint16_t panel_vcc_delay;
343 uint8_t panel_pwr_delay;
344 uint8_t panel_digon_delay;
345 uint8_t panel_blon_delay;
346 uint16_t panel_ref_divider;
347 uint8_t panel_post_divider;
348 uint16_t panel_fb_divider;
349 bool use_bios_dividers;
350 uint32_t lvds_gen_cntl;
351 /* panel mode */
de2103e4 352 struct drm_display_mode native_mode;
63ec0119
MD		 353 struct backlight_device *bl_dev;
354 int dpms_mode;
355 uint8_t backlight_level;
771fe6b9
JG		 356};
357
358struct radeon_encoder_tv_dac {
359 /* legacy tv dac */
360 uint32_t ps2_tvdac_adj;
361 uint32_t ntsc_tvdac_adj;
362 uint32_t pal_tvdac_adj;
363
4ce001ab
DA		 364 int h_pos;
365 int v_pos;
366 int h_size;
367 int supported_tv_stds;
368 bool tv_on;
771fe6b9 369 enum radeon_tv_std tv_std;
4ce001ab 370 struct radeon_tv_regs tv;
771fe6b9
JG		 371};
372
373struct radeon_encoder_int_tmds {
374 /* legacy int tmds */
375 struct radeon_tmds_pll tmds_pll[4];
376};
377
fcec570b
AD		 378struct radeon_encoder_ext_tmds {
379 /* tmds over dvo */
380 struct radeon_i2c_chan *i2c_bus;
381 uint8_t slave_addr;
382 enum radeon_dvo_chip dvo_chip;
383};
384
ebbe1cb9 385/* spread spectrum */
771fe6b9 386struct radeon_encoder_atom_dig {
5137ee94 387 bool linkb;
771fe6b9
JG		 388 /* atom dig */
389 bool coherent_mode;
ba032a58
AD		 390 int dig_encoder; /* -1 disabled, 0 DIGA, 1 DIGB, etc. */
391 /* atom lvds/edp */
392 uint32_t lcd_misc;
771fe6b9 393 uint16_t panel_pwr_delay;
ba032a58 394 uint32_t lcd_ss_id;
771fe6b9 395 /* panel mode */
de2103e4 396 struct drm_display_mode native_mode;
63ec0119
MD		 397 struct backlight_device *bl_dev;
398 int dpms_mode;
399 uint8_t backlight_level;
386d4d75 400 int panel_mode;
0783986a 401 struct radeon_afmt *afmt;
771fe6b9
JG		 402};
403
4ce001ab
DA		 404struct radeon_encoder_atom_dac {
405 enum radeon_tv_std tv_std;
406};
407
771fe6b9
JG		 408struct radeon_encoder {
409 struct drm_encoder base;
5137ee94 410 uint32_t encoder_enum;
771fe6b9
JG		 411 uint32_t encoder_id;
412 uint32_t devices;
4ce001ab 413 uint32_t active_device;
771fe6b9
JG		 414 uint32_t flags;
415 uint32_t pixel_clock;
416 enum radeon_rmx_type rmx_type;
5b1714d3 417 enum radeon_underscan_type underscan_type;
5bccf5e3
MG		 418 uint32_t underscan_hborder;
419 uint32_t underscan_vborder;
de2103e4 420 struct drm_display_mode native_mode;
771fe6b9 421 void *enc_priv;
58bd0863 422 int audio_polling_active;
3e4b9982 423 bool is_ext_encoder;
36868bda 424 u16 caps;
771fe6b9
JG		 425};
426
427struct radeon_connector_atom_dig {
428 uint32_t igp_lane_info;
4143e919 429 /* displayport */
746c1aa4 430 struct radeon_i2c_chan *dp_i2c_bus;
1a644cd4 431 u8 dpcd[DP_RECEIVER_CAP_SIZE];
4143e919 432 u8 dp_sink_type;
5801ead6
AD		 433 int dp_clock;
434 int dp_lane_count;
8b834852 435 bool edp_on;
771fe6b9
JG		 436};
437
eed45b30
AD		 438struct radeon_gpio_rec {
439 bool valid;
440 u8 id;
441 u32 reg;
442 u32 mask;
443};
444
eed45b30
AD		 445struct radeon_hpd {
446 enum radeon_hpd_id hpd;
447 u8 plugged_state;
448 struct radeon_gpio_rec gpio;
449};
450
26b5bc98 451struct radeon_router {
26b5bc98
AD		 452 u32 router_id;
453 struct radeon_i2c_bus_rec i2c_info;
454 u8 i2c_addr;
fb939dfc
AD		 455 /* i2c mux */
456 bool ddc_valid;
457 u8 ddc_mux_type;
458 u8 ddc_mux_control_pin;
459 u8 ddc_mux_state;
460 /* clock/data mux */
461 bool cd_valid;
462 u8 cd_mux_type;
463 u8 cd_mux_control_pin;
464 u8 cd_mux_state;
26b5bc98
AD		 465};
466
771fe6b9
JG		 467struct radeon_connector {
468 struct drm_connector base;
469 uint32_t connector_id;
470 uint32_t devices;
471 struct radeon_i2c_chan *ddc_bus;
5b1714d3 472 /* some systems have an hdmi and vga port with a shared ddc line */
0294cf4f 473 bool shared_ddc;
4ce001ab
DA		 474 bool use_digital;
475 /* we need to mind the EDID between detect
476 and get modes due to analog/digital/tvencoder */
477 struct edid *edid;
771fe6b9 478 void *con_priv;
445282db 479 bool dac_load_detect;
d0d0a225 480 bool detected_by_load; /* if the connection status was determined by load */
b75fad06 481 uint16_t connector_object_id;
eed45b30 482 struct radeon_hpd hpd;
26b5bc98
AD		 483 struct radeon_router router;
484 struct radeon_i2c_chan *router_bus;
771fe6b9
JG		 485};
486
487struct radeon_framebuffer {
488 struct drm_framebuffer base;
489 struct drm_gem_object *obj;
490};
491
996d5c59
AD		 492#define ENCODER_MODE_IS_DP(em) (((em) == ATOM_ENCODER_MODE_DP) || \
493 ((em) == ATOM_ENCODER_MODE_DP_MST))
6383cf7d 494
d79766fa
AD		 495extern enum radeon_tv_std
496radeon_combios_get_tv_info(struct radeon_device *rdev);
497extern enum radeon_tv_std
498radeon_atombios_get_tv_info(struct radeon_device *rdev);
499
5b1714d3
AD		 500extern struct drm_connector *
501radeon_get_connector_for_encoder(struct drm_encoder *encoder);
9aa59993
AD		 502extern struct drm_connector *
503radeon_get_connector_for_encoder_init(struct drm_encoder *encoder);
504extern bool radeon_dig_monitor_is_duallink(struct drm_encoder *encoder,
505 u32 pixel_clock);
5b1714d3 506
1d33e1fc
AD		 507extern u16 radeon_encoder_get_dp_bridge_encoder_id(struct drm_encoder *encoder);
508extern u16 radeon_connector_encoder_get_dp_bridge_encoder_id(struct drm_connector *connector);
d7fa8bb3
AD		 509extern bool radeon_connector_encoder_is_hbr2(struct drm_connector *connector);
510extern bool radeon_connector_is_dp12_capable(struct drm_connector *connector);
eccea792 511extern int radeon_get_monitor_bpc(struct drm_connector *connector);
d7fa8bb3 512
d4877cf2 513extern void radeon_connector_hotplug(struct drm_connector *connector);
224d94b1 514extern int radeon_dp_mode_valid_helper(struct drm_connector *connector,
5801ead6
AD		 515 struct drm_display_mode *mode);
516extern void radeon_dp_set_link_config(struct drm_connector *connector,
e811f5ae 517 const struct drm_display_mode *mode);
224d94b1
AD		 518extern void radeon_dp_link_train(struct drm_encoder *encoder,
519 struct drm_connector *connector);
d5811e87 520extern bool radeon_dp_needs_link_train(struct radeon_connector *radeon_connector);
4143e919 521extern u8 radeon_dp_getsinktype(struct radeon_connector *radeon_connector);
9fa05c98 522extern bool radeon_dp_getdpcd(struct radeon_connector *radeon_connector);
386d4d75
AD		 523extern int radeon_dp_get_panel_mode(struct drm_encoder *encoder,
524 struct drm_connector *connector);
558e27db 525extern void atombios_dig_encoder_setup(struct drm_encoder *encoder, int action, int panel_mode);
ac89af1e 526extern void radeon_atom_encoder_init(struct radeon_device *rdev);
f3f1f03e 527extern void radeon_atom_disp_eng_pll_init(struct radeon_device *rdev);
5801ead6
AD		 528extern void atombios_dig_transmitter_setup(struct drm_encoder *encoder,
529 int action, uint8_t lane_num,
530 uint8_t lane_set);
591a10e1 531extern void radeon_atom_ext_encoder_setup_ddc(struct drm_encoder *encoder);
3f03ced8 532extern struct drm_encoder *radeon_get_external_encoder(struct drm_encoder *encoder);
746c1aa4 533extern int radeon_dp_i2c_aux_ch(struct i2c_adapter *adapter, int mode,
834b2904 534 u8 write_byte, u8 *read_byte);
746c1aa4 535
f376b94f
AD		 536extern void radeon_i2c_init(struct radeon_device *rdev);
537extern void radeon_i2c_fini(struct radeon_device *rdev);
538extern void radeon_combios_i2c_init(struct radeon_device *rdev);
539extern void radeon_atombios_i2c_init(struct radeon_device *rdev);
540extern void radeon_i2c_add(struct radeon_device *rdev,
541 struct radeon_i2c_bus_rec *rec,
542 const char *name);
543extern struct radeon_i2c_chan *radeon_i2c_lookup(struct radeon_device *rdev,
544 struct radeon_i2c_bus_rec *i2c_bus);
746c1aa4 545extern struct radeon_i2c_chan *radeon_i2c_create_dp(struct drm_device *dev,
6a93cb25
AD		 546 struct radeon_i2c_bus_rec *rec,
547 const char *name);
771fe6b9
JG		 548extern struct radeon_i2c_chan *radeon_i2c_create(struct drm_device *dev,
549 struct radeon_i2c_bus_rec *rec,
550 const char *name);
551extern void radeon_i2c_destroy(struct radeon_i2c_chan *i2c);
5a6f98f5
AD		 552extern void radeon_i2c_get_byte(struct radeon_i2c_chan *i2c_bus,
553 u8 slave_addr,
554 u8 addr,
555 u8 *val);
556extern void radeon_i2c_put_byte(struct radeon_i2c_chan *i2c,
557 u8 slave_addr,
558 u8 addr,
559 u8 val);
fb939dfc
AD		 560extern void radeon_router_select_ddc_port(struct radeon_connector *radeon_connector);
561extern void radeon_router_select_cd_port(struct radeon_connector *radeon_connector);
0a9069d3 562extern bool radeon_ddc_probe(struct radeon_connector *radeon_connector, bool use_aux);
771fe6b9
JG		 563extern int radeon_ddc_get_modes(struct radeon_connector *radeon_connector);
564
565extern struct drm_encoder *radeon_best_encoder(struct drm_connector *connector);
566
ba032a58
AD		 567extern bool radeon_atombios_get_ppll_ss_info(struct radeon_device *rdev,
568 struct radeon_atom_ss *ss,
569 int id);
570extern bool radeon_atombios_get_asic_ss_info(struct radeon_device *rdev,
571 struct radeon_atom_ss *ss,
572 int id, u32 clock);
573
f523f74e
AD		 574extern void radeon_compute_pll_legacy(struct radeon_pll *pll,
575 uint64_t freq,
576 uint32_t *dot_clock_p,
577 uint32_t *fb_div_p,
578 uint32_t *frac_fb_div_p,
579 uint32_t *ref_div_p,
580 uint32_t *post_div_p);
581
582extern void radeon_compute_pll_avivo(struct radeon_pll *pll,
583 u32 freq,
584 u32 *dot_clock_p,
585 u32 *fb_div_p,
586 u32 *frac_fb_div_p,
587 u32 *ref_div_p,
588 u32 *post_div_p);
771fe6b9 589
1f3b6a45
DA		 590extern void radeon_setup_encoder_clones(struct drm_device *dev);
591
771fe6b9
JG		 592struct drm_encoder *radeon_encoder_legacy_lvds_add(struct drm_device *dev, int bios_index);
593struct drm_encoder *radeon_encoder_legacy_primary_dac_add(struct drm_device *dev, int bios_index, int with_tv);
594struct drm_encoder *radeon_encoder_legacy_tv_dac_add(struct drm_device *dev, int bios_index, int with_tv);
595struct drm_encoder *radeon_encoder_legacy_tmds_int_add(struct drm_device *dev, int bios_index);
596struct drm_encoder *radeon_encoder_legacy_tmds_ext_add(struct drm_device *dev, int bios_index);
99999aaa 597extern void atombios_dvo_setup(struct drm_encoder *encoder, int action);
32f48ffe 598extern void atombios_digital_setup(struct drm_encoder *encoder, int action);
771fe6b9 599extern int atombios_get_encoder_mode(struct drm_encoder *encoder);
2dafb74d 600extern bool atombios_set_edp_panel_power(struct drm_connector *connector, int action);
4ce001ab 601extern void radeon_encoder_set_active_device(struct drm_encoder *encoder);
771fe6b9
JG		 602
603extern void radeon_crtc_load_lut(struct drm_crtc *crtc);
604extern int atombios_crtc_set_base(struct drm_crtc *crtc, int x, int y,
605 struct drm_framebuffer *old_fb);
4dd19b0d
CB		 606extern int atombios_crtc_set_base_atomic(struct drm_crtc *crtc,
607 struct drm_framebuffer *fb,
21c74a8e
JW		 608 int x, int y,
609 enum mode_set_atomic state);
771fe6b9
JG		 610extern int atombios_crtc_mode_set(struct drm_crtc *crtc,
611 struct drm_display_mode *mode,
612 struct drm_display_mode *adjusted_mode,
613 int x, int y,
614 struct drm_framebuffer *old_fb);
615extern void atombios_crtc_dpms(struct drm_crtc *crtc, int mode);
616
617extern int radeon_crtc_set_base(struct drm_crtc *crtc, int x, int y,
618 struct drm_framebuffer *old_fb);
4dd19b0d
CB		 619extern int radeon_crtc_set_base_atomic(struct drm_crtc *crtc,
620 struct drm_framebuffer *fb,
21c74a8e
JW		 621 int x, int y,
622 enum mode_set_atomic state);
4dd19b0d
CB		 623extern int radeon_crtc_do_set_base(struct drm_crtc *crtc,
624 struct drm_framebuffer *fb,
625 int x, int y, int atomic);
771fe6b9
JG		 626extern int radeon_crtc_cursor_set(struct drm_crtc *crtc,
627 struct drm_file *file_priv,
628 uint32_t handle,
629 uint32_t width,
630 uint32_t height);
631extern int radeon_crtc_cursor_move(struct drm_crtc *crtc,
632 int x, int y);
633
f5a80209
MK		 634extern int radeon_get_crtc_scanoutpos(struct drm_device *dev, int crtc,
635 int *vpos, int *hpos);
6383cf7d 636
3c537889
AD		 637extern bool radeon_combios_check_hardcoded_edid(struct radeon_device *rdev);
638extern struct edid *
c324acd5 639radeon_bios_get_hardcoded_edid(struct radeon_device *rdev);
771fe6b9
JG		 640extern bool radeon_atom_get_clock_info(struct drm_device *dev);
641extern bool radeon_combios_get_clock_info(struct drm_device *dev);
642extern struct radeon_encoder_atom_dig *
643radeon_atombios_get_lvds_info(struct radeon_encoder *encoder);
fcec570b
AD		 644extern bool radeon_atombios_get_tmds_info(struct radeon_encoder *encoder,
645 struct radeon_encoder_int_tmds *tmds);
646extern bool radeon_legacy_get_tmds_info_from_combios(struct radeon_encoder *encoder,
647 struct radeon_encoder_int_tmds *tmds);
648extern bool radeon_legacy_get_tmds_info_from_table(struct radeon_encoder *encoder,
649 struct radeon_encoder_int_tmds *tmds);
650extern bool radeon_legacy_get_ext_tmds_info_from_combios(struct radeon_encoder *encoder,
651 struct radeon_encoder_ext_tmds *tmds);
652extern bool radeon_legacy_get_ext_tmds_info_from_table(struct radeon_encoder *encoder,
653 struct radeon_encoder_ext_tmds *tmds);
6fe7ac3f
AD		 654extern struct radeon_encoder_primary_dac *
655radeon_atombios_get_primary_dac_info(struct radeon_encoder *encoder);
656extern struct radeon_encoder_tv_dac *
657radeon_atombios_get_tv_dac_info(struct radeon_encoder *encoder);
771fe6b9
JG		 658extern struct radeon_encoder_lvds *
659radeon_combios_get_lvds_info(struct radeon_encoder *encoder);
771fe6b9
JG		 660extern void radeon_combios_get_ext_tmds_info(struct radeon_encoder *encoder);
661extern struct radeon_encoder_tv_dac *
662radeon_combios_get_tv_dac_info(struct radeon_encoder *encoder);
663extern struct radeon_encoder_primary_dac *
664radeon_combios_get_primary_dac_info(struct radeon_encoder *encoder);
fcec570b
AD		 665extern bool radeon_combios_external_tmds_setup(struct drm_encoder *encoder);
666extern void radeon_external_tmds_setup(struct drm_encoder *encoder);
771fe6b9
JG		 667extern void radeon_combios_output_lock(struct drm_encoder *encoder, bool lock);
668extern void radeon_combios_initialize_bios_scratch_regs(struct drm_device *dev);
669extern void radeon_atom_output_lock(struct drm_encoder *encoder, bool lock);
670extern void radeon_atom_initialize_bios_scratch_regs(struct drm_device *dev);
f657c2a7
YZ		 671extern void radeon_save_bios_scratch_regs(struct radeon_device *rdev);
672extern void radeon_restore_bios_scratch_regs(struct radeon_device *rdev);
771fe6b9
JG		 673extern void
674radeon_atombios_encoder_crtc_scratch_regs(struct drm_encoder *encoder, int crtc);
675extern void
676radeon_atombios_encoder_dpms_scratch_regs(struct drm_encoder *encoder, bool on);
677extern void
678radeon_combios_encoder_crtc_scratch_regs(struct drm_encoder *encoder, int crtc);
679extern void
680radeon_combios_encoder_dpms_scratch_regs(struct drm_encoder *encoder, bool on);
681extern void radeon_crtc_fb_gamma_set(struct drm_crtc *crtc, u16 red, u16 green,
682 u16 blue, int regno);
b8c00ac5
DA		 683extern void radeon_crtc_fb_gamma_get(struct drm_crtc *crtc, u16 *red, u16 *green,
684 u16 *blue, int regno);
aaefcd42 685int radeon_framebuffer_init(struct drm_device *dev,
38651674 686 struct radeon_framebuffer *rfb,
308e5bcb 687 struct drm_mode_fb_cmd2 *mode_cmd,
38651674 688 struct drm_gem_object *obj);
771fe6b9
JG		 689
690int radeonfb_remove(struct drm_device *dev, struct drm_framebuffer *fb);
691bool radeon_get_legacy_connector_info_from_bios(struct drm_device *dev);
692bool radeon_get_legacy_connector_info_from_table(struct drm_device *dev);
693void radeon_atombios_init_crtc(struct drm_device *dev,
694 struct radeon_crtc *radeon_crtc);
695void radeon_legacy_init_crtc(struct drm_device *dev,
696 struct radeon_crtc *radeon_crtc);
771fe6b9
JG		 697
698void radeon_get_clock_info(struct drm_device *dev);
699
700extern bool radeon_get_atom_connector_info_from_object_table(struct drm_device *dev);
701extern bool radeon_get_atom_connector_info_from_supported_devices_table(struct drm_device *dev);
702
771fe6b9
JG		 703void radeon_enc_destroy(struct drm_encoder *encoder);
704void radeon_copy_fb(struct drm_device *dev, struct drm_gem_object *dst_obj);
705void radeon_combios_asic_init(struct drm_device *dev);
c93bb85b 706bool radeon_crtc_scaling_mode_fixup(struct drm_crtc *crtc,
e811f5ae 707 const struct drm_display_mode *mode,
c93bb85b 708 struct drm_display_mode *adjusted_mode);
3515387b
AD		 709void radeon_panel_mode_fixup(struct drm_encoder *encoder,
710 struct drm_display_mode *adjusted_mode);
4ce001ab
DA		 711void atom_rv515_force_tv_scaler(struct radeon_device *rdev, struct radeon_crtc *radeon_crtc);
712
713/* legacy tv */
714void radeon_legacy_tv_adjust_crtc_reg(struct drm_encoder *encoder,
715 uint32_t *h_total_disp, uint32_t *h_sync_strt_wid,
716 uint32_t *v_total_disp, uint32_t *v_sync_strt_wid);
717void radeon_legacy_tv_adjust_pll1(struct drm_encoder *encoder,
718 uint32_t *htotal_cntl, uint32_t *ppll_ref_div,
719 uint32_t *ppll_div_3, uint32_t *pixclks_cntl);
720void radeon_legacy_tv_adjust_pll2(struct drm_encoder *encoder,
721 uint32_t *htotal2_cntl, uint32_t *p2pll_ref_div,
722 uint32_t *p2pll_div_0, uint32_t *pixclks_cntl);
723void radeon_legacy_tv_mode_set(struct drm_encoder *encoder,
724 struct drm_display_mode *mode,
725 struct drm_display_mode *adjusted_mode);
38651674
DA		 726
727/* fbdev layer */
728int radeon_fbdev_init(struct radeon_device *rdev);
729void radeon_fbdev_fini(struct radeon_device *rdev);
730void radeon_fbdev_set_suspend(struct radeon_device *rdev, int state);
731int radeon_fbdev_total_size(struct radeon_device *rdev);
732bool radeon_fbdev_robj_is_fb(struct radeon_device *rdev, struct radeon_bo *robj);
eb1f8e4f
DA		 733
734void radeon_fb_output_poll_changed(struct radeon_device *rdev);
6f34be50
AD		 735
736void radeon_crtc_handle_flip(struct radeon_device *rdev, int crtc_id);
737
ff72145b 738int radeon_align_pitch(struct radeon_device *rdev, int width, int bpp, bool tiled);
771fe6b9 739#endif
Linux 6.x block layer and io_uring tree(s)