Commit | Line | Data |
---|---|---|
771fe6b9 JG |
1 | /* |
2 | * Copyright 2009 Jerome Glisse. | |
3 | * All Rights Reserved. | |
4 | * | |
5 | * Permission is hereby granted, free of charge, to any person obtaining a | |
6 | * copy of this software and associated documentation files (the | |
7 | * "Software"), to deal in the Software without restriction, including | |
8 | * without limitation the rights to use, copy, modify, merge, publish, | |
9 | * distribute, sub license, and/or sell copies of the Software, and to | |
10 | * permit persons to whom the Software is furnished to do so, subject to | |
11 | * the following conditions: | |
12 | * | |
13 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
14 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
15 | * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL | |
16 | * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, | |
17 | * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR | |
18 | * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE | |
19 | * USE OR OTHER DEALINGS IN THE SOFTWARE. | |
20 | * | |
21 | * The above copyright notice and this permission notice (including the | |
22 | * next paragraph) shall be included in all copies or substantial portions | |
23 | * of the Software. | |
24 | * | |
25 | */ | |
26 | /* | |
27 | * Authors: | |
28 | * Jerome Glisse <glisse@freedesktop.org> | |
29 | * Dave Airlie | |
30 | */ | |
31 | #include <linux/seq_file.h> | |
32 | #include <asm/atomic.h> | |
33 | #include <linux/wait.h> | |
34 | #include <linux/list.h> | |
35 | #include <linux/kref.h> | |
36 | #include "drmP.h" | |
37 | #include "drm.h" | |
38 | #include "radeon_reg.h" | |
39 | #include "radeon.h" | |
40 | ||
41 | int radeon_fence_emit(struct radeon_device *rdev, struct radeon_fence *fence) | |
42 | { | |
43 | unsigned long irq_flags; | |
44 | ||
45 | write_lock_irqsave(&rdev->fence_drv.lock, irq_flags); | |
46 | if (fence->emited) { | |
47 | write_unlock_irqrestore(&rdev->fence_drv.lock, irq_flags); | |
48 | return 0; | |
49 | } | |
50 | fence->seq = atomic_add_return(1, &rdev->fence_drv.seq); | |
51 | if (!rdev->cp.ready) { | |
52 | /* FIXME: cp is not running assume everythings is done right | |
53 | * away | |
54 | */ | |
55 | WREG32(rdev->fence_drv.scratch_reg, fence->seq); | |
3ce0a23d | 56 | } else |
771fe6b9 | 57 | radeon_fence_ring_emit(rdev, fence); |
3ce0a23d | 58 | |
771fe6b9 JG |
59 | fence->emited = true; |
60 | fence->timeout = jiffies + ((2000 * HZ) / 1000); | |
61 | list_del(&fence->list); | |
62 | list_add_tail(&fence->list, &rdev->fence_drv.emited); | |
63 | write_unlock_irqrestore(&rdev->fence_drv.lock, irq_flags); | |
64 | return 0; | |
65 | } | |
66 | ||
67 | static bool radeon_fence_poll_locked(struct radeon_device *rdev) | |
68 | { | |
69 | struct radeon_fence *fence; | |
70 | struct list_head *i, *n; | |
71 | uint32_t seq; | |
72 | bool wake = false; | |
73 | ||
74 | if (rdev == NULL) { | |
75 | return true; | |
76 | } | |
77 | if (rdev->shutdown) { | |
78 | return true; | |
79 | } | |
80 | seq = RREG32(rdev->fence_drv.scratch_reg); | |
81 | rdev->fence_drv.last_seq = seq; | |
82 | n = NULL; | |
83 | list_for_each(i, &rdev->fence_drv.emited) { | |
84 | fence = list_entry(i, struct radeon_fence, list); | |
85 | if (fence->seq == seq) { | |
86 | n = i; | |
87 | break; | |
88 | } | |
89 | } | |
90 | /* all fence previous to this one are considered as signaled */ | |
91 | if (n) { | |
92 | i = n; | |
93 | do { | |
94 | n = i->prev; | |
95 | list_del(i); | |
96 | list_add_tail(i, &rdev->fence_drv.signaled); | |
97 | fence = list_entry(i, struct radeon_fence, list); | |
98 | fence->signaled = true; | |
99 | i = n; | |
100 | } while (i != &rdev->fence_drv.emited); | |
101 | wake = true; | |
102 | } | |
103 | return wake; | |
104 | } | |
105 | ||
106 | static void radeon_fence_destroy(struct kref *kref) | |
107 | { | |
108 | unsigned long irq_flags; | |
109 | struct radeon_fence *fence; | |
110 | ||
111 | fence = container_of(kref, struct radeon_fence, kref); | |
112 | write_lock_irqsave(&fence->rdev->fence_drv.lock, irq_flags); | |
113 | list_del(&fence->list); | |
114 | fence->emited = false; | |
115 | write_unlock_irqrestore(&fence->rdev->fence_drv.lock, irq_flags); | |
116 | kfree(fence); | |
117 | } | |
118 | ||
119 | int radeon_fence_create(struct radeon_device *rdev, struct radeon_fence **fence) | |
120 | { | |
121 | unsigned long irq_flags; | |
122 | ||
123 | *fence = kmalloc(sizeof(struct radeon_fence), GFP_KERNEL); | |
124 | if ((*fence) == NULL) { | |
125 | return -ENOMEM; | |
126 | } | |
127 | kref_init(&((*fence)->kref)); | |
128 | (*fence)->rdev = rdev; | |
129 | (*fence)->emited = false; | |
130 | (*fence)->signaled = false; | |
131 | (*fence)->seq = 0; | |
132 | INIT_LIST_HEAD(&(*fence)->list); | |
133 | ||
134 | write_lock_irqsave(&rdev->fence_drv.lock, irq_flags); | |
135 | list_add_tail(&(*fence)->list, &rdev->fence_drv.created); | |
136 | write_unlock_irqrestore(&rdev->fence_drv.lock, irq_flags); | |
137 | return 0; | |
138 | } | |
139 | ||
140 | ||
141 | bool radeon_fence_signaled(struct radeon_fence *fence) | |
142 | { | |
143 | struct radeon_device *rdev = fence->rdev; | |
144 | unsigned long irq_flags; | |
145 | bool signaled = false; | |
146 | ||
147 | if (rdev->gpu_lockup) { | |
148 | return true; | |
149 | } | |
150 | if (fence == NULL) { | |
151 | return true; | |
152 | } | |
153 | write_lock_irqsave(&fence->rdev->fence_drv.lock, irq_flags); | |
154 | signaled = fence->signaled; | |
155 | /* if we are shuting down report all fence as signaled */ | |
156 | if (fence->rdev->shutdown) { | |
157 | signaled = true; | |
158 | } | |
159 | if (!fence->emited) { | |
160 | WARN(1, "Querying an unemited fence : %p !\n", fence); | |
161 | signaled = true; | |
162 | } | |
163 | if (!signaled) { | |
164 | radeon_fence_poll_locked(fence->rdev); | |
165 | signaled = fence->signaled; | |
166 | } | |
167 | write_unlock_irqrestore(&fence->rdev->fence_drv.lock, irq_flags); | |
168 | return signaled; | |
169 | } | |
170 | ||
3ce0a23d | 171 | int radeon_fence_wait(struct radeon_fence *fence, bool intr) |
771fe6b9 JG |
172 | { |
173 | struct radeon_device *rdev; | |
174 | unsigned long cur_jiffies; | |
175 | unsigned long timeout; | |
176 | bool expired = false; | |
177 | int r; | |
178 | ||
771fe6b9 JG |
179 | if (fence == NULL) { |
180 | WARN(1, "Querying an invalid fence : %p !\n", fence); | |
181 | return 0; | |
182 | } | |
183 | rdev = fence->rdev; | |
184 | if (radeon_fence_signaled(fence)) { | |
185 | return 0; | |
186 | } | |
3ce0a23d | 187 | |
771fe6b9 JG |
188 | retry: |
189 | cur_jiffies = jiffies; | |
190 | timeout = HZ / 100; | |
191 | if (time_after(fence->timeout, cur_jiffies)) { | |
192 | timeout = fence->timeout - cur_jiffies; | |
193 | } | |
3ce0a23d JG |
194 | |
195 | if (intr) { | |
771fe6b9 JG |
196 | r = wait_event_interruptible_timeout(rdev->fence_drv.queue, |
197 | radeon_fence_signaled(fence), timeout); | |
198 | if (unlikely(r == -ERESTARTSYS)) { | |
3b170c3b | 199 | return -EBUSY; |
771fe6b9 JG |
200 | } |
201 | } else { | |
202 | r = wait_event_timeout(rdev->fence_drv.queue, | |
203 | radeon_fence_signaled(fence), timeout); | |
204 | } | |
205 | if (unlikely(!radeon_fence_signaled(fence))) { | |
206 | if (unlikely(r == 0)) { | |
207 | expired = true; | |
208 | } | |
209 | if (unlikely(expired)) { | |
210 | timeout = 1; | |
211 | if (time_after(cur_jiffies, fence->timeout)) { | |
212 | timeout = cur_jiffies - fence->timeout; | |
213 | } | |
214 | timeout = jiffies_to_msecs(timeout); | |
215 | if (timeout > 500) { | |
216 | DRM_ERROR("fence(%p:0x%08X) %lums timeout " | |
217 | "going to reset GPU\n", | |
218 | fence, fence->seq, timeout); | |
219 | radeon_gpu_reset(rdev); | |
220 | WREG32(rdev->fence_drv.scratch_reg, fence->seq); | |
221 | } | |
222 | } | |
223 | goto retry; | |
224 | } | |
225 | if (unlikely(expired)) { | |
226 | rdev->fence_drv.count_timeout++; | |
227 | cur_jiffies = jiffies; | |
228 | timeout = 1; | |
229 | if (time_after(cur_jiffies, fence->timeout)) { | |
230 | timeout = cur_jiffies - fence->timeout; | |
231 | } | |
232 | timeout = jiffies_to_msecs(timeout); | |
233 | DRM_ERROR("fence(%p:0x%08X) %lums timeout\n", | |
234 | fence, fence->seq, timeout); | |
235 | DRM_ERROR("last signaled fence(0x%08X)\n", | |
236 | rdev->fence_drv.last_seq); | |
237 | } | |
238 | return 0; | |
239 | } | |
240 | ||
241 | int radeon_fence_wait_next(struct radeon_device *rdev) | |
242 | { | |
243 | unsigned long irq_flags; | |
244 | struct radeon_fence *fence; | |
245 | int r; | |
246 | ||
247 | if (rdev->gpu_lockup) { | |
248 | return 0; | |
249 | } | |
250 | write_lock_irqsave(&rdev->fence_drv.lock, irq_flags); | |
251 | if (list_empty(&rdev->fence_drv.emited)) { | |
252 | write_unlock_irqrestore(&rdev->fence_drv.lock, irq_flags); | |
253 | return 0; | |
254 | } | |
255 | fence = list_entry(rdev->fence_drv.emited.next, | |
256 | struct radeon_fence, list); | |
257 | radeon_fence_ref(fence); | |
258 | write_unlock_irqrestore(&rdev->fence_drv.lock, irq_flags); | |
259 | r = radeon_fence_wait(fence, false); | |
260 | radeon_fence_unref(&fence); | |
261 | return r; | |
262 | } | |
263 | ||
264 | int radeon_fence_wait_last(struct radeon_device *rdev) | |
265 | { | |
266 | unsigned long irq_flags; | |
267 | struct radeon_fence *fence; | |
268 | int r; | |
269 | ||
270 | if (rdev->gpu_lockup) { | |
271 | return 0; | |
272 | } | |
273 | write_lock_irqsave(&rdev->fence_drv.lock, irq_flags); | |
274 | if (list_empty(&rdev->fence_drv.emited)) { | |
275 | write_unlock_irqrestore(&rdev->fence_drv.lock, irq_flags); | |
276 | return 0; | |
277 | } | |
278 | fence = list_entry(rdev->fence_drv.emited.prev, | |
279 | struct radeon_fence, list); | |
280 | radeon_fence_ref(fence); | |
281 | write_unlock_irqrestore(&rdev->fence_drv.lock, irq_flags); | |
282 | r = radeon_fence_wait(fence, false); | |
283 | radeon_fence_unref(&fence); | |
284 | return r; | |
285 | } | |
286 | ||
287 | struct radeon_fence *radeon_fence_ref(struct radeon_fence *fence) | |
288 | { | |
289 | kref_get(&fence->kref); | |
290 | return fence; | |
291 | } | |
292 | ||
293 | void radeon_fence_unref(struct radeon_fence **fence) | |
294 | { | |
295 | struct radeon_fence *tmp = *fence; | |
296 | ||
297 | *fence = NULL; | |
298 | if (tmp) { | |
299 | kref_put(&tmp->kref, &radeon_fence_destroy); | |
300 | } | |
301 | } | |
302 | ||
303 | void radeon_fence_process(struct radeon_device *rdev) | |
304 | { | |
305 | unsigned long irq_flags; | |
306 | bool wake; | |
307 | ||
308 | write_lock_irqsave(&rdev->fence_drv.lock, irq_flags); | |
309 | wake = radeon_fence_poll_locked(rdev); | |
310 | write_unlock_irqrestore(&rdev->fence_drv.lock, irq_flags); | |
311 | if (wake) { | |
312 | wake_up_all(&rdev->fence_drv.queue); | |
313 | } | |
314 | } | |
315 | ||
316 | int radeon_fence_driver_init(struct radeon_device *rdev) | |
317 | { | |
318 | unsigned long irq_flags; | |
319 | int r; | |
320 | ||
321 | write_lock_irqsave(&rdev->fence_drv.lock, irq_flags); | |
322 | r = radeon_scratch_get(rdev, &rdev->fence_drv.scratch_reg); | |
323 | if (r) { | |
324 | DRM_ERROR("Fence failed to get a scratch register."); | |
325 | write_unlock_irqrestore(&rdev->fence_drv.lock, irq_flags); | |
326 | return r; | |
327 | } | |
328 | WREG32(rdev->fence_drv.scratch_reg, 0); | |
329 | atomic_set(&rdev->fence_drv.seq, 0); | |
330 | INIT_LIST_HEAD(&rdev->fence_drv.created); | |
331 | INIT_LIST_HEAD(&rdev->fence_drv.emited); | |
332 | INIT_LIST_HEAD(&rdev->fence_drv.signaled); | |
333 | rdev->fence_drv.count_timeout = 0; | |
334 | init_waitqueue_head(&rdev->fence_drv.queue); | |
335 | write_unlock_irqrestore(&rdev->fence_drv.lock, irq_flags); | |
336 | if (radeon_debugfs_fence_init(rdev)) { | |
337 | DRM_ERROR("Failed to register debugfs file for fence !\n"); | |
338 | } | |
339 | return 0; | |
340 | } | |
341 | ||
342 | void radeon_fence_driver_fini(struct radeon_device *rdev) | |
343 | { | |
344 | unsigned long irq_flags; | |
345 | ||
346 | wake_up_all(&rdev->fence_drv.queue); | |
347 | write_lock_irqsave(&rdev->fence_drv.lock, irq_flags); | |
348 | radeon_scratch_free(rdev, rdev->fence_drv.scratch_reg); | |
349 | write_unlock_irqrestore(&rdev->fence_drv.lock, irq_flags); | |
350 | DRM_INFO("radeon: fence finalized\n"); | |
351 | } | |
352 | ||
353 | ||
354 | /* | |
355 | * Fence debugfs | |
356 | */ | |
357 | #if defined(CONFIG_DEBUG_FS) | |
358 | static int radeon_debugfs_fence_info(struct seq_file *m, void *data) | |
359 | { | |
360 | struct drm_info_node *node = (struct drm_info_node *)m->private; | |
361 | struct drm_device *dev = node->minor->dev; | |
362 | struct radeon_device *rdev = dev->dev_private; | |
363 | struct radeon_fence *fence; | |
364 | ||
365 | seq_printf(m, "Last signaled fence 0x%08X\n", | |
366 | RREG32(rdev->fence_drv.scratch_reg)); | |
367 | if (!list_empty(&rdev->fence_drv.emited)) { | |
368 | fence = list_entry(rdev->fence_drv.emited.prev, | |
369 | struct radeon_fence, list); | |
370 | seq_printf(m, "Last emited fence %p with 0x%08X\n", | |
371 | fence, fence->seq); | |
372 | } | |
373 | return 0; | |
374 | } | |
375 | ||
376 | static struct drm_info_list radeon_debugfs_fence_list[] = { | |
377 | {"radeon_fence_info", &radeon_debugfs_fence_info, 0, NULL}, | |
378 | }; | |
379 | #endif | |
380 | ||
381 | int radeon_debugfs_fence_init(struct radeon_device *rdev) | |
382 | { | |
383 | #if defined(CONFIG_DEBUG_FS) | |
384 | return radeon_debugfs_add_files(rdev, radeon_debugfs_fence_list, 1); | |
385 | #else | |
386 | return 0; | |
387 | #endif | |
388 | } |