Commit | Line | Data |
---|---|---|
771fe6b9 JG |
1 | /* |
2 | * Copyright 2007-8 Advanced Micro Devices, Inc. | |
3 | * Copyright 2008 Red Hat Inc. | |
4 | * | |
5 | * Permission is hereby granted, free of charge, to any person obtaining a | |
6 | * copy of this software and associated documentation files (the "Software"), | |
7 | * to deal in the Software without restriction, including without limitation | |
8 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
9 | * and/or sell copies of the Software, and to permit persons to whom the | |
10 | * Software is furnished to do so, subject to the following conditions: | |
11 | * | |
12 | * The above copyright notice and this permission notice shall be included in | |
13 | * all copies or substantial portions of the Software. | |
14 | * | |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
18 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR | |
19 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | |
20 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
21 | * OTHER DEALINGS IN THE SOFTWARE. | |
22 | * | |
23 | * Authors: Dave Airlie | |
24 | * Alex Deucher | |
25 | */ | |
760285e7 DH |
26 | #include <drm/drmP.h> |
27 | #include <drm/drm_crtc_helper.h> | |
28 | #include <drm/radeon_drm.h> | |
771fe6b9 JG |
29 | #include "radeon.h" |
30 | #include "atom.h" | |
31 | ||
f3728734 AD |
32 | extern void |
33 | radeon_legacy_backlight_init(struct radeon_encoder *radeon_encoder, | |
34 | struct drm_connector *drm_connector); | |
35 | extern void | |
36 | radeon_atom_backlight_init(struct radeon_encoder *radeon_encoder, | |
37 | struct drm_connector *drm_connector); | |
38 | ||
39 | ||
1f3b6a45 DA |
40 | static uint32_t radeon_encoder_clones(struct drm_encoder *encoder) |
41 | { | |
42 | struct drm_device *dev = encoder->dev; | |
43 | struct radeon_device *rdev = dev->dev_private; | |
44 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
45 | struct drm_encoder *clone_encoder; | |
46 | uint32_t index_mask = 0; | |
47 | int count; | |
48 | ||
49 | /* DIG routing gets problematic */ | |
50 | if (rdev->family >= CHIP_R600) | |
51 | return index_mask; | |
52 | /* LVDS/TV are too wacky */ | |
53 | if (radeon_encoder->devices & ATOM_DEVICE_LCD_SUPPORT) | |
54 | return index_mask; | |
55 | /* DVO requires 2x ppll clocks depending on tmds chip */ | |
56 | if (radeon_encoder->devices & ATOM_DEVICE_DFP2_SUPPORT) | |
57 | return index_mask; | |
bcc1c2a1 | 58 | |
1f3b6a45 DA |
59 | count = -1; |
60 | list_for_each_entry(clone_encoder, &dev->mode_config.encoder_list, head) { | |
61 | struct radeon_encoder *radeon_clone = to_radeon_encoder(clone_encoder); | |
62 | count++; | |
63 | ||
64 | if (clone_encoder == encoder) | |
65 | continue; | |
66 | if (radeon_clone->devices & (ATOM_DEVICE_LCD_SUPPORT)) | |
67 | continue; | |
68 | if (radeon_clone->devices & ATOM_DEVICE_DFP2_SUPPORT) | |
69 | continue; | |
70 | else | |
71 | index_mask |= (1 << count); | |
72 | } | |
73 | return index_mask; | |
74 | } | |
75 | ||
76 | void radeon_setup_encoder_clones(struct drm_device *dev) | |
77 | { | |
78 | struct drm_encoder *encoder; | |
79 | ||
80 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) { | |
81 | encoder->possible_clones = radeon_encoder_clones(encoder); | |
82 | } | |
83 | } | |
84 | ||
771fe6b9 | 85 | uint32_t |
5137ee94 | 86 | radeon_get_encoder_enum(struct drm_device *dev, uint32_t supported_device, uint8_t dac) |
771fe6b9 JG |
87 | { |
88 | struct radeon_device *rdev = dev->dev_private; | |
89 | uint32_t ret = 0; | |
90 | ||
91 | switch (supported_device) { | |
92 | case ATOM_DEVICE_CRT1_SUPPORT: | |
93 | case ATOM_DEVICE_TV1_SUPPORT: | |
94 | case ATOM_DEVICE_TV2_SUPPORT: | |
95 | case ATOM_DEVICE_CRT2_SUPPORT: | |
96 | case ATOM_DEVICE_CV_SUPPORT: | |
97 | switch (dac) { | |
98 | case 1: /* dac a */ | |
99 | if ((rdev->family == CHIP_RS300) || | |
100 | (rdev->family == CHIP_RS400) || | |
101 | (rdev->family == CHIP_RS480)) | |
5137ee94 | 102 | ret = ENCODER_INTERNAL_DAC2_ENUM_ID1; |
771fe6b9 | 103 | else if (ASIC_IS_AVIVO(rdev)) |
5137ee94 | 104 | ret = ENCODER_INTERNAL_KLDSCP_DAC1_ENUM_ID1; |
771fe6b9 | 105 | else |
5137ee94 | 106 | ret = ENCODER_INTERNAL_DAC1_ENUM_ID1; |
771fe6b9 JG |
107 | break; |
108 | case 2: /* dac b */ | |
109 | if (ASIC_IS_AVIVO(rdev)) | |
5137ee94 | 110 | ret = ENCODER_INTERNAL_KLDSCP_DAC2_ENUM_ID1; |
771fe6b9 JG |
111 | else { |
112 | /*if (rdev->family == CHIP_R200) | |
5137ee94 | 113 | ret = ENCODER_INTERNAL_DVO1_ENUM_ID1; |
771fe6b9 | 114 | else*/ |
5137ee94 | 115 | ret = ENCODER_INTERNAL_DAC2_ENUM_ID1; |
771fe6b9 JG |
116 | } |
117 | break; | |
118 | case 3: /* external dac */ | |
119 | if (ASIC_IS_AVIVO(rdev)) | |
5137ee94 | 120 | ret = ENCODER_INTERNAL_KLDSCP_DVO1_ENUM_ID1; |
771fe6b9 | 121 | else |
5137ee94 | 122 | ret = ENCODER_INTERNAL_DVO1_ENUM_ID1; |
771fe6b9 JG |
123 | break; |
124 | } | |
125 | break; | |
126 | case ATOM_DEVICE_LCD1_SUPPORT: | |
127 | if (ASIC_IS_AVIVO(rdev)) | |
5137ee94 | 128 | ret = ENCODER_INTERNAL_LVTM1_ENUM_ID1; |
771fe6b9 | 129 | else |
5137ee94 | 130 | ret = ENCODER_INTERNAL_LVDS_ENUM_ID1; |
771fe6b9 JG |
131 | break; |
132 | case ATOM_DEVICE_DFP1_SUPPORT: | |
133 | if ((rdev->family == CHIP_RS300) || | |
134 | (rdev->family == CHIP_RS400) || | |
135 | (rdev->family == CHIP_RS480)) | |
5137ee94 | 136 | ret = ENCODER_INTERNAL_DVO1_ENUM_ID1; |
771fe6b9 | 137 | else if (ASIC_IS_AVIVO(rdev)) |
5137ee94 | 138 | ret = ENCODER_INTERNAL_KLDSCP_TMDS1_ENUM_ID1; |
771fe6b9 | 139 | else |
5137ee94 | 140 | ret = ENCODER_INTERNAL_TMDS1_ENUM_ID1; |
771fe6b9 JG |
141 | break; |
142 | case ATOM_DEVICE_LCD2_SUPPORT: | |
143 | case ATOM_DEVICE_DFP2_SUPPORT: | |
144 | if ((rdev->family == CHIP_RS600) || | |
145 | (rdev->family == CHIP_RS690) || | |
146 | (rdev->family == CHIP_RS740)) | |
5137ee94 | 147 | ret = ENCODER_INTERNAL_DDI_ENUM_ID1; |
771fe6b9 | 148 | else if (ASIC_IS_AVIVO(rdev)) |
5137ee94 | 149 | ret = ENCODER_INTERNAL_KLDSCP_DVO1_ENUM_ID1; |
771fe6b9 | 150 | else |
5137ee94 | 151 | ret = ENCODER_INTERNAL_DVO1_ENUM_ID1; |
771fe6b9 JG |
152 | break; |
153 | case ATOM_DEVICE_DFP3_SUPPORT: | |
5137ee94 | 154 | ret = ENCODER_INTERNAL_LVTM1_ENUM_ID1; |
771fe6b9 JG |
155 | break; |
156 | } | |
157 | ||
158 | return ret; | |
159 | } | |
160 | ||
bc13018b AD |
161 | static void radeon_encoder_add_backlight(struct radeon_encoder *radeon_encoder, |
162 | struct drm_connector *connector) | |
163 | { | |
164 | struct drm_device *dev = radeon_encoder->base.dev; | |
165 | struct radeon_device *rdev = dev->dev_private; | |
166 | bool use_bl = false; | |
167 | ||
168 | if (!(radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT))) | |
169 | return; | |
170 | ||
171 | if (radeon_backlight == 0) { | |
172 | return; | |
173 | } else if (radeon_backlight == 1) { | |
174 | use_bl = true; | |
175 | } else if (radeon_backlight == -1) { | |
8aff6ad5 AD |
176 | /* Quirks */ |
177 | /* Amilo Xi 2550 only works with acpi bl */ | |
178 | if ((rdev->pdev->device == 0x9583) && | |
179 | (rdev->pdev->subsystem_vendor == 0x1734) && | |
180 | (rdev->pdev->subsystem_device == 0x1107)) | |
181 | use_bl = false; | |
7a26f9ad NH |
182 | /* Older PPC macs use on-GPU backlight controller */ |
183 | #ifndef CONFIG_PPC_PMAC | |
b7bc596e AD |
184 | /* disable native backlight control on older asics */ |
185 | else if (rdev->family < CHIP_R600) | |
186 | use_bl = false; | |
7a26f9ad | 187 | #endif |
8aff6ad5 AD |
188 | else |
189 | use_bl = true; | |
bc13018b AD |
190 | } |
191 | ||
192 | if (use_bl) { | |
193 | if (rdev->is_atom_bios) | |
194 | radeon_atom_backlight_init(radeon_encoder, connector); | |
195 | else | |
196 | radeon_legacy_backlight_init(radeon_encoder, connector); | |
197 | rdev->mode_info.bl_encoder = radeon_encoder; | |
198 | } | |
199 | } | |
200 | ||
771fe6b9 JG |
201 | void |
202 | radeon_link_encoder_connector(struct drm_device *dev) | |
203 | { | |
204 | struct drm_connector *connector; | |
205 | struct radeon_connector *radeon_connector; | |
206 | struct drm_encoder *encoder; | |
207 | struct radeon_encoder *radeon_encoder; | |
208 | ||
209 | /* walk the list and link encoders to connectors */ | |
210 | list_for_each_entry(connector, &dev->mode_config.connector_list, head) { | |
211 | radeon_connector = to_radeon_connector(connector); | |
212 | list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) { | |
213 | radeon_encoder = to_radeon_encoder(encoder); | |
f3728734 | 214 | if (radeon_encoder->devices & radeon_connector->devices) { |
771fe6b9 | 215 | drm_mode_connector_attach_encoder(connector, encoder); |
bc13018b AD |
216 | if (radeon_encoder->devices & (ATOM_DEVICE_LCD_SUPPORT)) |
217 | radeon_encoder_add_backlight(radeon_encoder, connector); | |
f3728734 | 218 | } |
771fe6b9 JG |
219 | } |
220 | } | |
221 | } | |
222 | ||
4ce001ab DA |
223 | void radeon_encoder_set_active_device(struct drm_encoder *encoder) |
224 | { | |
225 | struct drm_device *dev = encoder->dev; | |
226 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
227 | struct drm_connector *connector; | |
228 | ||
229 | list_for_each_entry(connector, &dev->mode_config.connector_list, head) { | |
230 | if (connector->encoder == encoder) { | |
231 | struct radeon_connector *radeon_connector = to_radeon_connector(connector); | |
232 | radeon_encoder->active_device = radeon_encoder->devices & radeon_connector->devices; | |
d9fdaafb | 233 | DRM_DEBUG_KMS("setting active device to %08x from %08x %08x for encoder %d\n", |
f641e51e DA |
234 | radeon_encoder->active_device, radeon_encoder->devices, |
235 | radeon_connector->devices, encoder->encoder_type); | |
4ce001ab DA |
236 | } |
237 | } | |
238 | } | |
239 | ||
5b1714d3 | 240 | struct drm_connector * |
771fe6b9 JG |
241 | radeon_get_connector_for_encoder(struct drm_encoder *encoder) |
242 | { | |
243 | struct drm_device *dev = encoder->dev; | |
244 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
245 | struct drm_connector *connector; | |
246 | struct radeon_connector *radeon_connector; | |
247 | ||
248 | list_for_each_entry(connector, &dev->mode_config.connector_list, head) { | |
249 | radeon_connector = to_radeon_connector(connector); | |
9843ead0 DA |
250 | if (radeon_encoder->is_mst_encoder) { |
251 | struct radeon_encoder_mst *mst_enc; | |
252 | ||
253 | if (!radeon_connector->is_mst_connector) | |
254 | continue; | |
255 | ||
256 | mst_enc = radeon_encoder->enc_priv; | |
257 | if (mst_enc->connector == radeon_connector->mst_port) | |
258 | return connector; | |
259 | } else if (radeon_encoder->active_device & radeon_connector->devices) | |
771fe6b9 JG |
260 | return connector; |
261 | } | |
262 | return NULL; | |
263 | } | |
264 | ||
9aa59993 AD |
265 | struct drm_connector * |
266 | radeon_get_connector_for_encoder_init(struct drm_encoder *encoder) | |
267 | { | |
268 | struct drm_device *dev = encoder->dev; | |
269 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
270 | struct drm_connector *connector; | |
271 | struct radeon_connector *radeon_connector; | |
272 | ||
273 | list_for_each_entry(connector, &dev->mode_config.connector_list, head) { | |
274 | radeon_connector = to_radeon_connector(connector); | |
275 | if (radeon_encoder->devices & radeon_connector->devices) | |
276 | return connector; | |
277 | } | |
278 | return NULL; | |
279 | } | |
280 | ||
3f03ced8 | 281 | struct drm_encoder *radeon_get_external_encoder(struct drm_encoder *encoder) |
3e4b9982 AD |
282 | { |
283 | struct drm_device *dev = encoder->dev; | |
284 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
285 | struct drm_encoder *other_encoder; | |
286 | struct radeon_encoder *other_radeon_encoder; | |
287 | ||
288 | if (radeon_encoder->is_ext_encoder) | |
289 | return NULL; | |
290 | ||
291 | list_for_each_entry(other_encoder, &dev->mode_config.encoder_list, head) { | |
292 | if (other_encoder == encoder) | |
293 | continue; | |
294 | other_radeon_encoder = to_radeon_encoder(other_encoder); | |
295 | if (other_radeon_encoder->is_ext_encoder && | |
296 | (radeon_encoder->devices & other_radeon_encoder->devices)) | |
297 | return other_encoder; | |
298 | } | |
299 | return NULL; | |
300 | } | |
301 | ||
1d33e1fc | 302 | u16 radeon_encoder_get_dp_bridge_encoder_id(struct drm_encoder *encoder) |
d7fa8bb3 | 303 | { |
3f03ced8 | 304 | struct drm_encoder *other_encoder = radeon_get_external_encoder(encoder); |
d7fa8bb3 AD |
305 | |
306 | if (other_encoder) { | |
307 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(other_encoder); | |
308 | ||
309 | switch (radeon_encoder->encoder_id) { | |
310 | case ENCODER_OBJECT_ID_TRAVIS: | |
311 | case ENCODER_OBJECT_ID_NUTMEG: | |
dc87cd5c | 312 | return radeon_encoder->encoder_id; |
d7fa8bb3 | 313 | default: |
dc87cd5c | 314 | return ENCODER_OBJECT_ID_NONE; |
d7fa8bb3 AD |
315 | } |
316 | } | |
dc87cd5c | 317 | return ENCODER_OBJECT_ID_NONE; |
d7fa8bb3 AD |
318 | } |
319 | ||
3515387b AD |
320 | void radeon_panel_mode_fixup(struct drm_encoder *encoder, |
321 | struct drm_display_mode *adjusted_mode) | |
322 | { | |
323 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
324 | struct drm_device *dev = encoder->dev; | |
325 | struct radeon_device *rdev = dev->dev_private; | |
326 | struct drm_display_mode *native_mode = &radeon_encoder->native_mode; | |
327 | unsigned hblank = native_mode->htotal - native_mode->hdisplay; | |
328 | unsigned vblank = native_mode->vtotal - native_mode->vdisplay; | |
329 | unsigned hover = native_mode->hsync_start - native_mode->hdisplay; | |
330 | unsigned vover = native_mode->vsync_start - native_mode->vdisplay; | |
331 | unsigned hsync_width = native_mode->hsync_end - native_mode->hsync_start; | |
332 | unsigned vsync_width = native_mode->vsync_end - native_mode->vsync_start; | |
333 | ||
334 | adjusted_mode->clock = native_mode->clock; | |
335 | adjusted_mode->flags = native_mode->flags; | |
336 | ||
337 | if (ASIC_IS_AVIVO(rdev)) { | |
338 | adjusted_mode->hdisplay = native_mode->hdisplay; | |
339 | adjusted_mode->vdisplay = native_mode->vdisplay; | |
340 | } | |
341 | ||
342 | adjusted_mode->htotal = native_mode->hdisplay + hblank; | |
343 | adjusted_mode->hsync_start = native_mode->hdisplay + hover; | |
344 | adjusted_mode->hsync_end = adjusted_mode->hsync_start + hsync_width; | |
345 | ||
346 | adjusted_mode->vtotal = native_mode->vdisplay + vblank; | |
347 | adjusted_mode->vsync_start = native_mode->vdisplay + vover; | |
348 | adjusted_mode->vsync_end = adjusted_mode->vsync_start + vsync_width; | |
349 | ||
350 | drm_mode_set_crtcinfo(adjusted_mode, CRTC_INTERLACE_HALVE_V); | |
351 | ||
352 | if (ASIC_IS_AVIVO(rdev)) { | |
353 | adjusted_mode->crtc_hdisplay = native_mode->hdisplay; | |
354 | adjusted_mode->crtc_vdisplay = native_mode->vdisplay; | |
355 | } | |
356 | ||
357 | adjusted_mode->crtc_htotal = adjusted_mode->crtc_hdisplay + hblank; | |
358 | adjusted_mode->crtc_hsync_start = adjusted_mode->crtc_hdisplay + hover; | |
359 | adjusted_mode->crtc_hsync_end = adjusted_mode->crtc_hsync_start + hsync_width; | |
360 | ||
361 | adjusted_mode->crtc_vtotal = adjusted_mode->crtc_vdisplay + vblank; | |
362 | adjusted_mode->crtc_vsync_start = adjusted_mode->crtc_vdisplay + vover; | |
363 | adjusted_mode->crtc_vsync_end = adjusted_mode->crtc_vsync_start + vsync_width; | |
364 | ||
365 | } | |
366 | ||
9aa59993 AD |
367 | bool radeon_dig_monitor_is_duallink(struct drm_encoder *encoder, |
368 | u32 pixel_clock) | |
369 | { | |
1b2681ba AD |
370 | struct drm_device *dev = encoder->dev; |
371 | struct radeon_device *rdev = dev->dev_private; | |
9aa59993 AD |
372 | struct drm_connector *connector; |
373 | struct radeon_connector *radeon_connector; | |
374 | struct radeon_connector_atom_dig *dig_connector; | |
375 | ||
376 | connector = radeon_get_connector_for_encoder(encoder); | |
377 | /* if we don't have an active device yet, just use one of | |
378 | * the connectors tied to the encoder. | |
379 | */ | |
380 | if (!connector) | |
381 | connector = radeon_get_connector_for_encoder_init(encoder); | |
382 | radeon_connector = to_radeon_connector(connector); | |
383 | ||
384 | switch (connector->connector_type) { | |
385 | case DRM_MODE_CONNECTOR_DVII: | |
386 | case DRM_MODE_CONNECTOR_HDMIB: | |
387 | if (radeon_connector->use_digital) { | |
388 | /* HDMI 1.3 supports up to 340 Mhz over single link */ | |
377bd8a9 | 389 | if (ASIC_IS_DCE6(rdev) && drm_detect_hdmi_monitor(radeon_connector_edid(connector))) { |
9aa59993 AD |
390 | if (pixel_clock > 340000) |
391 | return true; | |
392 | else | |
393 | return false; | |
394 | } else { | |
395 | if (pixel_clock > 165000) | |
396 | return true; | |
397 | else | |
398 | return false; | |
399 | } | |
400 | } else | |
401 | return false; | |
402 | case DRM_MODE_CONNECTOR_DVID: | |
403 | case DRM_MODE_CONNECTOR_HDMIA: | |
404 | case DRM_MODE_CONNECTOR_DisplayPort: | |
9843ead0 DA |
405 | if (radeon_connector->is_mst_connector) |
406 | return false; | |
407 | ||
9aa59993 AD |
408 | dig_connector = radeon_connector->con_priv; |
409 | if ((dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_DISPLAYPORT) || | |
410 | (dig_connector->dp_sink_type == CONNECTOR_OBJECT_ID_eDP)) | |
411 | return false; | |
412 | else { | |
413 | /* HDMI 1.3 supports up to 340 Mhz over single link */ | |
377bd8a9 | 414 | if (ASIC_IS_DCE6(rdev) && drm_detect_hdmi_monitor(radeon_connector_edid(connector))) { |
9aa59993 AD |
415 | if (pixel_clock > 340000) |
416 | return true; | |
417 | else | |
418 | return false; | |
419 | } else { | |
420 | if (pixel_clock > 165000) | |
421 | return true; | |
422 | else | |
423 | return false; | |
424 | } | |
425 | } | |
426 | default: | |
427 | return false; | |
428 | } | |
429 | } | |
430 | ||
d740a933 AD |
431 | bool radeon_encoder_is_digital(struct drm_encoder *encoder) |
432 | { | |
433 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
434 | switch (radeon_encoder->encoder_id) { | |
435 | case ENCODER_OBJECT_ID_INTERNAL_LVDS: | |
436 | case ENCODER_OBJECT_ID_INTERNAL_TMDS1: | |
437 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_TMDS1: | |
438 | case ENCODER_OBJECT_ID_INTERNAL_LVTM1: | |
439 | case ENCODER_OBJECT_ID_INTERNAL_DVO1: | |
440 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1: | |
441 | case ENCODER_OBJECT_ID_INTERNAL_DDI: | |
442 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY: | |
443 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_LVTMA: | |
444 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY1: | |
445 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY2: | |
446 | case ENCODER_OBJECT_ID_INTERNAL_UNIPHY3: | |
447 | return true; | |
448 | default: | |
449 | return false; | |
450 | } | |
451 | } |