Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /** |
2 | * \file radeon_drv.c | |
3 | * ATI Radeon driver | |
4 | * | |
5 | * \author Gareth Hughes <gareth@valinux.com> | |
6 | */ | |
7 | ||
8 | /* | |
9 | * Copyright 2000 VA Linux Systems, Inc., Sunnyvale, California. | |
10 | * All Rights Reserved. | |
11 | * | |
12 | * Permission is hereby granted, free of charge, to any person obtaining a | |
13 | * copy of this software and associated documentation files (the "Software"), | |
14 | * to deal in the Software without restriction, including without limitation | |
15 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
16 | * and/or sell copies of the Software, and to permit persons to whom the | |
17 | * Software is furnished to do so, subject to the following conditions: | |
18 | * | |
19 | * The above copyright notice and this permission notice (including the next | |
20 | * paragraph) shall be included in all copies or substantial portions of the | |
21 | * Software. | |
22 | * | |
23 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
24 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
25 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
26 | * VA LINUX SYSTEMS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR | |
27 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | |
28 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
29 | * OTHER DEALINGS IN THE SOFTWARE. | |
30 | */ | |
31 | ||
760285e7 DH |
32 | #include <drm/drmP.h> |
33 | #include <drm/radeon_drm.h> | |
1da177e4 LT |
34 | #include "radeon_drv.h" |
35 | ||
760285e7 | 36 | #include <drm/drm_pciids.h> |
771fe6b9 | 37 | #include <linux/console.h> |
e0cd3608 | 38 | #include <linux/module.h> |
10ebc0bc DA |
39 | #include <linux/pm_runtime.h> |
40 | #include <linux/vga_switcheroo.h> | |
d9fc9413 | 41 | #include <drm/drm_gem.h> |
44adece5 | 42 | #include <drm/drm_fb_helper.h> |
d9fc9413 | 43 | |
10ebc0bc | 44 | #include "drm_crtc_helper.h" |
e28740ec OG |
45 | #include "radeon_kfd.h" |
46 | ||
771fe6b9 JG |
47 | /* |
48 | * KMS wrapper. | |
0de1a57b DA |
49 | * - 2.0.0 - initial interface |
50 | * - 2.1.0 - add square tiling interface | |
fdb43528 | 51 | * - 2.2.0 - add r6xx/r7xx const buffer support |
cae94b0a | 52 | * - 2.3.0 - add MSPOS + 3D texture + r500 VAP regs |
bc35afdb | 53 | * - 2.4.0 - add crtc id query |
148a03bc | 54 | * - 2.5.0 - add get accel 2 to work around ddx breakage for evergreen |
ab9e1f59 | 55 | * - 2.6.0 - add tiling config query (r6xx+), add initial HiZ support (r300->r500) |
71901cc4 | 56 | * 2.7.0 - fixups for r600 2D tiling support. (no external ABI change), add eg dyn gpr regs |
58bbf018 | 57 | * 2.8.0 - pageflip support, r500 US_FORMAT regs. r500 ARGB2101010 colorbuf, r300->r500 CMASK, clock crystal query |
486af189 | 58 | * 2.9.0 - r600 tiling (s3tc,rgtc) working, SET_PREDICATION packet 3 on r600 + eg, backend query |
b8709894 AD |
59 | * 2.10.0 - fusion 2D tiling |
60 | * 2.11.0 - backend map, initial compute support for the CS checker | |
e70f224c | 61 | * 2.12.0 - RADEON_CS_KEEP_TILING_FLAGS |
dd220a00 | 62 | * 2.13.0 - virtual memory support, streamout |
285484e2 | 63 | * 2.14.0 - add evergreen tiling informations |
609c1e15 | 64 | * 2.15.0 - add max_pipes query |
d2609875 | 65 | * 2.16.0 - fix evergreen 2D tiled surface calculation |
7c77bf2a | 66 | * 2.17.0 - add STRMOUT_BASE_UPDATE for r7xx |
0f457e48 | 67 | * 2.18.0 - r600-eg: allow "invalid" DB formats |
b51ad12a | 68 | * 2.19.0 - r600-eg: MSAA textures |
6759a0a7 | 69 | * 2.20.0 - r600-si: RADEON_INFO_TIMESTAMP query |
c116cc94 | 70 | * 2.21.0 - r600-r700: FMASK and CMASK |
523885de | 71 | * 2.22.0 - r600 only: RESOLVE_BOX allowed |
46fc8781 | 72 | * 2.23.0 - allow STRMOUT_BASE_UPDATE on RS780 and RS880 |
61051afd | 73 | * 2.24.0 - eg only: allow MIP_ADDRESS=0 for MSAA textures |
71bfe916 | 74 | * 2.25.0 - eg+: new info request for num SE and num SH |
4ac0533a | 75 | * 2.26.0 - r600-eg: fix htile size computation |
8696e33f | 76 | * 2.27.0 - r600-SI: Add CS ioctl support for async DMA |
4613ca14 | 77 | * 2.28.0 - r600-eg: Add MEM_WRITE packet support |
c18b1170 | 78 | * 2.29.0 - R500 FP16 color clear registers |
774c389f | 79 | * 2.30.0 - fix for FMASK texturing |
a0a53aa8 | 80 | * 2.31.0 - Add fastfb support for rs690 |
902aaef6 | 81 | * 2.32.0 - new info request for rings working |
64d7b8be | 82 | * 2.33.0 - Add SI tiling mode array query |
39aee490 | 83 | * 2.34.0 - Add CIK tiling mode array query |
32f79a8a | 84 | * 2.35.0 - Add CIK macrotile mode array query |
9482d0d3 | 85 | * 2.36.0 - Fix CIK DCE tiling setup |
7c4c62a0 | 86 | * 2.37.0 - allow GS ring setup on r6xx/r7xx |
020ff546 MO |
87 | * 2.38.0 - RADEON_GEM_OP (GET_INITIAL_DOMAIN, SET_INITIAL_DOMAIN), |
88 | * CIK: 1D and linear tiling modes contain valid PIPE_CONFIG | |
65fcf668 | 89 | * 2.39.0 - Add INFO query for number of active CUs |
72a9987e | 90 | * 2.40.0 - Add RADEON_GEM_GTT_WC/UC, flush HDP cache before submitting |
897eba82 | 91 | * CS to GPU on >= r600 |
16613743 | 92 | * 2.41.0 - evergreen/cayman: Add SET_BASE/DRAW_INDIRECT command parsing support |
1957d6be | 93 | * 2.42.0 - Add VCE/VUI (Video Usability Information) support |
72b9076b | 94 | * 2.43.0 - RADEON_INFO_GPU_RESET_COUNTER |
8c4f2bbd | 95 | * 2.44.0 - SET_APPEND_CNT packet3 support |
3d02b7fe | 96 | * 2.45.0 - Allow setting shader registers using DMA/COPY packet3 on SI |
662ce7bc | 97 | * 2.46.0 - Add PFP_SYNC_ME support on evergreen |
4d6bdbad | 98 | * 2.47.0 - Add UVD_NO_OP register support |
113d0f9d | 99 | * 2.48.0 - TA_CS_BC_BASE_ADDR allowed on SI |
51964e9e | 100 | * 2.49.0 - DRM_RADEON_GEM_INFO ioctl returns correct vram_size/visible values |
75cb00dc | 101 | * 2.50.0 - Allows unaligned shader loads on CIK. (needed by OpenGL) |
771fe6b9 JG |
102 | */ |
103 | #define KMS_DRIVER_MAJOR 2 | |
75cb00dc | 104 | #define KMS_DRIVER_MINOR 50 |
771fe6b9 JG |
105 | #define KMS_DRIVER_PATCHLEVEL 0 |
106 | int radeon_driver_load_kms(struct drm_device *dev, unsigned long flags); | |
11b3c20b | 107 | void radeon_driver_unload_kms(struct drm_device *dev); |
771fe6b9 JG |
108 | void radeon_driver_lastclose_kms(struct drm_device *dev); |
109 | int radeon_driver_open_kms(struct drm_device *dev, struct drm_file *file_priv); | |
110 | void radeon_driver_postclose_kms(struct drm_device *dev, | |
111 | struct drm_file *file_priv); | |
274ad65c JG |
112 | int radeon_suspend_kms(struct drm_device *dev, bool suspend, |
113 | bool fbcon, bool freeze); | |
10ebc0bc | 114 | int radeon_resume_kms(struct drm_device *dev, bool resume, bool fbcon); |
88e72717 TR |
115 | u32 radeon_get_vblank_counter_kms(struct drm_device *dev, unsigned int pipe); |
116 | int radeon_enable_vblank_kms(struct drm_device *dev, unsigned int pipe); | |
117 | void radeon_disable_vblank_kms(struct drm_device *dev, unsigned int pipe); | |
771fe6b9 JG |
118 | void radeon_driver_irq_preinstall_kms(struct drm_device *dev); |
119 | int radeon_driver_irq_postinstall_kms(struct drm_device *dev); | |
120 | void radeon_driver_irq_uninstall_kms(struct drm_device *dev); | |
e9f0d76f | 121 | irqreturn_t radeon_driver_irq_handler_kms(int irq, void *arg); |
771fe6b9 | 122 | void radeon_gem_object_free(struct drm_gem_object *obj); |
721604a1 JG |
123 | int radeon_gem_object_open(struct drm_gem_object *obj, |
124 | struct drm_file *file_priv); | |
125 | void radeon_gem_object_close(struct drm_gem_object *obj, | |
126 | struct drm_file *file_priv); | |
f72a113a CK |
127 | struct dma_buf *radeon_gem_prime_export(struct drm_device *dev, |
128 | struct drm_gem_object *gobj, | |
129 | int flags); | |
88e72717 TR |
130 | extern int radeon_get_crtc_scanoutpos(struct drm_device *dev, unsigned int crtc, |
131 | unsigned int flags, int *vpos, int *hpos, | |
3bb403bf VS |
132 | ktime_t *stime, ktime_t *etime, |
133 | const struct drm_display_mode *mode); | |
90c4cde9 | 134 | extern bool radeon_is_px(struct drm_device *dev); |
baa70943 | 135 | extern const struct drm_ioctl_desc radeon_ioctls_kms[]; |
771fe6b9 JG |
136 | extern int radeon_max_kms_ioctl; |
137 | int radeon_mmap(struct file *filp, struct vm_area_struct *vma); | |
ff72145b DA |
138 | int radeon_mode_dumb_mmap(struct drm_file *filp, |
139 | struct drm_device *dev, | |
140 | uint32_t handle, uint64_t *offset_p); | |
141 | int radeon_mode_dumb_create(struct drm_file *file_priv, | |
142 | struct drm_device *dev, | |
143 | struct drm_mode_create_dumb *args); | |
1e6d17a5 AP |
144 | struct sg_table *radeon_gem_prime_get_sg_table(struct drm_gem_object *obj); |
145 | struct drm_gem_object *radeon_gem_prime_import_sg_table(struct drm_device *dev, | |
b5e9c1a2 | 146 | struct dma_buf_attachment *, |
1e6d17a5 AP |
147 | struct sg_table *sg); |
148 | int radeon_gem_prime_pin(struct drm_gem_object *obj); | |
280cf211 | 149 | void radeon_gem_prime_unpin(struct drm_gem_object *obj); |
3aac4502 | 150 | struct reservation_object *radeon_gem_prime_res_obj(struct drm_gem_object *); |
1e6d17a5 AP |
151 | void *radeon_gem_prime_vmap(struct drm_gem_object *obj); |
152 | void radeon_gem_prime_vunmap(struct drm_gem_object *obj, void *vaddr); | |
14adc892 CK |
153 | extern long radeon_kms_compat_ioctl(struct file *filp, unsigned int cmd, |
154 | unsigned long arg); | |
ff72145b | 155 | |
14adc892 CK |
156 | /* atpx handler */ |
157 | #if defined(CONFIG_VGA_SWITCHEROO) | |
158 | void radeon_register_atpx_handler(void); | |
159 | void radeon_unregister_atpx_handler(void); | |
e1052b35 | 160 | bool radeon_has_atpx_dgpu_power_cntl(void); |
b8c9fd5a | 161 | bool radeon_is_atpx_hybrid(void); |
14adc892 CK |
162 | #else |
163 | static inline void radeon_register_atpx_handler(void) {} | |
164 | static inline void radeon_unregister_atpx_handler(void) {} | |
e1052b35 | 165 | static inline bool radeon_has_atpx_dgpu_power_cntl(void) { return false; } |
b8c9fd5a | 166 | static inline bool radeon_is_atpx_hybrid(void) { return false; } |
14adc892 | 167 | #endif |
1da177e4 | 168 | |
689b9d74 | 169 | int radeon_no_wb; |
e9ced8e0 | 170 | int radeon_modeset = -1; |
771fe6b9 JG |
171 | int radeon_dynclks = -1; |
172 | int radeon_r4xx_atom = 0; | |
173 | int radeon_agpmode = 0; | |
174 | int radeon_vram_limit = 0; | |
edcd26e8 | 175 | int radeon_gart_size = -1; /* auto */ |
771fe6b9 | 176 | int radeon_benchmarking = 0; |
ecc0b326 | 177 | int radeon_testing = 0; |
771fe6b9 | 178 | int radeon_connector_table = 0; |
4ce001ab | 179 | int radeon_tv = 1; |
108dc8e8 | 180 | int radeon_audio = -1; |
f46c0120 | 181 | int radeon_disp_priority = 0; |
e2b0a8e1 | 182 | int radeon_hw_i2c = 0; |
197bbb3d | 183 | int radeon_pcie_gen2 = -1; |
a18cee15 | 184 | int radeon_msi = -1; |
3368ff0c | 185 | int radeon_lockup_timeout = 10000; |
a0a53aa8 | 186 | int radeon_fastfb = 0; |
da321c8a | 187 | int radeon_dpm = -1; |
1294d4a3 | 188 | int radeon_aspm = -1; |
10ebc0bc | 189 | int radeon_runtime_pm = -1; |
363eb0b4 | 190 | int radeon_hard_reset = 0; |
dfc230f9 CK |
191 | int radeon_vm_size = 8; |
192 | int radeon_vm_block_size = -1; | |
a624f429 | 193 | int radeon_deep_color = 0; |
39dc5454 | 194 | int radeon_use_pflipirq = 2; |
6e909f74 | 195 | int radeon_bapm = -1; |
bc13018b | 196 | int radeon_backlight = -1; |
875711f0 | 197 | int radeon_auxch = -1; |
9843ead0 | 198 | int radeon_mst = 0; |
f1a0a67a | 199 | int radeon_uvd = 1; |
fabb5935 | 200 | int radeon_vce = 1; |
689b9d74 | 201 | |
61a2d07d | 202 | MODULE_PARM_DESC(no_wb, "Disable AGP writeback for scratch registers"); |
689b9d74 DA |
203 | module_param_named(no_wb, radeon_no_wb, int, 0444); |
204 | ||
771fe6b9 JG |
205 | MODULE_PARM_DESC(modeset, "Disable/Enable modesetting"); |
206 | module_param_named(modeset, radeon_modeset, int, 0400); | |
207 | ||
208 | MODULE_PARM_DESC(dynclks, "Disable/Enable dynamic clocks"); | |
209 | module_param_named(dynclks, radeon_dynclks, int, 0444); | |
210 | ||
211 | MODULE_PARM_DESC(r4xx_atom, "Enable ATOMBIOS modesetting for R4xx"); | |
212 | module_param_named(r4xx_atom, radeon_r4xx_atom, int, 0444); | |
213 | ||
8902e6f2 | 214 | MODULE_PARM_DESC(vramlimit, "Restrict VRAM for testing, in megabytes"); |
771fe6b9 JG |
215 | module_param_named(vramlimit, radeon_vram_limit, int, 0600); |
216 | ||
217 | MODULE_PARM_DESC(agpmode, "AGP Mode (-1 == PCI)"); | |
218 | module_param_named(agpmode, radeon_agpmode, int, 0444); | |
219 | ||
edcd26e8 | 220 | MODULE_PARM_DESC(gartsize, "Size of PCIE/IGP gart to setup in megabytes (32, 64, etc., -1 = auto)"); |
771fe6b9 JG |
221 | module_param_named(gartsize, radeon_gart_size, int, 0600); |
222 | ||
223 | MODULE_PARM_DESC(benchmark, "Run benchmark"); | |
224 | module_param_named(benchmark, radeon_benchmarking, int, 0444); | |
225 | ||
ecc0b326 MD |
226 | MODULE_PARM_DESC(test, "Run tests"); |
227 | module_param_named(test, radeon_testing, int, 0444); | |
228 | ||
771fe6b9 JG |
229 | MODULE_PARM_DESC(connector_table, "Force connector table"); |
230 | module_param_named(connector_table, radeon_connector_table, int, 0444); | |
4ce001ab DA |
231 | |
232 | MODULE_PARM_DESC(tv, "TV enable (0 = disable)"); | |
233 | module_param_named(tv, radeon_tv, int, 0444); | |
771fe6b9 | 234 | |
108dc8e8 | 235 | MODULE_PARM_DESC(audio, "Audio enable (-1 = auto, 0 = disable, 1 = enable)"); |
dafc3bd5 CK |
236 | module_param_named(audio, radeon_audio, int, 0444); |
237 | ||
f46c0120 AD |
238 | MODULE_PARM_DESC(disp_priority, "Display Priority (0 = auto, 1 = normal, 2 = high)"); |
239 | module_param_named(disp_priority, radeon_disp_priority, int, 0444); | |
240 | ||
e2b0a8e1 AD |
241 | MODULE_PARM_DESC(hw_i2c, "hw i2c engine enable (0 = disable)"); |
242 | module_param_named(hw_i2c, radeon_hw_i2c, int, 0444); | |
243 | ||
197bbb3d | 244 | MODULE_PARM_DESC(pcie_gen2, "PCIE Gen2 mode (-1 = auto, 0 = disable, 1 = enable)"); |
d42dd579 AD |
245 | module_param_named(pcie_gen2, radeon_pcie_gen2, int, 0444); |
246 | ||
a18cee15 AD |
247 | MODULE_PARM_DESC(msi, "MSI support (1 = enable, 0 = disable, -1 = auto)"); |
248 | module_param_named(msi, radeon_msi, int, 0444); | |
249 | ||
b5c9ecab | 250 | MODULE_PARM_DESC(lockup_timeout, "GPU lockup timeout in ms (default 10000 = 10 seconds, 0 = disable)"); |
3368ff0c CK |
251 | module_param_named(lockup_timeout, radeon_lockup_timeout, int, 0444); |
252 | ||
a0a53aa8 SL |
253 | MODULE_PARM_DESC(fastfb, "Direct FB access for IGP chips (0 = disable, 1 = enable)"); |
254 | module_param_named(fastfb, radeon_fastfb, int, 0444); | |
255 | ||
da321c8a AD |
256 | MODULE_PARM_DESC(dpm, "DPM support (1 = enable, 0 = disable, -1 = auto)"); |
257 | module_param_named(dpm, radeon_dpm, int, 0444); | |
258 | ||
1294d4a3 AD |
259 | MODULE_PARM_DESC(aspm, "ASPM support (1 = enable, 0 = disable, -1 = auto)"); |
260 | module_param_named(aspm, radeon_aspm, int, 0444); | |
261 | ||
10ebc0bc DA |
262 | MODULE_PARM_DESC(runpm, "PX runtime pm (1 = force enable, 0 = disable, -1 = PX only default)"); |
263 | module_param_named(runpm, radeon_runtime_pm, int, 0444); | |
264 | ||
363eb0b4 AD |
265 | MODULE_PARM_DESC(hard_reset, "PCI config reset (1 = force enable, 0 = disable (default))"); |
266 | module_param_named(hard_reset, radeon_hard_reset, int, 0444); | |
267 | ||
20b2656d | 268 | MODULE_PARM_DESC(vm_size, "VM address space size in gigabytes (default 4GB)"); |
c1c44132 CK |
269 | module_param_named(vm_size, radeon_vm_size, int, 0444); |
270 | ||
dfc230f9 | 271 | MODULE_PARM_DESC(vm_block_size, "VM page table size in bits (default depending on vm_size)"); |
4510fb98 CK |
272 | module_param_named(vm_block_size, radeon_vm_block_size, int, 0444); |
273 | ||
a624f429 AD |
274 | MODULE_PARM_DESC(deep_color, "Deep Color support (1 = enable, 0 = disable (default))"); |
275 | module_param_named(deep_color, radeon_deep_color, int, 0444); | |
276 | ||
39dc5454 MK |
277 | MODULE_PARM_DESC(use_pflipirq, "Pflip irqs for pageflip completion (0 = disable, 1 = as fallback, 2 = exclusive (default))"); |
278 | module_param_named(use_pflipirq, radeon_use_pflipirq, int, 0444); | |
279 | ||
6e909f74 AD |
280 | MODULE_PARM_DESC(bapm, "BAPM support (1 = enable, 0 = disable, -1 = auto)"); |
281 | module_param_named(bapm, radeon_bapm, int, 0444); | |
282 | ||
bc13018b AD |
283 | MODULE_PARM_DESC(backlight, "backlight support (1 = enable, 0 = disable, -1 = auto)"); |
284 | module_param_named(backlight, radeon_backlight, int, 0444); | |
285 | ||
875711f0 DA |
286 | MODULE_PARM_DESC(auxch, "Use native auxch experimental support (1 = enable, 0 = disable, -1 = auto)"); |
287 | module_param_named(auxch, radeon_auxch, int, 0444); | |
288 | ||
9843ead0 DA |
289 | MODULE_PARM_DESC(mst, "DisplayPort MST experimental support (1 = enable, 0 = disable)"); |
290 | module_param_named(mst, radeon_mst, int, 0444); | |
291 | ||
f1a0a67a JG |
292 | MODULE_PARM_DESC(uvd, "uvd enable/disable uvd support (1 = enable, 0 = disable)"); |
293 | module_param_named(uvd, radeon_uvd, int, 0444); | |
294 | ||
fabb5935 JG |
295 | MODULE_PARM_DESC(vce, "vce enable/disable vce support (1 = enable, 0 = disable)"); |
296 | module_param_named(vce, radeon_vce, int, 0444); | |
297 | ||
14adc892 CK |
298 | static struct pci_device_id pciidlist[] = { |
299 | radeon_PCI_IDS | |
300 | }; | |
301 | ||
302 | MODULE_DEVICE_TABLE(pci, pciidlist); | |
303 | ||
771fe6b9 JG |
304 | static struct drm_driver kms_driver; |
305 | ||
a801abe4 AD |
306 | bool radeon_device_is_virtual(void); |
307 | ||
30238151 | 308 | static int radeon_kick_out_firmware_fb(struct pci_dev *pdev) |
a56f7428 BH |
309 | { |
310 | struct apertures_struct *ap; | |
311 | bool primary = false; | |
312 | ||
313 | ap = alloc_apertures(1); | |
30238151 TR |
314 | if (!ap) |
315 | return -ENOMEM; | |
316 | ||
a56f7428 BH |
317 | ap->ranges[0].base = pci_resource_start(pdev, 0); |
318 | ap->ranges[0].size = pci_resource_len(pdev, 0); | |
319 | ||
320 | #ifdef CONFIG_X86 | |
321 | primary = pdev->resource[PCI_ROM_RESOURCE].flags & IORESOURCE_ROM_SHADOW; | |
322 | #endif | |
44adece5 | 323 | drm_fb_helper_remove_conflicting_framebuffers(ap, "radeondrmfb", primary); |
a56f7428 | 324 | kfree(ap); |
30238151 TR |
325 | |
326 | return 0; | |
a56f7428 BH |
327 | } |
328 | ||
56550d94 GKH |
329 | static int radeon_pci_probe(struct pci_dev *pdev, |
330 | const struct pci_device_id *ent) | |
771fe6b9 | 331 | { |
30238151 TR |
332 | int ret; |
333 | ||
412c8f7d OG |
334 | /* |
335 | * Initialize amdkfd before starting radeon. If it was not loaded yet, | |
336 | * defer radeon probing | |
337 | */ | |
338 | ret = radeon_kfd_init(); | |
339 | if (ret == -EPROBE_DEFER) | |
340 | return ret; | |
341 | ||
b00e5334 | 342 | if (vga_switcheroo_client_probe_defer(pdev)) |
14d20001 LW |
343 | return -EPROBE_DEFER; |
344 | ||
a56f7428 | 345 | /* Get rid of things like offb */ |
30238151 TR |
346 | ret = radeon_kick_out_firmware_fb(pdev); |
347 | if (ret) | |
348 | return ret; | |
a56f7428 | 349 | |
dcdb1674 | 350 | return drm_get_pci_dev(pdev, ent, &kms_driver); |
771fe6b9 JG |
351 | } |
352 | ||
353 | static void | |
354 | radeon_pci_remove(struct pci_dev *pdev) | |
355 | { | |
356 | struct drm_device *dev = pci_get_drvdata(pdev); | |
357 | ||
358 | drm_put_dev(dev); | |
359 | } | |
360 | ||
a801abe4 AD |
361 | static void |
362 | radeon_pci_shutdown(struct pci_dev *pdev) | |
363 | { | |
364 | /* if we are running in a VM, make sure the device | |
b9b487e4 | 365 | * torn down properly on reboot/shutdown |
a801abe4 | 366 | */ |
b9b487e4 AD |
367 | if (radeon_device_is_virtual()) |
368 | radeon_pci_remove(pdev); | |
a801abe4 AD |
369 | } |
370 | ||
7473e830 | 371 | static int radeon_pmops_suspend(struct device *dev) |
771fe6b9 | 372 | { |
7473e830 DA |
373 | struct pci_dev *pdev = to_pci_dev(dev); |
374 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
274ad65c | 375 | return radeon_suspend_kms(drm_dev, true, true, false); |
771fe6b9 JG |
376 | } |
377 | ||
7473e830 | 378 | static int radeon_pmops_resume(struct device *dev) |
771fe6b9 | 379 | { |
7473e830 DA |
380 | struct pci_dev *pdev = to_pci_dev(dev); |
381 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
103917b3 AD |
382 | |
383 | /* GPU comes up enabled by the bios on resume */ | |
384 | if (radeon_is_px(drm_dev)) { | |
385 | pm_runtime_disable(dev); | |
386 | pm_runtime_set_active(dev); | |
387 | pm_runtime_enable(dev); | |
388 | } | |
389 | ||
10ebc0bc | 390 | return radeon_resume_kms(drm_dev, true, true); |
7473e830 DA |
391 | } |
392 | ||
393 | static int radeon_pmops_freeze(struct device *dev) | |
394 | { | |
395 | struct pci_dev *pdev = to_pci_dev(dev); | |
396 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
274ad65c | 397 | return radeon_suspend_kms(drm_dev, false, true, true); |
771fe6b9 JG |
398 | } |
399 | ||
7473e830 DA |
400 | static int radeon_pmops_thaw(struct device *dev) |
401 | { | |
402 | struct pci_dev *pdev = to_pci_dev(dev); | |
403 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
10ebc0bc DA |
404 | return radeon_resume_kms(drm_dev, false, true); |
405 | } | |
406 | ||
407 | static int radeon_pmops_runtime_suspend(struct device *dev) | |
408 | { | |
409 | struct pci_dev *pdev = to_pci_dev(dev); | |
410 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
411 | int ret; | |
412 | ||
90c4cde9 | 413 | if (!radeon_is_px(drm_dev)) { |
1d8eec8b DA |
414 | pm_runtime_forbid(dev); |
415 | return -EBUSY; | |
416 | } | |
9babd35a | 417 | |
10ebc0bc DA |
418 | drm_dev->switch_power_state = DRM_SWITCH_POWER_CHANGING; |
419 | drm_kms_helper_poll_disable(drm_dev); | |
420 | vga_switcheroo_set_dynamic_switch(pdev, VGA_SWITCHEROO_OFF); | |
421 | ||
274ad65c | 422 | ret = radeon_suspend_kms(drm_dev, false, false, false); |
10ebc0bc DA |
423 | pci_save_state(pdev); |
424 | pci_disable_device(pdev); | |
b440bde7 | 425 | pci_ignore_hotplug(pdev); |
31764c1e AD |
426 | if (radeon_is_atpx_hybrid()) |
427 | pci_set_power_state(pdev, PCI_D3cold); | |
84919992 | 428 | else if (!radeon_has_atpx_dgpu_power_cntl()) |
f7ea4189 | 429 | pci_set_power_state(pdev, PCI_D3hot); |
10ebc0bc DA |
430 | drm_dev->switch_power_state = DRM_SWITCH_POWER_DYNAMIC_OFF; |
431 | ||
432 | return 0; | |
433 | } | |
434 | ||
435 | static int radeon_pmops_runtime_resume(struct device *dev) | |
436 | { | |
437 | struct pci_dev *pdev = to_pci_dev(dev); | |
438 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
439 | int ret; | |
440 | ||
90c4cde9 | 441 | if (!radeon_is_px(drm_dev)) |
9babd35a AD |
442 | return -EINVAL; |
443 | ||
10ebc0bc DA |
444 | drm_dev->switch_power_state = DRM_SWITCH_POWER_CHANGING; |
445 | ||
84919992 AD |
446 | if (radeon_is_atpx_hybrid() || |
447 | !radeon_has_atpx_dgpu_power_cntl()) | |
448 | pci_set_power_state(pdev, PCI_D0); | |
10ebc0bc DA |
449 | pci_restore_state(pdev); |
450 | ret = pci_enable_device(pdev); | |
451 | if (ret) | |
452 | return ret; | |
453 | pci_set_master(pdev); | |
454 | ||
455 | ret = radeon_resume_kms(drm_dev, false, false); | |
456 | drm_kms_helper_poll_enable(drm_dev); | |
457 | vga_switcheroo_set_dynamic_switch(pdev, VGA_SWITCHEROO_ON); | |
458 | drm_dev->switch_power_state = DRM_SWITCH_POWER_ON; | |
459 | return 0; | |
460 | } | |
461 | ||
462 | static int radeon_pmops_runtime_idle(struct device *dev) | |
463 | { | |
464 | struct pci_dev *pdev = to_pci_dev(dev); | |
465 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
466 | struct drm_crtc *crtc; | |
467 | ||
90c4cde9 | 468 | if (!radeon_is_px(drm_dev)) { |
1d8eec8b | 469 | pm_runtime_forbid(dev); |
10ebc0bc DA |
470 | return -EBUSY; |
471 | } | |
472 | ||
473 | list_for_each_entry(crtc, &drm_dev->mode_config.crtc_list, head) { | |
474 | if (crtc->enabled) { | |
475 | DRM_DEBUG_DRIVER("failing to power off - crtc active\n"); | |
476 | return -EBUSY; | |
477 | } | |
478 | } | |
479 | ||
480 | pm_runtime_mark_last_busy(dev); | |
481 | pm_runtime_autosuspend(dev); | |
482 | /* we don't want the main rpm_idle to call suspend - we want to autosuspend */ | |
483 | return 1; | |
484 | } | |
485 | ||
486 | long radeon_drm_ioctl(struct file *filp, | |
487 | unsigned int cmd, unsigned long arg) | |
488 | { | |
489 | struct drm_file *file_priv = filp->private_data; | |
490 | struct drm_device *dev; | |
491 | long ret; | |
492 | dev = file_priv->minor->dev; | |
493 | ret = pm_runtime_get_sync(dev->dev); | |
494 | if (ret < 0) | |
495 | return ret; | |
496 | ||
497 | ret = drm_ioctl(filp, cmd, arg); | |
498 | ||
499 | pm_runtime_mark_last_busy(dev->dev); | |
500 | pm_runtime_put_autosuspend(dev->dev); | |
501 | return ret; | |
7473e830 DA |
502 | } |
503 | ||
504 | static const struct dev_pm_ops radeon_pm_ops = { | |
505 | .suspend = radeon_pmops_suspend, | |
506 | .resume = radeon_pmops_resume, | |
507 | .freeze = radeon_pmops_freeze, | |
508 | .thaw = radeon_pmops_thaw, | |
509 | .poweroff = radeon_pmops_freeze, | |
510 | .restore = radeon_pmops_resume, | |
10ebc0bc DA |
511 | .runtime_suspend = radeon_pmops_runtime_suspend, |
512 | .runtime_resume = radeon_pmops_runtime_resume, | |
513 | .runtime_idle = radeon_pmops_runtime_idle, | |
7473e830 DA |
514 | }; |
515 | ||
e08e96de AV |
516 | static const struct file_operations radeon_driver_kms_fops = { |
517 | .owner = THIS_MODULE, | |
518 | .open = drm_open, | |
519 | .release = drm_release, | |
10ebc0bc | 520 | .unlocked_ioctl = radeon_drm_ioctl, |
e08e96de AV |
521 | .mmap = radeon_mmap, |
522 | .poll = drm_poll, | |
e08e96de AV |
523 | .read = drm_read, |
524 | #ifdef CONFIG_COMPAT | |
525 | .compat_ioctl = radeon_kms_compat_ioctl, | |
526 | #endif | |
527 | }; | |
528 | ||
1bf6ad62 DV |
529 | static bool |
530 | radeon_get_crtc_scanout_position(struct drm_device *dev, unsigned int pipe, | |
531 | bool in_vblank_irq, int *vpos, int *hpos, | |
532 | ktime_t *stime, ktime_t *etime, | |
533 | const struct drm_display_mode *mode) | |
534 | { | |
535 | return radeon_get_crtc_scanoutpos(dev, pipe, 0, vpos, hpos, | |
536 | stime, etime, mode); | |
537 | } | |
538 | ||
771fe6b9 JG |
539 | static struct drm_driver kms_driver = { |
540 | .driver_features = | |
28185647 | 541 | DRIVER_USE_AGP | |
81e95697 | 542 | DRIVER_HAVE_IRQ | DRIVER_IRQ_SHARED | DRIVER_GEM | |
f33bcab9 | 543 | DRIVER_PRIME | DRIVER_RENDER, |
771fe6b9 | 544 | .load = radeon_driver_load_kms, |
771fe6b9 | 545 | .open = radeon_driver_open_kms, |
771fe6b9 JG |
546 | .postclose = radeon_driver_postclose_kms, |
547 | .lastclose = radeon_driver_lastclose_kms, | |
915b4d11 | 548 | .set_busid = drm_pci_set_busid, |
771fe6b9 | 549 | .unload = radeon_driver_unload_kms, |
771fe6b9 JG |
550 | .get_vblank_counter = radeon_get_vblank_counter_kms, |
551 | .enable_vblank = radeon_enable_vblank_kms, | |
552 | .disable_vblank = radeon_disable_vblank_kms, | |
1bf6ad62 DV |
553 | .get_vblank_timestamp = drm_calc_vbltimestamp_from_scanoutpos, |
554 | .get_scanout_position = radeon_get_crtc_scanout_position, | |
771fe6b9 JG |
555 | .irq_preinstall = radeon_driver_irq_preinstall_kms, |
556 | .irq_postinstall = radeon_driver_irq_postinstall_kms, | |
557 | .irq_uninstall = radeon_driver_irq_uninstall_kms, | |
558 | .irq_handler = radeon_driver_irq_handler_kms, | |
771fe6b9 | 559 | .ioctls = radeon_ioctls_kms, |
71cbf451 | 560 | .gem_free_object_unlocked = radeon_gem_object_free, |
721604a1 JG |
561 | .gem_open_object = radeon_gem_object_open, |
562 | .gem_close_object = radeon_gem_object_close, | |
ff72145b DA |
563 | .dumb_create = radeon_mode_dumb_create, |
564 | .dumb_map_offset = radeon_mode_dumb_mmap, | |
43387b37 | 565 | .dumb_destroy = drm_gem_dumb_destroy, |
e08e96de | 566 | .fops = &radeon_driver_kms_fops, |
40f5cf99 AD |
567 | |
568 | .prime_handle_to_fd = drm_gem_prime_handle_to_fd, | |
569 | .prime_fd_to_handle = drm_gem_prime_fd_to_handle, | |
f72a113a | 570 | .gem_prime_export = radeon_gem_prime_export, |
1e6d17a5 AP |
571 | .gem_prime_import = drm_gem_prime_import, |
572 | .gem_prime_pin = radeon_gem_prime_pin, | |
280cf211 | 573 | .gem_prime_unpin = radeon_gem_prime_unpin, |
3aac4502 | 574 | .gem_prime_res_obj = radeon_gem_prime_res_obj, |
1e6d17a5 AP |
575 | .gem_prime_get_sg_table = radeon_gem_prime_get_sg_table, |
576 | .gem_prime_import_sg_table = radeon_gem_prime_import_sg_table, | |
577 | .gem_prime_vmap = radeon_gem_prime_vmap, | |
578 | .gem_prime_vunmap = radeon_gem_prime_vunmap, | |
40f5cf99 | 579 | |
771fe6b9 JG |
580 | .name = DRIVER_NAME, |
581 | .desc = DRIVER_DESC, | |
582 | .date = DRIVER_DATE, | |
583 | .major = KMS_DRIVER_MAJOR, | |
584 | .minor = KMS_DRIVER_MINOR, | |
585 | .patchlevel = KMS_DRIVER_PATCHLEVEL, | |
586 | }; | |
771fe6b9 JG |
587 | |
588 | static struct drm_driver *driver; | |
8410ea3b DA |
589 | static struct pci_driver *pdriver; |
590 | ||
8410ea3b DA |
591 | static struct pci_driver radeon_kms_pci_driver = { |
592 | .name = DRIVER_NAME, | |
593 | .id_table = pciidlist, | |
594 | .probe = radeon_pci_probe, | |
595 | .remove = radeon_pci_remove, | |
a801abe4 | 596 | .shutdown = radeon_pci_shutdown, |
7473e830 | 597 | .driver.pm = &radeon_pm_ops, |
8410ea3b | 598 | }; |
771fe6b9 | 599 | |
1da177e4 LT |
600 | static int __init radeon_init(void) |
601 | { | |
e9ced8e0 DA |
602 | if (vgacon_text_force() && radeon_modeset == -1) { |
603 | DRM_INFO("VGACON disable radeon kernel modesetting.\n"); | |
604 | radeon_modeset = 0; | |
605 | } | |
e9ced8e0 DA |
606 | /* set to modesetting by default if not nomodeset */ |
607 | if (radeon_modeset == -1) | |
608 | radeon_modeset = 1; | |
609 | ||
771fe6b9 JG |
610 | if (radeon_modeset == 1) { |
611 | DRM_INFO("radeon kernel modesetting enabled.\n"); | |
612 | driver = &kms_driver; | |
8410ea3b | 613 | pdriver = &radeon_kms_pci_driver; |
771fe6b9 JG |
614 | driver->driver_features |= DRIVER_MODESET; |
615 | driver->num_ioctls = radeon_max_kms_ioctl; | |
6a9ee8af | 616 | radeon_register_atpx_handler(); |
14adc892 CK |
617 | |
618 | } else { | |
14adc892 CK |
619 | DRM_ERROR("No UMS support in radeon module!\n"); |
620 | return -EINVAL; | |
771fe6b9 | 621 | } |
14adc892 CK |
622 | |
623 | /* let modprobe override vga console setting */ | |
8410ea3b | 624 | return drm_pci_init(driver, pdriver); |
1da177e4 LT |
625 | } |
626 | ||
627 | static void __exit radeon_exit(void) | |
628 | { | |
e28740ec | 629 | radeon_kfd_fini(); |
8410ea3b | 630 | drm_pci_exit(driver, pdriver); |
6a9ee8af | 631 | radeon_unregister_atpx_handler(); |
1da177e4 LT |
632 | } |
633 | ||
176f613e | 634 | module_init(radeon_init); |
1da177e4 LT |
635 | module_exit(radeon_exit); |
636 | ||
b5e89ed5 DA |
637 | MODULE_AUTHOR(DRIVER_AUTHOR); |
638 | MODULE_DESCRIPTION(DRIVER_DESC); | |
1da177e4 | 639 | MODULE_LICENSE("GPL and additional rights"); |