Commit | Line | Data |
---|---|---|
771fe6b9 JG |
1 | /* |
2 | * Copyright 2008 Advanced Micro Devices, Inc. | |
3 | * Copyright 2008 Red Hat Inc. | |
4 | * Copyright 2009 Jerome Glisse. | |
5 | * | |
6 | * Permission is hereby granted, free of charge, to any person obtaining a | |
7 | * copy of this software and associated documentation files (the "Software"), | |
8 | * to deal in the Software without restriction, including without limitation | |
9 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
10 | * and/or sell copies of the Software, and to permit persons to whom the | |
11 | * Software is furnished to do so, subject to the following conditions: | |
12 | * | |
13 | * The above copyright notice and this permission notice shall be included in | |
14 | * all copies or substantial portions of the Software. | |
15 | * | |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
19 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR | |
20 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | |
21 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
22 | * OTHER DEALINGS IN THE SOFTWARE. | |
23 | * | |
24 | * Authors: Dave Airlie | |
25 | * Alex Deucher | |
26 | * Jerome Glisse | |
27 | */ | |
28 | #include <linux/console.h> | |
5a0e3ad6 | 29 | #include <linux/slab.h> |
771fe6b9 JG |
30 | #include <drm/drmP.h> |
31 | #include <drm/drm_crtc_helper.h> | |
32 | #include <drm/radeon_drm.h> | |
28d52043 | 33 | #include <linux/vgaarb.h> |
6a9ee8af | 34 | #include <linux/vga_switcheroo.h> |
bcc65fd8 | 35 | #include <linux/efi.h> |
771fe6b9 JG |
36 | #include "radeon_reg.h" |
37 | #include "radeon.h" | |
771fe6b9 JG |
38 | #include "atom.h" |
39 | ||
1b5331d9 JG |
40 | static const char radeon_family_name[][16] = { |
41 | "R100", | |
42 | "RV100", | |
43 | "RS100", | |
44 | "RV200", | |
45 | "RS200", | |
46 | "R200", | |
47 | "RV250", | |
48 | "RS300", | |
49 | "RV280", | |
50 | "R300", | |
51 | "R350", | |
52 | "RV350", | |
53 | "RV380", | |
54 | "R420", | |
55 | "R423", | |
56 | "RV410", | |
57 | "RS400", | |
58 | "RS480", | |
59 | "RS600", | |
60 | "RS690", | |
61 | "RS740", | |
62 | "RV515", | |
63 | "R520", | |
64 | "RV530", | |
65 | "RV560", | |
66 | "RV570", | |
67 | "R580", | |
68 | "R600", | |
69 | "RV610", | |
70 | "RV630", | |
71 | "RV670", | |
72 | "RV620", | |
73 | "RV635", | |
74 | "RS780", | |
75 | "RS880", | |
76 | "RV770", | |
77 | "RV730", | |
78 | "RV710", | |
79 | "RV740", | |
80 | "CEDAR", | |
81 | "REDWOOD", | |
82 | "JUNIPER", | |
83 | "CYPRESS", | |
84 | "HEMLOCK", | |
b08ebe7e | 85 | "PALM", |
4df64e65 AD |
86 | "SUMO", |
87 | "SUMO2", | |
1fe18305 AD |
88 | "BARTS", |
89 | "TURKS", | |
90 | "CAICOS", | |
b7cfc9fe | 91 | "CAYMAN", |
1b5331d9 JG |
92 | "LAST", |
93 | }; | |
94 | ||
b1e3a6d1 MD |
95 | /* |
96 | * Clear GPU surface registers. | |
97 | */ | |
3ce0a23d | 98 | void radeon_surface_init(struct radeon_device *rdev) |
b1e3a6d1 MD |
99 | { |
100 | /* FIXME: check this out */ | |
101 | if (rdev->family < CHIP_R600) { | |
102 | int i; | |
103 | ||
550e2d92 DA |
104 | for (i = 0; i < RADEON_GEM_MAX_SURFACES; i++) { |
105 | if (rdev->surface_regs[i].bo) | |
106 | radeon_bo_get_surface_reg(rdev->surface_regs[i].bo); | |
107 | else | |
108 | radeon_clear_surface_reg(rdev, i); | |
b1e3a6d1 | 109 | } |
e024e110 DA |
110 | /* enable surfaces */ |
111 | WREG32(RADEON_SURFACE_CNTL, 0); | |
b1e3a6d1 MD |
112 | } |
113 | } | |
114 | ||
771fe6b9 JG |
115 | /* |
116 | * GPU scratch registers helpers function. | |
117 | */ | |
3ce0a23d | 118 | void radeon_scratch_init(struct radeon_device *rdev) |
771fe6b9 JG |
119 | { |
120 | int i; | |
121 | ||
122 | /* FIXME: check this out */ | |
123 | if (rdev->family < CHIP_R300) { | |
124 | rdev->scratch.num_reg = 5; | |
125 | } else { | |
126 | rdev->scratch.num_reg = 7; | |
127 | } | |
724c80e1 | 128 | rdev->scratch.reg_base = RADEON_SCRATCH_REG0; |
771fe6b9 JG |
129 | for (i = 0; i < rdev->scratch.num_reg; i++) { |
130 | rdev->scratch.free[i] = true; | |
724c80e1 | 131 | rdev->scratch.reg[i] = rdev->scratch.reg_base + (i * 4); |
771fe6b9 JG |
132 | } |
133 | } | |
134 | ||
135 | int radeon_scratch_get(struct radeon_device *rdev, uint32_t *reg) | |
136 | { | |
137 | int i; | |
138 | ||
139 | for (i = 0; i < rdev->scratch.num_reg; i++) { | |
140 | if (rdev->scratch.free[i]) { | |
141 | rdev->scratch.free[i] = false; | |
142 | *reg = rdev->scratch.reg[i]; | |
143 | return 0; | |
144 | } | |
145 | } | |
146 | return -EINVAL; | |
147 | } | |
148 | ||
149 | void radeon_scratch_free(struct radeon_device *rdev, uint32_t reg) | |
150 | { | |
151 | int i; | |
152 | ||
153 | for (i = 0; i < rdev->scratch.num_reg; i++) { | |
154 | if (rdev->scratch.reg[i] == reg) { | |
155 | rdev->scratch.free[i] = true; | |
156 | return; | |
157 | } | |
158 | } | |
159 | } | |
160 | ||
724c80e1 AD |
161 | void radeon_wb_disable(struct radeon_device *rdev) |
162 | { | |
163 | int r; | |
164 | ||
165 | if (rdev->wb.wb_obj) { | |
166 | r = radeon_bo_reserve(rdev->wb.wb_obj, false); | |
167 | if (unlikely(r != 0)) | |
168 | return; | |
169 | radeon_bo_kunmap(rdev->wb.wb_obj); | |
170 | radeon_bo_unpin(rdev->wb.wb_obj); | |
171 | radeon_bo_unreserve(rdev->wb.wb_obj); | |
172 | } | |
173 | rdev->wb.enabled = false; | |
174 | } | |
175 | ||
176 | void radeon_wb_fini(struct radeon_device *rdev) | |
177 | { | |
178 | radeon_wb_disable(rdev); | |
179 | if (rdev->wb.wb_obj) { | |
180 | radeon_bo_unref(&rdev->wb.wb_obj); | |
181 | rdev->wb.wb = NULL; | |
182 | rdev->wb.wb_obj = NULL; | |
183 | } | |
184 | } | |
185 | ||
186 | int radeon_wb_init(struct radeon_device *rdev) | |
187 | { | |
188 | int r; | |
189 | ||
190 | if (rdev->wb.wb_obj == NULL) { | |
441921d5 | 191 | r = radeon_bo_create(rdev, RADEON_GPU_PAGE_SIZE, PAGE_SIZE, true, |
724c80e1 AD |
192 | RADEON_GEM_DOMAIN_GTT, &rdev->wb.wb_obj); |
193 | if (r) { | |
194 | dev_warn(rdev->dev, "(%d) create WB bo failed\n", r); | |
195 | return r; | |
196 | } | |
197 | } | |
198 | r = radeon_bo_reserve(rdev->wb.wb_obj, false); | |
199 | if (unlikely(r != 0)) { | |
200 | radeon_wb_fini(rdev); | |
201 | return r; | |
202 | } | |
203 | r = radeon_bo_pin(rdev->wb.wb_obj, RADEON_GEM_DOMAIN_GTT, | |
204 | &rdev->wb.gpu_addr); | |
205 | if (r) { | |
206 | radeon_bo_unreserve(rdev->wb.wb_obj); | |
207 | dev_warn(rdev->dev, "(%d) pin WB bo failed\n", r); | |
208 | radeon_wb_fini(rdev); | |
209 | return r; | |
210 | } | |
211 | r = radeon_bo_kmap(rdev->wb.wb_obj, (void **)&rdev->wb.wb); | |
212 | radeon_bo_unreserve(rdev->wb.wb_obj); | |
213 | if (r) { | |
214 | dev_warn(rdev->dev, "(%d) map WB bo failed\n", r); | |
215 | radeon_wb_fini(rdev); | |
216 | return r; | |
217 | } | |
218 | ||
e6ba7599 AD |
219 | /* clear wb memory */ |
220 | memset((char *)rdev->wb.wb, 0, RADEON_GPU_PAGE_SIZE); | |
d0f8a854 AD |
221 | /* disable event_write fences */ |
222 | rdev->wb.use_event = false; | |
724c80e1 AD |
223 | /* disabled via module param */ |
224 | if (radeon_no_wb == 1) | |
225 | rdev->wb.enabled = false; | |
226 | else { | |
227 | /* often unreliable on AGP */ | |
228 | if (rdev->flags & RADEON_IS_AGP) { | |
229 | rdev->wb.enabled = false; | |
d0f8a854 | 230 | } else { |
724c80e1 | 231 | rdev->wb.enabled = true; |
d0f8a854 AD |
232 | /* event_write fences are only available on r600+ */ |
233 | if (rdev->family >= CHIP_R600) | |
234 | rdev->wb.use_event = true; | |
235 | } | |
724c80e1 | 236 | } |
7d52785d AD |
237 | /* always use writeback/events on NI */ |
238 | if (ASIC_IS_DCE5(rdev)) { | |
239 | rdev->wb.enabled = true; | |
240 | rdev->wb.use_event = true; | |
241 | } | |
724c80e1 AD |
242 | |
243 | dev_info(rdev->dev, "WB %sabled\n", rdev->wb.enabled ? "en" : "dis"); | |
244 | ||
245 | return 0; | |
246 | } | |
247 | ||
d594e46a JG |
248 | /** |
249 | * radeon_vram_location - try to find VRAM location | |
250 | * @rdev: radeon device structure holding all necessary informations | |
251 | * @mc: memory controller structure holding memory informations | |
252 | * @base: base address at which to put VRAM | |
253 | * | |
254 | * Function will place try to place VRAM at base address provided | |
255 | * as parameter (which is so far either PCI aperture address or | |
256 | * for IGP TOM base address). | |
257 | * | |
258 | * If there is not enough space to fit the unvisible VRAM in the 32bits | |
259 | * address space then we limit the VRAM size to the aperture. | |
260 | * | |
261 | * If we are using AGP and if the AGP aperture doesn't allow us to have | |
262 | * room for all the VRAM than we restrict the VRAM to the PCI aperture | |
263 | * size and print a warning. | |
264 | * | |
265 | * This function will never fails, worst case are limiting VRAM. | |
266 | * | |
267 | * Note: GTT start, end, size should be initialized before calling this | |
268 | * function on AGP platform. | |
269 | * | |
25985edc | 270 | * Note: We don't explicitly enforce VRAM start to be aligned on VRAM size, |
d594e46a JG |
271 | * this shouldn't be a problem as we are using the PCI aperture as a reference. |
272 | * Otherwise this would be needed for rv280, all r3xx, and all r4xx, but | |
273 | * not IGP. | |
274 | * | |
275 | * Note: we use mc_vram_size as on some board we need to program the mc to | |
276 | * cover the whole aperture even if VRAM size is inferior to aperture size | |
277 | * Novell bug 204882 + along with lots of ubuntu ones | |
278 | * | |
279 | * Note: when limiting vram it's safe to overwritte real_vram_size because | |
280 | * we are not in case where real_vram_size is inferior to mc_vram_size (ie | |
281 | * note afected by bogus hw of Novell bug 204882 + along with lots of ubuntu | |
282 | * ones) | |
283 | * | |
284 | * Note: IGP TOM addr should be the same as the aperture addr, we don't | |
285 | * explicitly check for that thought. | |
286 | * | |
287 | * FIXME: when reducing VRAM size align new size on power of 2. | |
771fe6b9 | 288 | */ |
d594e46a | 289 | void radeon_vram_location(struct radeon_device *rdev, struct radeon_mc *mc, u64 base) |
771fe6b9 | 290 | { |
d594e46a JG |
291 | mc->vram_start = base; |
292 | if (mc->mc_vram_size > (0xFFFFFFFF - base + 1)) { | |
293 | dev_warn(rdev->dev, "limiting VRAM to PCI aperture size\n"); | |
294 | mc->real_vram_size = mc->aper_size; | |
295 | mc->mc_vram_size = mc->aper_size; | |
296 | } | |
297 | mc->vram_end = mc->vram_start + mc->mc_vram_size - 1; | |
2cbeb4ef | 298 | if (rdev->flags & RADEON_IS_AGP && mc->vram_end > mc->gtt_start && mc->vram_start <= mc->gtt_end) { |
d594e46a JG |
299 | dev_warn(rdev->dev, "limiting VRAM to PCI aperture size\n"); |
300 | mc->real_vram_size = mc->aper_size; | |
301 | mc->mc_vram_size = mc->aper_size; | |
302 | } | |
303 | mc->vram_end = mc->vram_start + mc->mc_vram_size - 1; | |
ba95c45a MD |
304 | if (radeon_vram_limit && radeon_vram_limit < mc->real_vram_size) |
305 | mc->real_vram_size = radeon_vram_limit; | |
dd7cc55a | 306 | dev_info(rdev->dev, "VRAM: %lluM 0x%016llX - 0x%016llX (%lluM used)\n", |
d594e46a JG |
307 | mc->mc_vram_size >> 20, mc->vram_start, |
308 | mc->vram_end, mc->real_vram_size >> 20); | |
309 | } | |
771fe6b9 | 310 | |
d594e46a JG |
311 | /** |
312 | * radeon_gtt_location - try to find GTT location | |
313 | * @rdev: radeon device structure holding all necessary informations | |
314 | * @mc: memory controller structure holding memory informations | |
315 | * | |
316 | * Function will place try to place GTT before or after VRAM. | |
317 | * | |
318 | * If GTT size is bigger than space left then we ajust GTT size. | |
319 | * Thus function will never fails. | |
320 | * | |
321 | * FIXME: when reducing GTT size align new size on power of 2. | |
322 | */ | |
323 | void radeon_gtt_location(struct radeon_device *rdev, struct radeon_mc *mc) | |
324 | { | |
325 | u64 size_af, size_bf; | |
326 | ||
8d369bb1 AD |
327 | size_af = ((0xFFFFFFFF - mc->vram_end) + mc->gtt_base_align) & ~mc->gtt_base_align; |
328 | size_bf = mc->vram_start & ~mc->gtt_base_align; | |
d594e46a JG |
329 | if (size_bf > size_af) { |
330 | if (mc->gtt_size > size_bf) { | |
331 | dev_warn(rdev->dev, "limiting GTT\n"); | |
332 | mc->gtt_size = size_bf; | |
771fe6b9 | 333 | } |
8d369bb1 | 334 | mc->gtt_start = (mc->vram_start & ~mc->gtt_base_align) - mc->gtt_size; |
771fe6b9 | 335 | } else { |
d594e46a JG |
336 | if (mc->gtt_size > size_af) { |
337 | dev_warn(rdev->dev, "limiting GTT\n"); | |
338 | mc->gtt_size = size_af; | |
339 | } | |
8d369bb1 | 340 | mc->gtt_start = (mc->vram_end + 1 + mc->gtt_base_align) & ~mc->gtt_base_align; |
771fe6b9 | 341 | } |
d594e46a | 342 | mc->gtt_end = mc->gtt_start + mc->gtt_size - 1; |
dd7cc55a | 343 | dev_info(rdev->dev, "GTT: %lluM 0x%016llX - 0x%016llX\n", |
d594e46a | 344 | mc->gtt_size >> 20, mc->gtt_start, mc->gtt_end); |
771fe6b9 JG |
345 | } |
346 | ||
771fe6b9 JG |
347 | /* |
348 | * GPU helpers function. | |
349 | */ | |
9f022ddf | 350 | bool radeon_card_posted(struct radeon_device *rdev) |
771fe6b9 JG |
351 | { |
352 | uint32_t reg; | |
353 | ||
bcc65fd8 MG |
354 | if (efi_enabled && rdev->pdev->subsystem_vendor == PCI_VENDOR_ID_APPLE) |
355 | return false; | |
356 | ||
771fe6b9 | 357 | /* first check CRTCs */ |
18007401 AD |
358 | if (ASIC_IS_DCE41(rdev)) { |
359 | reg = RREG32(EVERGREEN_CRTC_CONTROL + EVERGREEN_CRTC0_REGISTER_OFFSET) | | |
360 | RREG32(EVERGREEN_CRTC_CONTROL + EVERGREEN_CRTC1_REGISTER_OFFSET); | |
361 | if (reg & EVERGREEN_CRTC_MASTER_EN) | |
362 | return true; | |
363 | } else if (ASIC_IS_DCE4(rdev)) { | |
bcc1c2a1 AD |
364 | reg = RREG32(EVERGREEN_CRTC_CONTROL + EVERGREEN_CRTC0_REGISTER_OFFSET) | |
365 | RREG32(EVERGREEN_CRTC_CONTROL + EVERGREEN_CRTC1_REGISTER_OFFSET) | | |
366 | RREG32(EVERGREEN_CRTC_CONTROL + EVERGREEN_CRTC2_REGISTER_OFFSET) | | |
367 | RREG32(EVERGREEN_CRTC_CONTROL + EVERGREEN_CRTC3_REGISTER_OFFSET) | | |
368 | RREG32(EVERGREEN_CRTC_CONTROL + EVERGREEN_CRTC4_REGISTER_OFFSET) | | |
369 | RREG32(EVERGREEN_CRTC_CONTROL + EVERGREEN_CRTC5_REGISTER_OFFSET); | |
370 | if (reg & EVERGREEN_CRTC_MASTER_EN) | |
371 | return true; | |
372 | } else if (ASIC_IS_AVIVO(rdev)) { | |
771fe6b9 JG |
373 | reg = RREG32(AVIVO_D1CRTC_CONTROL) | |
374 | RREG32(AVIVO_D2CRTC_CONTROL); | |
375 | if (reg & AVIVO_CRTC_EN) { | |
376 | return true; | |
377 | } | |
378 | } else { | |
379 | reg = RREG32(RADEON_CRTC_GEN_CNTL) | | |
380 | RREG32(RADEON_CRTC2_GEN_CNTL); | |
381 | if (reg & RADEON_CRTC_EN) { | |
382 | return true; | |
383 | } | |
384 | } | |
385 | ||
386 | /* then check MEM_SIZE, in case the crtcs are off */ | |
387 | if (rdev->family >= CHIP_R600) | |
388 | reg = RREG32(R600_CONFIG_MEMSIZE); | |
389 | else | |
390 | reg = RREG32(RADEON_CONFIG_MEMSIZE); | |
391 | ||
392 | if (reg) | |
393 | return true; | |
394 | ||
395 | return false; | |
396 | ||
397 | } | |
398 | ||
f47299c5 AD |
399 | void radeon_update_bandwidth_info(struct radeon_device *rdev) |
400 | { | |
401 | fixed20_12 a; | |
8807286e AD |
402 | u32 sclk = rdev->pm.current_sclk; |
403 | u32 mclk = rdev->pm.current_mclk; | |
f47299c5 | 404 | |
8807286e AD |
405 | /* sclk/mclk in Mhz */ |
406 | a.full = dfixed_const(100); | |
407 | rdev->pm.sclk.full = dfixed_const(sclk); | |
408 | rdev->pm.sclk.full = dfixed_div(rdev->pm.sclk, a); | |
409 | rdev->pm.mclk.full = dfixed_const(mclk); | |
410 | rdev->pm.mclk.full = dfixed_div(rdev->pm.mclk, a); | |
f47299c5 | 411 | |
8807286e | 412 | if (rdev->flags & RADEON_IS_IGP) { |
68adac5e | 413 | a.full = dfixed_const(16); |
f47299c5 | 414 | /* core_bandwidth = sclk(Mhz) * 16 */ |
68adac5e | 415 | rdev->pm.core_bandwidth.full = dfixed_div(rdev->pm.sclk, a); |
f47299c5 AD |
416 | } |
417 | } | |
418 | ||
72542d77 DA |
419 | bool radeon_boot_test_post_card(struct radeon_device *rdev) |
420 | { | |
421 | if (radeon_card_posted(rdev)) | |
422 | return true; | |
423 | ||
424 | if (rdev->bios) { | |
425 | DRM_INFO("GPU not posted. posting now...\n"); | |
426 | if (rdev->is_atom_bios) | |
427 | atom_asic_init(rdev->mode_info.atom_context); | |
428 | else | |
429 | radeon_combios_asic_init(rdev->ddev); | |
430 | return true; | |
431 | } else { | |
432 | dev_err(rdev->dev, "Card not posted and no BIOS - ignoring\n"); | |
433 | return false; | |
434 | } | |
435 | } | |
436 | ||
3ce0a23d JG |
437 | int radeon_dummy_page_init(struct radeon_device *rdev) |
438 | { | |
82568565 DA |
439 | if (rdev->dummy_page.page) |
440 | return 0; | |
3ce0a23d JG |
441 | rdev->dummy_page.page = alloc_page(GFP_DMA32 | GFP_KERNEL | __GFP_ZERO); |
442 | if (rdev->dummy_page.page == NULL) | |
443 | return -ENOMEM; | |
444 | rdev->dummy_page.addr = pci_map_page(rdev->pdev, rdev->dummy_page.page, | |
445 | 0, PAGE_SIZE, PCI_DMA_BIDIRECTIONAL); | |
a30f6fb7 BH |
446 | if (pci_dma_mapping_error(rdev->pdev, rdev->dummy_page.addr)) { |
447 | dev_err(&rdev->pdev->dev, "Failed to DMA MAP the dummy page\n"); | |
3ce0a23d JG |
448 | __free_page(rdev->dummy_page.page); |
449 | rdev->dummy_page.page = NULL; | |
450 | return -ENOMEM; | |
451 | } | |
452 | return 0; | |
453 | } | |
454 | ||
455 | void radeon_dummy_page_fini(struct radeon_device *rdev) | |
456 | { | |
457 | if (rdev->dummy_page.page == NULL) | |
458 | return; | |
459 | pci_unmap_page(rdev->pdev, rdev->dummy_page.addr, | |
460 | PAGE_SIZE, PCI_DMA_BIDIRECTIONAL); | |
461 | __free_page(rdev->dummy_page.page); | |
462 | rdev->dummy_page.page = NULL; | |
463 | } | |
464 | ||
771fe6b9 | 465 | |
771fe6b9 JG |
466 | /* ATOM accessor methods */ |
467 | static uint32_t cail_pll_read(struct card_info *info, uint32_t reg) | |
468 | { | |
469 | struct radeon_device *rdev = info->dev->dev_private; | |
470 | uint32_t r; | |
471 | ||
472 | r = rdev->pll_rreg(rdev, reg); | |
473 | return r; | |
474 | } | |
475 | ||
476 | static void cail_pll_write(struct card_info *info, uint32_t reg, uint32_t val) | |
477 | { | |
478 | struct radeon_device *rdev = info->dev->dev_private; | |
479 | ||
480 | rdev->pll_wreg(rdev, reg, val); | |
481 | } | |
482 | ||
483 | static uint32_t cail_mc_read(struct card_info *info, uint32_t reg) | |
484 | { | |
485 | struct radeon_device *rdev = info->dev->dev_private; | |
486 | uint32_t r; | |
487 | ||
488 | r = rdev->mc_rreg(rdev, reg); | |
489 | return r; | |
490 | } | |
491 | ||
492 | static void cail_mc_write(struct card_info *info, uint32_t reg, uint32_t val) | |
493 | { | |
494 | struct radeon_device *rdev = info->dev->dev_private; | |
495 | ||
496 | rdev->mc_wreg(rdev, reg, val); | |
497 | } | |
498 | ||
499 | static void cail_reg_write(struct card_info *info, uint32_t reg, uint32_t val) | |
500 | { | |
501 | struct radeon_device *rdev = info->dev->dev_private; | |
502 | ||
503 | WREG32(reg*4, val); | |
504 | } | |
505 | ||
506 | static uint32_t cail_reg_read(struct card_info *info, uint32_t reg) | |
507 | { | |
508 | struct radeon_device *rdev = info->dev->dev_private; | |
509 | uint32_t r; | |
510 | ||
511 | r = RREG32(reg*4); | |
512 | return r; | |
513 | } | |
514 | ||
351a52a2 AD |
515 | static void cail_ioreg_write(struct card_info *info, uint32_t reg, uint32_t val) |
516 | { | |
517 | struct radeon_device *rdev = info->dev->dev_private; | |
518 | ||
519 | WREG32_IO(reg*4, val); | |
520 | } | |
521 | ||
522 | static uint32_t cail_ioreg_read(struct card_info *info, uint32_t reg) | |
523 | { | |
524 | struct radeon_device *rdev = info->dev->dev_private; | |
525 | uint32_t r; | |
526 | ||
527 | r = RREG32_IO(reg*4); | |
528 | return r; | |
529 | } | |
530 | ||
771fe6b9 JG |
531 | int radeon_atombios_init(struct radeon_device *rdev) |
532 | { | |
61c4b24b MF |
533 | struct card_info *atom_card_info = |
534 | kzalloc(sizeof(struct card_info), GFP_KERNEL); | |
535 | ||
536 | if (!atom_card_info) | |
537 | return -ENOMEM; | |
538 | ||
539 | rdev->mode_info.atom_card_info = atom_card_info; | |
540 | atom_card_info->dev = rdev->ddev; | |
541 | atom_card_info->reg_read = cail_reg_read; | |
542 | atom_card_info->reg_write = cail_reg_write; | |
351a52a2 AD |
543 | /* needed for iio ops */ |
544 | if (rdev->rio_mem) { | |
545 | atom_card_info->ioreg_read = cail_ioreg_read; | |
546 | atom_card_info->ioreg_write = cail_ioreg_write; | |
547 | } else { | |
548 | DRM_ERROR("Unable to find PCI I/O BAR; using MMIO for ATOM IIO\n"); | |
549 | atom_card_info->ioreg_read = cail_reg_read; | |
550 | atom_card_info->ioreg_write = cail_reg_write; | |
551 | } | |
61c4b24b MF |
552 | atom_card_info->mc_read = cail_mc_read; |
553 | atom_card_info->mc_write = cail_mc_write; | |
554 | atom_card_info->pll_read = cail_pll_read; | |
555 | atom_card_info->pll_write = cail_pll_write; | |
556 | ||
557 | rdev->mode_info.atom_context = atom_parse(atom_card_info, rdev->bios); | |
c31ad97f | 558 | mutex_init(&rdev->mode_info.atom_context->mutex); |
771fe6b9 | 559 | radeon_atom_initialize_bios_scratch_regs(rdev->ddev); |
d904ef9b | 560 | atom_allocate_fb_scratch(rdev->mode_info.atom_context); |
771fe6b9 JG |
561 | return 0; |
562 | } | |
563 | ||
564 | void radeon_atombios_fini(struct radeon_device *rdev) | |
565 | { | |
4a04a844 JG |
566 | if (rdev->mode_info.atom_context) { |
567 | kfree(rdev->mode_info.atom_context->scratch); | |
568 | kfree(rdev->mode_info.atom_context); | |
569 | } | |
61c4b24b | 570 | kfree(rdev->mode_info.atom_card_info); |
771fe6b9 JG |
571 | } |
572 | ||
573 | int radeon_combios_init(struct radeon_device *rdev) | |
574 | { | |
575 | radeon_combios_initialize_bios_scratch_regs(rdev->ddev); | |
576 | return 0; | |
577 | } | |
578 | ||
579 | void radeon_combios_fini(struct radeon_device *rdev) | |
580 | { | |
581 | } | |
582 | ||
28d52043 DA |
583 | /* if we get transitioned to only one device, tak VGA back */ |
584 | static unsigned int radeon_vga_set_decode(void *cookie, bool state) | |
585 | { | |
586 | struct radeon_device *rdev = cookie; | |
28d52043 DA |
587 | radeon_vga_set_state(rdev, state); |
588 | if (state) | |
589 | return VGA_RSRC_LEGACY_IO | VGA_RSRC_LEGACY_MEM | | |
590 | VGA_RSRC_NORMAL_IO | VGA_RSRC_NORMAL_MEM; | |
591 | else | |
592 | return VGA_RSRC_NORMAL_IO | VGA_RSRC_NORMAL_MEM; | |
593 | } | |
c1176d6f | 594 | |
36421338 JG |
595 | void radeon_check_arguments(struct radeon_device *rdev) |
596 | { | |
597 | /* vramlimit must be a power of two */ | |
598 | switch (radeon_vram_limit) { | |
599 | case 0: | |
600 | case 4: | |
601 | case 8: | |
602 | case 16: | |
603 | case 32: | |
604 | case 64: | |
605 | case 128: | |
606 | case 256: | |
607 | case 512: | |
608 | case 1024: | |
609 | case 2048: | |
610 | case 4096: | |
611 | break; | |
612 | default: | |
613 | dev_warn(rdev->dev, "vram limit (%d) must be a power of 2\n", | |
614 | radeon_vram_limit); | |
615 | radeon_vram_limit = 0; | |
616 | break; | |
617 | } | |
618 | radeon_vram_limit = radeon_vram_limit << 20; | |
619 | /* gtt size must be power of two and greater or equal to 32M */ | |
620 | switch (radeon_gart_size) { | |
621 | case 4: | |
622 | case 8: | |
623 | case 16: | |
624 | dev_warn(rdev->dev, "gart size (%d) too small forcing to 512M\n", | |
625 | radeon_gart_size); | |
626 | radeon_gart_size = 512; | |
627 | break; | |
628 | case 32: | |
629 | case 64: | |
630 | case 128: | |
631 | case 256: | |
632 | case 512: | |
633 | case 1024: | |
634 | case 2048: | |
635 | case 4096: | |
636 | break; | |
637 | default: | |
638 | dev_warn(rdev->dev, "gart size (%d) must be a power of 2\n", | |
639 | radeon_gart_size); | |
640 | radeon_gart_size = 512; | |
641 | break; | |
642 | } | |
643 | rdev->mc.gtt_size = radeon_gart_size * 1024 * 1024; | |
644 | /* AGP mode can only be -1, 1, 2, 4, 8 */ | |
645 | switch (radeon_agpmode) { | |
646 | case -1: | |
647 | case 0: | |
648 | case 1: | |
649 | case 2: | |
650 | case 4: | |
651 | case 8: | |
652 | break; | |
653 | default: | |
654 | dev_warn(rdev->dev, "invalid AGP mode %d (valid mode: " | |
655 | "-1, 0, 1, 2, 4, 8)\n", radeon_agpmode); | |
656 | radeon_agpmode = 0; | |
657 | break; | |
658 | } | |
659 | } | |
660 | ||
6a9ee8af DA |
661 | static void radeon_switcheroo_set_state(struct pci_dev *pdev, enum vga_switcheroo_state state) |
662 | { | |
663 | struct drm_device *dev = pci_get_drvdata(pdev); | |
6a9ee8af DA |
664 | pm_message_t pmm = { .event = PM_EVENT_SUSPEND }; |
665 | if (state == VGA_SWITCHEROO_ON) { | |
666 | printk(KERN_INFO "radeon: switched on\n"); | |
667 | /* don't suspend or resume card normally */ | |
5bcf719b | 668 | dev->switch_power_state = DRM_SWITCH_POWER_CHANGING; |
6a9ee8af | 669 | radeon_resume_kms(dev); |
5bcf719b | 670 | dev->switch_power_state = DRM_SWITCH_POWER_ON; |
fbf81762 | 671 | drm_kms_helper_poll_enable(dev); |
6a9ee8af DA |
672 | } else { |
673 | printk(KERN_INFO "radeon: switched off\n"); | |
fbf81762 | 674 | drm_kms_helper_poll_disable(dev); |
5bcf719b | 675 | dev->switch_power_state = DRM_SWITCH_POWER_CHANGING; |
6a9ee8af | 676 | radeon_suspend_kms(dev, pmm); |
5bcf719b | 677 | dev->switch_power_state = DRM_SWITCH_POWER_OFF; |
6a9ee8af DA |
678 | } |
679 | } | |
680 | ||
681 | static bool radeon_switcheroo_can_switch(struct pci_dev *pdev) | |
682 | { | |
683 | struct drm_device *dev = pci_get_drvdata(pdev); | |
684 | bool can_switch; | |
685 | ||
686 | spin_lock(&dev->count_lock); | |
687 | can_switch = (dev->open_count == 0); | |
688 | spin_unlock(&dev->count_lock); | |
689 | return can_switch; | |
690 | } | |
691 | ||
692 | ||
771fe6b9 JG |
693 | int radeon_device_init(struct radeon_device *rdev, |
694 | struct drm_device *ddev, | |
695 | struct pci_dev *pdev, | |
696 | uint32_t flags) | |
697 | { | |
351a52a2 | 698 | int r, i; |
ad49f501 | 699 | int dma_bits; |
771fe6b9 | 700 | |
771fe6b9 | 701 | rdev->shutdown = false; |
9f022ddf | 702 | rdev->dev = &pdev->dev; |
771fe6b9 JG |
703 | rdev->ddev = ddev; |
704 | rdev->pdev = pdev; | |
705 | rdev->flags = flags; | |
706 | rdev->family = flags & RADEON_FAMILY_MASK; | |
707 | rdev->is_atom_bios = false; | |
708 | rdev->usec_timeout = RADEON_MAX_USEC_TIMEOUT; | |
709 | rdev->mc.gtt_size = radeon_gart_size * 1024 * 1024; | |
710 | rdev->gpu_lockup = false; | |
733289c2 | 711 | rdev->accel_working = false; |
1b5331d9 | 712 | |
d522d9cc TR |
713 | DRM_INFO("initializing kernel modesetting (%s 0x%04X:0x%04X 0x%04X:0x%04X).\n", |
714 | radeon_family_name[rdev->family], pdev->vendor, pdev->device, | |
715 | pdev->subsystem_vendor, pdev->subsystem_device); | |
1b5331d9 | 716 | |
771fe6b9 JG |
717 | /* mutex initialization are all done here so we |
718 | * can recall function without having locking issues */ | |
719 | mutex_init(&rdev->cs_mutex); | |
720 | mutex_init(&rdev->ib_pool.mutex); | |
721 | mutex_init(&rdev->cp.mutex); | |
40bacf16 | 722 | mutex_init(&rdev->dc_hw_i2c_mutex); |
d8f60cfc AD |
723 | if (rdev->family >= CHIP_R600) |
724 | spin_lock_init(&rdev->ih.lock); | |
4c788679 | 725 | mutex_init(&rdev->gem.mutex); |
c913e23a | 726 | mutex_init(&rdev->pm.mutex); |
5876dd24 | 727 | mutex_init(&rdev->vram_mutex); |
771fe6b9 | 728 | rwlock_init(&rdev->fence_drv.lock); |
9f022ddf | 729 | INIT_LIST_HEAD(&rdev->gem.objects); |
73a6d3fc | 730 | init_waitqueue_head(&rdev->irq.vblank_queue); |
2031f77c | 731 | init_waitqueue_head(&rdev->irq.idle_queue); |
771fe6b9 | 732 | |
4aac0473 JG |
733 | /* Set asic functions */ |
734 | r = radeon_asic_init(rdev); | |
36421338 | 735 | if (r) |
4aac0473 | 736 | return r; |
36421338 | 737 | radeon_check_arguments(rdev); |
4aac0473 | 738 | |
f95df9ca AD |
739 | /* all of the newer IGP chips have an internal gart |
740 | * However some rs4xx report as AGP, so remove that here. | |
741 | */ | |
742 | if ((rdev->family >= CHIP_RS400) && | |
743 | (rdev->flags & RADEON_IS_IGP)) { | |
744 | rdev->flags &= ~RADEON_IS_AGP; | |
745 | } | |
746 | ||
30256a3f | 747 | if (rdev->flags & RADEON_IS_AGP && radeon_agpmode == -1) { |
b574f251 | 748 | radeon_agp_disable(rdev); |
771fe6b9 JG |
749 | } |
750 | ||
ad49f501 DA |
751 | /* set DMA mask + need_dma32 flags. |
752 | * PCIE - can handle 40-bits. | |
005a83f1 | 753 | * IGP - can handle 40-bits |
ad49f501 | 754 | * AGP - generally dma32 is safest |
005a83f1 | 755 | * PCI - dma32 for legacy pci gart, 40 bits on newer asics |
ad49f501 DA |
756 | */ |
757 | rdev->need_dma32 = false; | |
758 | if (rdev->flags & RADEON_IS_AGP) | |
759 | rdev->need_dma32 = true; | |
005a83f1 AD |
760 | if ((rdev->flags & RADEON_IS_PCI) && |
761 | (rdev->family < CHIP_RS400)) | |
ad49f501 DA |
762 | rdev->need_dma32 = true; |
763 | ||
764 | dma_bits = rdev->need_dma32 ? 32 : 40; | |
765 | r = pci_set_dma_mask(rdev->pdev, DMA_BIT_MASK(dma_bits)); | |
771fe6b9 | 766 | if (r) { |
62fff811 | 767 | rdev->need_dma32 = true; |
771fe6b9 JG |
768 | printk(KERN_WARNING "radeon: No suitable DMA available.\n"); |
769 | } | |
770 | ||
771 | /* Registers mapping */ | |
772 | /* TODO: block userspace mapping of io register */ | |
01d73a69 JC |
773 | rdev->rmmio_base = pci_resource_start(rdev->pdev, 2); |
774 | rdev->rmmio_size = pci_resource_len(rdev->pdev, 2); | |
771fe6b9 JG |
775 | rdev->rmmio = ioremap(rdev->rmmio_base, rdev->rmmio_size); |
776 | if (rdev->rmmio == NULL) { | |
777 | return -ENOMEM; | |
778 | } | |
779 | DRM_INFO("register mmio base: 0x%08X\n", (uint32_t)rdev->rmmio_base); | |
780 | DRM_INFO("register mmio size: %u\n", (unsigned)rdev->rmmio_size); | |
781 | ||
351a52a2 AD |
782 | /* io port mapping */ |
783 | for (i = 0; i < DEVICE_COUNT_RESOURCE; i++) { | |
784 | if (pci_resource_flags(rdev->pdev, i) & IORESOURCE_IO) { | |
785 | rdev->rio_mem_size = pci_resource_len(rdev->pdev, i); | |
786 | rdev->rio_mem = pci_iomap(rdev->pdev, i, rdev->rio_mem_size); | |
787 | break; | |
788 | } | |
789 | } | |
790 | if (rdev->rio_mem == NULL) | |
791 | DRM_ERROR("Unable to find PCI I/O BAR\n"); | |
792 | ||
28d52043 | 793 | /* if we have > 1 VGA cards, then disable the radeon VGA resources */ |
93239ea1 DA |
794 | /* this will fail for cards that aren't VGA class devices, just |
795 | * ignore it */ | |
796 | vga_client_register(rdev->pdev, rdev, NULL, radeon_vga_set_decode); | |
6a9ee8af DA |
797 | vga_switcheroo_register_client(rdev->pdev, |
798 | radeon_switcheroo_set_state, | |
8d608aa6 | 799 | NULL, |
6a9ee8af | 800 | radeon_switcheroo_can_switch); |
28d52043 | 801 | |
3ce0a23d | 802 | r = radeon_init(rdev); |
b574f251 | 803 | if (r) |
3ce0a23d | 804 | return r; |
3ce0a23d | 805 | |
b574f251 JG |
806 | if (rdev->flags & RADEON_IS_AGP && !rdev->accel_working) { |
807 | /* Acceleration not working on AGP card try again | |
808 | * with fallback to PCI or PCIE GART | |
809 | */ | |
a2d07b74 | 810 | radeon_asic_reset(rdev); |
b574f251 JG |
811 | radeon_fini(rdev); |
812 | radeon_agp_disable(rdev); | |
813 | r = radeon_init(rdev); | |
4aac0473 JG |
814 | if (r) |
815 | return r; | |
771fe6b9 | 816 | } |
ecc0b326 MD |
817 | if (radeon_testing) { |
818 | radeon_test_moves(rdev); | |
819 | } | |
771fe6b9 | 820 | if (radeon_benchmarking) { |
638dd7db | 821 | radeon_benchmark(rdev, radeon_benchmarking); |
771fe6b9 | 822 | } |
6cf8a3f5 | 823 | return 0; |
771fe6b9 JG |
824 | } |
825 | ||
826 | void radeon_device_fini(struct radeon_device *rdev) | |
827 | { | |
771fe6b9 JG |
828 | DRM_INFO("radeon: finishing device.\n"); |
829 | rdev->shutdown = true; | |
90aca4d2 JG |
830 | /* evict vram memory */ |
831 | radeon_bo_evict_vram(rdev); | |
62a8ea3f | 832 | radeon_fini(rdev); |
6a9ee8af | 833 | vga_switcheroo_unregister_client(rdev->pdev); |
c1176d6f | 834 | vga_client_register(rdev->pdev, NULL, NULL, NULL); |
e0a2ca73 AD |
835 | if (rdev->rio_mem) |
836 | pci_iounmap(rdev->pdev, rdev->rio_mem); | |
351a52a2 | 837 | rdev->rio_mem = NULL; |
771fe6b9 JG |
838 | iounmap(rdev->rmmio); |
839 | rdev->rmmio = NULL; | |
840 | } | |
841 | ||
842 | ||
843 | /* | |
844 | * Suspend & resume. | |
845 | */ | |
846 | int radeon_suspend_kms(struct drm_device *dev, pm_message_t state) | |
847 | { | |
875c1866 | 848 | struct radeon_device *rdev; |
771fe6b9 | 849 | struct drm_crtc *crtc; |
d8dcaa1d | 850 | struct drm_connector *connector; |
4c788679 | 851 | int r; |
771fe6b9 | 852 | |
875c1866 | 853 | if (dev == NULL || dev->dev_private == NULL) { |
771fe6b9 JG |
854 | return -ENODEV; |
855 | } | |
856 | if (state.event == PM_EVENT_PRETHAW) { | |
857 | return 0; | |
858 | } | |
875c1866 DJ |
859 | rdev = dev->dev_private; |
860 | ||
5bcf719b | 861 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
6a9ee8af | 862 | return 0; |
d8dcaa1d AD |
863 | |
864 | /* turn off display hw */ | |
865 | list_for_each_entry(connector, &dev->mode_config.connector_list, head) { | |
866 | drm_helper_connector_dpms(connector, DRM_MODE_DPMS_OFF); | |
867 | } | |
868 | ||
771fe6b9 JG |
869 | /* unpin the front buffers */ |
870 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) { | |
871 | struct radeon_framebuffer *rfb = to_radeon_framebuffer(crtc->fb); | |
4c788679 | 872 | struct radeon_bo *robj; |
771fe6b9 JG |
873 | |
874 | if (rfb == NULL || rfb->obj == NULL) { | |
875 | continue; | |
876 | } | |
7e4d15d9 | 877 | robj = gem_to_radeon_bo(rfb->obj); |
38651674 DA |
878 | /* don't unpin kernel fb objects */ |
879 | if (!radeon_fbdev_robj_is_fb(rdev, robj)) { | |
4c788679 | 880 | r = radeon_bo_reserve(robj, false); |
38651674 | 881 | if (r == 0) { |
4c788679 JG |
882 | radeon_bo_unpin(robj); |
883 | radeon_bo_unreserve(robj); | |
884 | } | |
771fe6b9 JG |
885 | } |
886 | } | |
887 | /* evict vram memory */ | |
4c788679 | 888 | radeon_bo_evict_vram(rdev); |
771fe6b9 JG |
889 | /* wait for gpu to finish processing current batch */ |
890 | radeon_fence_wait_last(rdev); | |
891 | ||
f657c2a7 YZ |
892 | radeon_save_bios_scratch_regs(rdev); |
893 | ||
ce8f5370 | 894 | radeon_pm_suspend(rdev); |
62a8ea3f | 895 | radeon_suspend(rdev); |
d4877cf2 | 896 | radeon_hpd_fini(rdev); |
771fe6b9 | 897 | /* evict remaining vram memory */ |
4c788679 | 898 | radeon_bo_evict_vram(rdev); |
771fe6b9 | 899 | |
10b06122 JG |
900 | radeon_agp_suspend(rdev); |
901 | ||
771fe6b9 JG |
902 | pci_save_state(dev->pdev); |
903 | if (state.event == PM_EVENT_SUSPEND) { | |
904 | /* Shut down the device */ | |
905 | pci_disable_device(dev->pdev); | |
906 | pci_set_power_state(dev->pdev, PCI_D3hot); | |
907 | } | |
ac751efa | 908 | console_lock(); |
38651674 | 909 | radeon_fbdev_set_suspend(rdev, 1); |
ac751efa | 910 | console_unlock(); |
771fe6b9 JG |
911 | return 0; |
912 | } | |
913 | ||
914 | int radeon_resume_kms(struct drm_device *dev) | |
915 | { | |
09bdf591 | 916 | struct drm_connector *connector; |
771fe6b9 | 917 | struct radeon_device *rdev = dev->dev_private; |
771fe6b9 | 918 | |
5bcf719b | 919 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) |
6a9ee8af DA |
920 | return 0; |
921 | ||
ac751efa | 922 | console_lock(); |
771fe6b9 JG |
923 | pci_set_power_state(dev->pdev, PCI_D0); |
924 | pci_restore_state(dev->pdev); | |
925 | if (pci_enable_device(dev->pdev)) { | |
ac751efa | 926 | console_unlock(); |
771fe6b9 JG |
927 | return -1; |
928 | } | |
929 | pci_set_master(dev->pdev); | |
0ebf1717 DA |
930 | /* resume AGP if in use */ |
931 | radeon_agp_resume(rdev); | |
62a8ea3f | 932 | radeon_resume(rdev); |
ce8f5370 | 933 | radeon_pm_resume(rdev); |
f657c2a7 | 934 | radeon_restore_bios_scratch_regs(rdev); |
09bdf591 | 935 | |
38651674 | 936 | radeon_fbdev_set_suspend(rdev, 0); |
ac751efa | 937 | console_unlock(); |
771fe6b9 | 938 | |
ac89af1e AD |
939 | /* init dig PHYs */ |
940 | if (rdev->is_atom_bios) | |
941 | radeon_atom_encoder_init(rdev); | |
d4877cf2 AD |
942 | /* reset hpd state */ |
943 | radeon_hpd_init(rdev); | |
771fe6b9 JG |
944 | /* blat the mode back in */ |
945 | drm_helper_resume_force_mode(dev); | |
a93f344d AD |
946 | /* turn on display hw */ |
947 | list_for_each_entry(connector, &dev->mode_config.connector_list, head) { | |
948 | drm_helper_connector_dpms(connector, DRM_MODE_DPMS_ON); | |
949 | } | |
771fe6b9 JG |
950 | return 0; |
951 | } | |
952 | ||
90aca4d2 JG |
953 | int radeon_gpu_reset(struct radeon_device *rdev) |
954 | { | |
955 | int r; | |
8fd1b84c | 956 | int resched; |
90aca4d2 JG |
957 | |
958 | radeon_save_bios_scratch_regs(rdev); | |
8fd1b84c DA |
959 | /* block TTM */ |
960 | resched = ttm_bo_lock_delayed_workqueue(&rdev->mman.bdev); | |
90aca4d2 JG |
961 | radeon_suspend(rdev); |
962 | ||
963 | r = radeon_asic_reset(rdev); | |
964 | if (!r) { | |
965 | dev_info(rdev->dev, "GPU reset succeed\n"); | |
966 | radeon_resume(rdev); | |
967 | radeon_restore_bios_scratch_regs(rdev); | |
968 | drm_helper_resume_force_mode(rdev->ddev); | |
8fd1b84c | 969 | ttm_bo_unlock_delayed_workqueue(&rdev->mman.bdev, resched); |
90aca4d2 JG |
970 | return 0; |
971 | } | |
972 | /* bad news, how to tell it to userspace ? */ | |
973 | dev_info(rdev->dev, "GPU reset failed\n"); | |
974 | return r; | |
975 | } | |
976 | ||
771fe6b9 JG |
977 | |
978 | /* | |
979 | * Debugfs | |
980 | */ | |
981 | struct radeon_debugfs { | |
982 | struct drm_info_list *files; | |
983 | unsigned num_files; | |
984 | }; | |
c245cb9e | 985 | static struct radeon_debugfs _radeon_debugfs[RADEON_DEBUGFS_MAX_COMPONENTS]; |
771fe6b9 JG |
986 | static unsigned _radeon_debugfs_count = 0; |
987 | ||
988 | int radeon_debugfs_add_files(struct radeon_device *rdev, | |
989 | struct drm_info_list *files, | |
990 | unsigned nfiles) | |
991 | { | |
992 | unsigned i; | |
993 | ||
994 | for (i = 0; i < _radeon_debugfs_count; i++) { | |
995 | if (_radeon_debugfs[i].files == files) { | |
996 | /* Already registered */ | |
997 | return 0; | |
998 | } | |
999 | } | |
c245cb9e MW |
1000 | |
1001 | i = _radeon_debugfs_count + 1; | |
1002 | if (i > RADEON_DEBUGFS_MAX_COMPONENTS) { | |
1003 | DRM_ERROR("Reached maximum number of debugfs components.\n"); | |
1004 | DRM_ERROR("Report so we increase " | |
1005 | "RADEON_DEBUGFS_MAX_COMPONENTS.\n"); | |
771fe6b9 JG |
1006 | return -EINVAL; |
1007 | } | |
1008 | _radeon_debugfs[_radeon_debugfs_count].files = files; | |
1009 | _radeon_debugfs[_radeon_debugfs_count].num_files = nfiles; | |
c245cb9e | 1010 | _radeon_debugfs_count = i; |
771fe6b9 JG |
1011 | #if defined(CONFIG_DEBUG_FS) |
1012 | drm_debugfs_create_files(files, nfiles, | |
1013 | rdev->ddev->control->debugfs_root, | |
1014 | rdev->ddev->control); | |
1015 | drm_debugfs_create_files(files, nfiles, | |
1016 | rdev->ddev->primary->debugfs_root, | |
1017 | rdev->ddev->primary); | |
1018 | #endif | |
1019 | return 0; | |
1020 | } | |
1021 | ||
1022 | #if defined(CONFIG_DEBUG_FS) | |
1023 | int radeon_debugfs_init(struct drm_minor *minor) | |
1024 | { | |
1025 | return 0; | |
1026 | } | |
1027 | ||
1028 | void radeon_debugfs_cleanup(struct drm_minor *minor) | |
1029 | { | |
1030 | unsigned i; | |
1031 | ||
1032 | for (i = 0; i < _radeon_debugfs_count; i++) { | |
1033 | drm_debugfs_remove_files(_radeon_debugfs[i].files, | |
1034 | _radeon_debugfs[i].num_files, minor); | |
1035 | } | |
1036 | } | |
1037 | #endif |