Commit | Line | Data |
---|---|---|
dafc3bd5 CK |
1 | /* |
2 | * Copyright 2008 Advanced Micro Devices, Inc. | |
3 | * Copyright 2008 Red Hat Inc. | |
4 | * Copyright 2009 Christian König. | |
5 | * | |
6 | * Permission is hereby granted, free of charge, to any person obtaining a | |
7 | * copy of this software and associated documentation files (the "Software"), | |
8 | * to deal in the Software without restriction, including without limitation | |
9 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
10 | * and/or sell copies of the Software, and to permit persons to whom the | |
11 | * Software is furnished to do so, subject to the following conditions: | |
12 | * | |
13 | * The above copyright notice and this permission notice shall be included in | |
14 | * all copies or substantial portions of the Software. | |
15 | * | |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
19 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR | |
20 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | |
21 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
22 | * OTHER DEALINGS IN THE SOFTWARE. | |
23 | * | |
24 | * Authors: Christian König | |
25 | */ | |
e3b2e034 | 26 | #include <linux/hdmi.h> |
760285e7 DH |
27 | #include <drm/drmP.h> |
28 | #include <drm/radeon_drm.h> | |
dafc3bd5 | 29 | #include "radeon.h" |
3574dda4 | 30 | #include "radeon_asic.h" |
c6543a6e | 31 | #include "r600d.h" |
dafc3bd5 CK |
32 | #include "atom.h" |
33 | ||
34 | /* | |
35 | * HDMI color format | |
36 | */ | |
37 | enum r600_hdmi_color_format { | |
38 | RGB = 0, | |
39 | YCC_422 = 1, | |
40 | YCC_444 = 2 | |
41 | }; | |
42 | ||
43 | /* | |
44 | * IEC60958 status bits | |
45 | */ | |
46 | enum r600_hdmi_iec_status_bits { | |
47 | AUDIO_STATUS_DIG_ENABLE = 0x01, | |
3fe373d9 RM |
48 | AUDIO_STATUS_V = 0x02, |
49 | AUDIO_STATUS_VCFG = 0x04, | |
dafc3bd5 CK |
50 | AUDIO_STATUS_EMPHASIS = 0x08, |
51 | AUDIO_STATUS_COPYRIGHT = 0x10, | |
52 | AUDIO_STATUS_NONAUDIO = 0x20, | |
53 | AUDIO_STATUS_PROFESSIONAL = 0x40, | |
3fe373d9 | 54 | AUDIO_STATUS_LEVEL = 0x80 |
dafc3bd5 CK |
55 | }; |
56 | ||
1109ca09 | 57 | static const struct radeon_hdmi_acr r600_hdmi_predefined_acr[] = { |
dafc3bd5 CK |
58 | /* 32kHz 44.1kHz 48kHz */ |
59 | /* Clock N CTS N CTS N CTS */ | |
60 | { 25174, 4576, 28125, 7007, 31250, 6864, 28125 }, /* 25,20/1.001 MHz */ | |
61 | { 25200, 4096, 25200, 6272, 28000, 6144, 25200 }, /* 25.20 MHz */ | |
62 | { 27000, 4096, 27000, 6272, 30000, 6144, 27000 }, /* 27.00 MHz */ | |
63 | { 27027, 4096, 27027, 6272, 30030, 6144, 27027 }, /* 27.00*1.001 MHz */ | |
64 | { 54000, 4096, 54000, 6272, 60000, 6144, 54000 }, /* 54.00 MHz */ | |
65 | { 54054, 4096, 54054, 6272, 60060, 6144, 54054 }, /* 54.00*1.001 MHz */ | |
66 | { 74175, 11648, 210937, 17836, 234375, 11648, 140625 }, /* 74.25/1.001 MHz */ | |
67 | { 74250, 4096, 74250, 6272, 82500, 6144, 74250 }, /* 74.25 MHz */ | |
68 | { 148351, 11648, 421875, 8918, 234375, 5824, 140625 }, /* 148.50/1.001 MHz */ | |
69 | { 148500, 4096, 148500, 6272, 165000, 6144, 148500 }, /* 148.50 MHz */ | |
70 | { 0, 4096, 0, 6272, 0, 6144, 0 } /* Other */ | |
71 | }; | |
72 | ||
73 | /* | |
74 | * calculate CTS value if it's not found in the table | |
75 | */ | |
1b688d08 | 76 | static void r600_hdmi_calc_cts(uint32_t clock, int *CTS, int N, int freq) |
dafc3bd5 CK |
77 | { |
78 | if (*CTS == 0) | |
3fe373d9 | 79 | *CTS = clock * N / (128 * freq) * 1000; |
dafc3bd5 CK |
80 | DRM_DEBUG("Using ACR timing N=%d CTS=%d for frequency %d\n", |
81 | N, *CTS, freq); | |
82 | } | |
83 | ||
1b688d08 RM |
84 | struct radeon_hdmi_acr r600_hdmi_acr(uint32_t clock) |
85 | { | |
86 | struct radeon_hdmi_acr res; | |
87 | u8 i; | |
88 | ||
89 | for (i = 0; r600_hdmi_predefined_acr[i].clock != clock && | |
90 | r600_hdmi_predefined_acr[i].clock != 0; i++) | |
91 | ; | |
92 | res = r600_hdmi_predefined_acr[i]; | |
93 | ||
94 | /* In case some CTS are missing */ | |
95 | r600_hdmi_calc_cts(clock, &res.cts_32khz, res.n_32khz, 32000); | |
96 | r600_hdmi_calc_cts(clock, &res.cts_44_1khz, res.n_44_1khz, 44100); | |
97 | r600_hdmi_calc_cts(clock, &res.cts_48khz, res.n_48khz, 48000); | |
98 | ||
99 | return res; | |
100 | } | |
101 | ||
dafc3bd5 CK |
102 | /* |
103 | * update the N and CTS parameters for a given pixel clock rate | |
104 | */ | |
105 | static void r600_hdmi_update_ACR(struct drm_encoder *encoder, uint32_t clock) | |
106 | { | |
107 | struct drm_device *dev = encoder->dev; | |
108 | struct radeon_device *rdev = dev->dev_private; | |
1b688d08 | 109 | struct radeon_hdmi_acr acr = r600_hdmi_acr(clock); |
cfcbd6d3 RM |
110 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); |
111 | struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv; | |
112 | uint32_t offset = dig->afmt->offset; | |
dafc3bd5 | 113 | |
1b688d08 RM |
114 | WREG32(HDMI0_ACR_32_0 + offset, HDMI0_ACR_CTS_32(acr.cts_32khz)); |
115 | WREG32(HDMI0_ACR_32_1 + offset, acr.n_32khz); | |
dafc3bd5 | 116 | |
1b688d08 RM |
117 | WREG32(HDMI0_ACR_44_0 + offset, HDMI0_ACR_CTS_44(acr.cts_44_1khz)); |
118 | WREG32(HDMI0_ACR_44_1 + offset, acr.n_44_1khz); | |
dafc3bd5 | 119 | |
1b688d08 RM |
120 | WREG32(HDMI0_ACR_48_0 + offset, HDMI0_ACR_CTS_48(acr.cts_48khz)); |
121 | WREG32(HDMI0_ACR_48_1 + offset, acr.n_48khz); | |
dafc3bd5 CK |
122 | } |
123 | ||
dafc3bd5 CK |
124 | /* |
125 | * build a HDMI Video Info Frame | |
126 | */ | |
e3b2e034 TR |
127 | static void r600_hdmi_update_avi_infoframe(struct drm_encoder *encoder, |
128 | void *buffer, size_t size) | |
dafc3bd5 CK |
129 | { |
130 | struct drm_device *dev = encoder->dev; | |
131 | struct radeon_device *rdev = dev->dev_private; | |
cfcbd6d3 RM |
132 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); |
133 | struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv; | |
134 | uint32_t offset = dig->afmt->offset; | |
e3b2e034 | 135 | uint8_t *frame = buffer + 3; |
dafc3bd5 | 136 | |
92db7f6c RM |
137 | /* Our header values (type, version, length) should be alright, Intel |
138 | * is using the same. Checksum function also seems to be OK, it works | |
139 | * fine for audio infoframe. However calculated value is always lower | |
140 | * by 2 in comparison to fglrx. It breaks displaying anything in case | |
141 | * of TVs that strictly check the checksum. Hack it manually here to | |
142 | * workaround this issue. */ | |
143 | frame[0x0] += 2; | |
dafc3bd5 | 144 | |
c6543a6e | 145 | WREG32(HDMI0_AVI_INFO0 + offset, |
dafc3bd5 | 146 | frame[0x0] | (frame[0x1] << 8) | (frame[0x2] << 16) | (frame[0x3] << 24)); |
c6543a6e | 147 | WREG32(HDMI0_AVI_INFO1 + offset, |
dafc3bd5 | 148 | frame[0x4] | (frame[0x5] << 8) | (frame[0x6] << 16) | (frame[0x7] << 24)); |
c6543a6e | 149 | WREG32(HDMI0_AVI_INFO2 + offset, |
dafc3bd5 | 150 | frame[0x8] | (frame[0x9] << 8) | (frame[0xA] << 16) | (frame[0xB] << 24)); |
c6543a6e | 151 | WREG32(HDMI0_AVI_INFO3 + offset, |
dafc3bd5 CK |
152 | frame[0xC] | (frame[0xD] << 8)); |
153 | } | |
154 | ||
155 | /* | |
156 | * build a Audio Info Frame | |
157 | */ | |
e3b2e034 TR |
158 | static void r600_hdmi_update_audio_infoframe(struct drm_encoder *encoder, |
159 | const void *buffer, size_t size) | |
dafc3bd5 CK |
160 | { |
161 | struct drm_device *dev = encoder->dev; | |
162 | struct radeon_device *rdev = dev->dev_private; | |
cfcbd6d3 RM |
163 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); |
164 | struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv; | |
165 | uint32_t offset = dig->afmt->offset; | |
e3b2e034 | 166 | const u8 *frame = buffer + 3; |
dafc3bd5 | 167 | |
c6543a6e | 168 | WREG32(HDMI0_AUDIO_INFO0 + offset, |
dafc3bd5 | 169 | frame[0x0] | (frame[0x1] << 8) | (frame[0x2] << 16) | (frame[0x3] << 24)); |
c6543a6e | 170 | WREG32(HDMI0_AUDIO_INFO1 + offset, |
dafc3bd5 CK |
171 | frame[0x4] | (frame[0x5] << 8) | (frame[0x6] << 16) | (frame[0x8] << 24)); |
172 | } | |
173 | ||
174 | /* | |
175 | * test if audio buffer is filled enough to start playing | |
176 | */ | |
cfcbd6d3 | 177 | static bool r600_hdmi_is_audio_buffer_filled(struct drm_encoder *encoder) |
dafc3bd5 CK |
178 | { |
179 | struct drm_device *dev = encoder->dev; | |
180 | struct radeon_device *rdev = dev->dev_private; | |
cfcbd6d3 RM |
181 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); |
182 | struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv; | |
183 | uint32_t offset = dig->afmt->offset; | |
dafc3bd5 | 184 | |
c6543a6e | 185 | return (RREG32(HDMI0_STATUS + offset) & 0x10) != 0; |
dafc3bd5 CK |
186 | } |
187 | ||
188 | /* | |
189 | * have buffer status changed since last call? | |
190 | */ | |
191 | int r600_hdmi_buffer_status_changed(struct drm_encoder *encoder) | |
192 | { | |
193 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
cfcbd6d3 | 194 | struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv; |
dafc3bd5 CK |
195 | int status, result; |
196 | ||
cfcbd6d3 | 197 | if (!dig->afmt || !dig->afmt->enabled) |
dafc3bd5 CK |
198 | return 0; |
199 | ||
200 | status = r600_hdmi_is_audio_buffer_filled(encoder); | |
cfcbd6d3 RM |
201 | result = dig->afmt->last_buffer_filled_status != status; |
202 | dig->afmt->last_buffer_filled_status = status; | |
dafc3bd5 CK |
203 | |
204 | return result; | |
205 | } | |
206 | ||
207 | /* | |
208 | * write the audio workaround status to the hardware | |
209 | */ | |
cfcbd6d3 | 210 | static void r600_hdmi_audio_workaround(struct drm_encoder *encoder) |
dafc3bd5 CK |
211 | { |
212 | struct drm_device *dev = encoder->dev; | |
213 | struct radeon_device *rdev = dev->dev_private; | |
214 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
cfcbd6d3 RM |
215 | struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv; |
216 | uint32_t offset = dig->afmt->offset; | |
217 | bool hdmi_audio_workaround = false; /* FIXME */ | |
218 | u32 value; | |
219 | ||
220 | if (!hdmi_audio_workaround || | |
221 | r600_hdmi_is_audio_buffer_filled(encoder)) | |
222 | value = 0; /* disable workaround */ | |
223 | else | |
224 | value = HDMI0_AUDIO_TEST_EN; /* enable workaround */ | |
225 | WREG32_P(HDMI0_AUDIO_PACKET_CONTROL + offset, | |
226 | value, ~HDMI0_AUDIO_TEST_EN); | |
dafc3bd5 CK |
227 | } |
228 | ||
b1f6f47e AD |
229 | void r600_audio_set_dto(struct drm_encoder *encoder, u32 clock) |
230 | { | |
231 | struct drm_device *dev = encoder->dev; | |
232 | struct radeon_device *rdev = dev->dev_private; | |
233 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); | |
234 | struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv; | |
731da21b | 235 | u32 base_rate = 24000; |
b1f6f47e AD |
236 | |
237 | if (!dig || !dig->afmt) | |
238 | return; | |
239 | ||
240 | /* there are two DTOs selected by DCCG_AUDIO_DTO_SELECT. | |
241 | * doesn't matter which one you use. Just use the first one. | |
242 | */ | |
b1f6f47e AD |
243 | /* XXX two dtos; generally use dto0 for hdmi */ |
244 | /* Express [24MHz / target pixel clock] as an exact rational | |
245 | * number (coefficient of two integer numbers. DCCG_AUDIO_DTOx_PHASE | |
246 | * is the numerator, DCCG_AUDIO_DTOx_MODULE is the denominator | |
247 | */ | |
1586505a AD |
248 | if (ASIC_IS_DCE3(rdev)) { |
249 | /* according to the reg specs, this should DCE3.2 only, but in | |
250 | * practice it seems to cover DCE3.0 as well. | |
251 | */ | |
731da21b | 252 | WREG32(DCCG_AUDIO_DTO0_PHASE, base_rate * 100); |
1586505a AD |
253 | WREG32(DCCG_AUDIO_DTO0_MODULE, clock * 100); |
254 | WREG32(DCCG_AUDIO_DTO_SELECT, 0); /* select DTO0 */ | |
255 | } else { | |
256 | /* according to the reg specs, this should be DCE2.0 and DCE3.0 */ | |
731da21b AD |
257 | WREG32(AUDIO_DTO, AUDIO_DTO_PHASE(base_rate / 10) | |
258 | AUDIO_DTO_MODULE(clock / 10)); | |
1586505a | 259 | } |
b1f6f47e | 260 | } |
dafc3bd5 CK |
261 | |
262 | /* | |
263 | * update the info frames with the data from the current display mode | |
264 | */ | |
265 | void r600_hdmi_setmode(struct drm_encoder *encoder, struct drm_display_mode *mode) | |
266 | { | |
267 | struct drm_device *dev = encoder->dev; | |
268 | struct radeon_device *rdev = dev->dev_private; | |
cfcbd6d3 RM |
269 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); |
270 | struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv; | |
e3b2e034 TR |
271 | u8 buffer[HDMI_INFOFRAME_HEADER_SIZE + HDMI_AVI_INFOFRAME_SIZE]; |
272 | struct hdmi_avi_infoframe frame; | |
cfcbd6d3 | 273 | uint32_t offset; |
e3b2e034 | 274 | ssize_t err; |
dafc3bd5 | 275 | |
cfcbd6d3 RM |
276 | /* Silent, r600_hdmi_enable will raise WARN for us */ |
277 | if (!dig->afmt->enabled) | |
dafc3bd5 | 278 | return; |
cfcbd6d3 | 279 | offset = dig->afmt->offset; |
dafc3bd5 | 280 | |
b1f6f47e | 281 | r600_audio_set_dto(encoder, mode->clock); |
dafc3bd5 | 282 | |
1c3439f2 RM |
283 | WREG32(HDMI0_VBI_PACKET_CONTROL + offset, |
284 | HDMI0_NULL_SEND); /* send null packets when required */ | |
285 | ||
c6543a6e | 286 | WREG32(HDMI0_AUDIO_CRC_CONTROL + offset, 0x1000); |
a273a903 | 287 | |
1c3439f2 RM |
288 | if (ASIC_IS_DCE32(rdev)) { |
289 | WREG32(HDMI0_AUDIO_PACKET_CONTROL + offset, | |
290 | HDMI0_AUDIO_DELAY_EN(1) | /* default audio delay */ | |
291 | HDMI0_AUDIO_PACKETS_PER_LINE(3)); /* should be suffient for all audio modes and small enough for all hblanks */ | |
292 | WREG32(AFMT_AUDIO_PACKET_CONTROL + offset, | |
293 | AFMT_AUDIO_SAMPLE_SEND | /* send audio packets */ | |
294 | AFMT_60958_CS_UPDATE); /* allow 60958 channel status fields to be updated */ | |
295 | } else { | |
296 | WREG32(HDMI0_AUDIO_PACKET_CONTROL + offset, | |
297 | HDMI0_AUDIO_SAMPLE_SEND | /* send audio packets */ | |
298 | HDMI0_AUDIO_DELAY_EN(1) | /* default audio delay */ | |
1c3439f2 RM |
299 | HDMI0_AUDIO_PACKETS_PER_LINE(3) | /* should be suffient for all audio modes and small enough for all hblanks */ |
300 | HDMI0_60958_CS_UPDATE); /* allow 60958 channel status fields to be updated */ | |
301 | } | |
a273a903 | 302 | |
1c3439f2 RM |
303 | WREG32(HDMI0_ACR_PACKET_CONTROL + offset, |
304 | HDMI0_ACR_AUTO_SEND | /* allow hw to sent ACR packets when required */ | |
305 | HDMI0_ACR_SOURCE); /* select SW CTS value */ | |
dafc3bd5 | 306 | |
1c3439f2 RM |
307 | WREG32(HDMI0_VBI_PACKET_CONTROL + offset, |
308 | HDMI0_NULL_SEND | /* send null packets when required */ | |
309 | HDMI0_GC_SEND | /* send general control packets */ | |
310 | HDMI0_GC_CONT); /* send general control packets every frame */ | |
dafc3bd5 | 311 | |
1c3439f2 RM |
312 | /* TODO: HDMI0_AUDIO_INFO_UPDATE */ |
313 | WREG32(HDMI0_INFOFRAME_CONTROL0 + offset, | |
314 | HDMI0_AVI_INFO_SEND | /* enable AVI info frames */ | |
315 | HDMI0_AVI_INFO_CONT | /* send AVI info frames every frame/field */ | |
316 | HDMI0_AUDIO_INFO_SEND | /* enable audio info frames (frames won't be set until audio is enabled) */ | |
317 | HDMI0_AUDIO_INFO_CONT); /* send audio info frames every frame/field */ | |
dafc3bd5 | 318 | |
1c3439f2 RM |
319 | WREG32(HDMI0_INFOFRAME_CONTROL1 + offset, |
320 | HDMI0_AVI_INFO_LINE(2) | /* anything other than 0 */ | |
321 | HDMI0_AUDIO_INFO_LINE(2)); /* anything other than 0 */ | |
322 | ||
323 | WREG32(HDMI0_GC + offset, 0); /* unset HDMI0_GC_AVMUTE */ | |
dafc3bd5 | 324 | |
e3b2e034 TR |
325 | err = drm_hdmi_avi_infoframe_from_display_mode(&frame, mode); |
326 | if (err < 0) { | |
327 | DRM_ERROR("failed to setup AVI infoframe: %zd\n", err); | |
328 | return; | |
329 | } | |
dafc3bd5 | 330 | |
e3b2e034 TR |
331 | err = hdmi_avi_infoframe_pack(&frame, buffer, sizeof(buffer)); |
332 | if (err < 0) { | |
333 | DRM_ERROR("failed to pack AVI infoframe: %zd\n", err); | |
334 | return; | |
335 | } | |
336 | ||
337 | r600_hdmi_update_avi_infoframe(encoder, buffer, sizeof(buffer)); | |
1c3439f2 RM |
338 | r600_hdmi_update_ACR(encoder, mode->clock); |
339 | ||
25985edc | 340 | /* it's unknown what these bits do excatly, but it's indeed quite useful for debugging */ |
c6543a6e RM |
341 | WREG32(HDMI0_RAMP_CONTROL0 + offset, 0x00FFFFFF); |
342 | WREG32(HDMI0_RAMP_CONTROL1 + offset, 0x007FFFFF); | |
343 | WREG32(HDMI0_RAMP_CONTROL2 + offset, 0x00000001); | |
344 | WREG32(HDMI0_RAMP_CONTROL3 + offset, 0x00000001); | |
dafc3bd5 CK |
345 | |
346 | r600_hdmi_audio_workaround(encoder); | |
dafc3bd5 CK |
347 | } |
348 | ||
349 | /* | |
350 | * update settings with current parameters from audio engine | |
351 | */ | |
58bd0863 | 352 | void r600_hdmi_update_audio_settings(struct drm_encoder *encoder) |
dafc3bd5 CK |
353 | { |
354 | struct drm_device *dev = encoder->dev; | |
355 | struct radeon_device *rdev = dev->dev_private; | |
cfcbd6d3 RM |
356 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); |
357 | struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv; | |
3299de95 | 358 | struct r600_audio audio = r600_audio_status(rdev); |
e3b2e034 TR |
359 | uint8_t buffer[HDMI_INFOFRAME_HEADER_SIZE + HDMI_AUDIO_INFOFRAME_SIZE]; |
360 | struct hdmi_audio_infoframe frame; | |
cfcbd6d3 | 361 | uint32_t offset; |
dafc3bd5 | 362 | uint32_t iec; |
e3b2e034 | 363 | ssize_t err; |
dafc3bd5 | 364 | |
cfcbd6d3 | 365 | if (!dig->afmt || !dig->afmt->enabled) |
dafc3bd5 | 366 | return; |
cfcbd6d3 | 367 | offset = dig->afmt->offset; |
dafc3bd5 CK |
368 | |
369 | DRM_DEBUG("%s with %d channels, %d Hz sampling rate, %d bits per sample,\n", | |
370 | r600_hdmi_is_audio_buffer_filled(encoder) ? "playing" : "stopped", | |
3299de95 | 371 | audio.channels, audio.rate, audio.bits_per_sample); |
dafc3bd5 | 372 | DRM_DEBUG("0x%02X IEC60958 status bits and 0x%02X category code\n", |
3299de95 | 373 | (int)audio.status_bits, (int)audio.category_code); |
dafc3bd5 CK |
374 | |
375 | iec = 0; | |
3299de95 | 376 | if (audio.status_bits & AUDIO_STATUS_PROFESSIONAL) |
dafc3bd5 | 377 | iec |= 1 << 0; |
3299de95 | 378 | if (audio.status_bits & AUDIO_STATUS_NONAUDIO) |
dafc3bd5 | 379 | iec |= 1 << 1; |
3299de95 | 380 | if (audio.status_bits & AUDIO_STATUS_COPYRIGHT) |
dafc3bd5 | 381 | iec |= 1 << 2; |
3299de95 | 382 | if (audio.status_bits & AUDIO_STATUS_EMPHASIS) |
dafc3bd5 CK |
383 | iec |= 1 << 3; |
384 | ||
3299de95 | 385 | iec |= HDMI0_60958_CS_CATEGORY_CODE(audio.category_code); |
dafc3bd5 | 386 | |
3299de95 | 387 | switch (audio.rate) { |
a366e392 RM |
388 | case 32000: |
389 | iec |= HDMI0_60958_CS_SAMPLING_FREQUENCY(0x3); | |
390 | break; | |
391 | case 44100: | |
392 | iec |= HDMI0_60958_CS_SAMPLING_FREQUENCY(0x0); | |
393 | break; | |
394 | case 48000: | |
395 | iec |= HDMI0_60958_CS_SAMPLING_FREQUENCY(0x2); | |
396 | break; | |
397 | case 88200: | |
398 | iec |= HDMI0_60958_CS_SAMPLING_FREQUENCY(0x8); | |
399 | break; | |
400 | case 96000: | |
401 | iec |= HDMI0_60958_CS_SAMPLING_FREQUENCY(0xa); | |
402 | break; | |
403 | case 176400: | |
404 | iec |= HDMI0_60958_CS_SAMPLING_FREQUENCY(0xc); | |
405 | break; | |
406 | case 192000: | |
407 | iec |= HDMI0_60958_CS_SAMPLING_FREQUENCY(0xe); | |
408 | break; | |
dafc3bd5 CK |
409 | } |
410 | ||
c6543a6e | 411 | WREG32(HDMI0_60958_0 + offset, iec); |
dafc3bd5 CK |
412 | |
413 | iec = 0; | |
3299de95 | 414 | switch (audio.bits_per_sample) { |
a366e392 RM |
415 | case 16: |
416 | iec |= HDMI0_60958_CS_WORD_LENGTH(0x2); | |
417 | break; | |
418 | case 20: | |
419 | iec |= HDMI0_60958_CS_WORD_LENGTH(0x3); | |
420 | break; | |
421 | case 24: | |
422 | iec |= HDMI0_60958_CS_WORD_LENGTH(0xb); | |
423 | break; | |
dafc3bd5 | 424 | } |
3299de95 | 425 | if (audio.status_bits & AUDIO_STATUS_V) |
dafc3bd5 | 426 | iec |= 0x5 << 16; |
c6543a6e | 427 | WREG32_P(HDMI0_60958_1 + offset, iec, ~0x5000f); |
dafc3bd5 | 428 | |
e3b2e034 TR |
429 | err = hdmi_audio_infoframe_init(&frame); |
430 | if (err < 0) { | |
431 | DRM_ERROR("failed to setup audio infoframe\n"); | |
432 | return; | |
433 | } | |
434 | ||
435 | frame.channels = audio.channels; | |
436 | ||
437 | err = hdmi_audio_infoframe_pack(&frame, buffer, sizeof(buffer)); | |
438 | if (err < 0) { | |
439 | DRM_ERROR("failed to pack audio infoframe\n"); | |
440 | return; | |
441 | } | |
dafc3bd5 | 442 | |
e3b2e034 | 443 | r600_hdmi_update_audio_infoframe(encoder, buffer, sizeof(buffer)); |
dafc3bd5 | 444 | r600_hdmi_audio_workaround(encoder); |
dafc3bd5 CK |
445 | } |
446 | ||
dafc3bd5 | 447 | /* |
2cd6218c | 448 | * enable the HDMI engine |
dafc3bd5 | 449 | */ |
a973bea1 | 450 | void r600_hdmi_enable(struct drm_encoder *encoder, bool enable) |
dafc3bd5 | 451 | { |
2cd6218c RM |
452 | struct drm_device *dev = encoder->dev; |
453 | struct radeon_device *rdev = dev->dev_private; | |
dafc3bd5 | 454 | struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder); |
cfcbd6d3 | 455 | struct radeon_encoder_atom_dig *dig = radeon_encoder->enc_priv; |
a973bea1 | 456 | u32 hdmi = HDMI0_ERROR_ACK; |
16823d16 | 457 | |
cfcbd6d3 | 458 | /* Silent, r600_hdmi_enable will raise WARN for us */ |
a973bea1 AD |
459 | if (enable && dig->afmt->enabled) |
460 | return; | |
461 | if (!enable && !dig->afmt->enabled) | |
cfcbd6d3 | 462 | return; |
64fb4fb0 RM |
463 | |
464 | /* Older chipsets require setting HDMI and routing manually */ | |
a973bea1 AD |
465 | if (!ASIC_IS_DCE3(rdev)) { |
466 | if (enable) | |
467 | hdmi |= HDMI0_ENABLE; | |
5715f67c RM |
468 | switch (radeon_encoder->encoder_id) { |
469 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_TMDS1: | |
a973bea1 AD |
470 | if (enable) { |
471 | WREG32_OR(AVIVO_TMDSA_CNTL, AVIVO_TMDSA_CNTL_HDMI_EN); | |
472 | hdmi |= HDMI0_STREAM(HDMI0_STREAM_TMDSA); | |
473 | } else { | |
474 | WREG32_AND(AVIVO_TMDSA_CNTL, ~AVIVO_TMDSA_CNTL_HDMI_EN); | |
475 | } | |
5715f67c RM |
476 | break; |
477 | case ENCODER_OBJECT_ID_INTERNAL_LVTM1: | |
a973bea1 AD |
478 | if (enable) { |
479 | WREG32_OR(AVIVO_LVTMA_CNTL, AVIVO_LVTMA_CNTL_HDMI_EN); | |
480 | hdmi |= HDMI0_STREAM(HDMI0_STREAM_LVTMA); | |
481 | } else { | |
482 | WREG32_AND(AVIVO_LVTMA_CNTL, ~AVIVO_LVTMA_CNTL_HDMI_EN); | |
483 | } | |
64fb4fb0 RM |
484 | break; |
485 | case ENCODER_OBJECT_ID_INTERNAL_DDI: | |
a973bea1 AD |
486 | if (enable) { |
487 | WREG32_OR(DDIA_CNTL, DDIA_HDMI_EN); | |
488 | hdmi |= HDMI0_STREAM(HDMI0_STREAM_DDIA); | |
489 | } else { | |
490 | WREG32_AND(DDIA_CNTL, ~DDIA_HDMI_EN); | |
491 | } | |
64fb4fb0 RM |
492 | break; |
493 | case ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1: | |
a973bea1 AD |
494 | if (enable) |
495 | hdmi |= HDMI0_STREAM(HDMI0_STREAM_DVOA); | |
5715f67c RM |
496 | break; |
497 | default: | |
64fb4fb0 RM |
498 | dev_err(rdev->dev, "Invalid encoder for HDMI: 0x%X\n", |
499 | radeon_encoder->encoder_id); | |
5715f67c RM |
500 | break; |
501 | } | |
a973bea1 | 502 | WREG32(HDMI0_CONTROL + dig->afmt->offset, hdmi); |
5715f67c | 503 | } |
2cd6218c | 504 | |
f122c610 | 505 | if (rdev->irq.installed) { |
f2594933 | 506 | /* if irq is available use it */ |
9054ae1c | 507 | /* XXX: shouldn't need this on any asics. Double check DCE2/3 */ |
a973bea1 | 508 | if (enable) |
9054ae1c | 509 | radeon_irq_kms_enable_afmt(rdev, dig->afmt->id); |
a973bea1 AD |
510 | else |
511 | radeon_irq_kms_disable_afmt(rdev, dig->afmt->id); | |
f2594933 | 512 | } |
58bd0863 | 513 | |
a973bea1 | 514 | dig->afmt->enabled = enable; |
cfcbd6d3 | 515 | |
a973bea1 AD |
516 | DRM_DEBUG("%sabling HDMI interface @ 0x%04X for encoder 0x%x\n", |
517 | enable ? "En" : "Dis", dig->afmt->offset, radeon_encoder->encoder_id); | |
2cd6218c | 518 | } |
dafc3bd5 | 519 |