Merge tag 'mmc-v4.4-rc1' of git://git.linaro.org/people/ulf.hansson/mmc
[linux-2.6-block.git] / drivers / gpu / drm / nouveau / nvkm / subdev / fb / ramfuc.h
CommitLineData
aae95ca7
BS
1#ifndef __NVKM_FBRAM_FUC_H__
2#define __NVKM_FBRAM_FUC_H__
6758745b 3#include <subdev/fb.h>
ebb58dc2 4#include <subdev/pmu.h>
aae95ca7
BS
5
6struct ramfuc {
639c308e 7 struct nvkm_memx *memx;
b1e4553c 8 struct nvkm_fb *fb;
aae95ca7
BS
9 int sequence;
10};
11
12struct ramfuc_reg {
13 int sequence;
14 bool force;
930da220
RS
15 u32 addr;
16 u32 stride; /* in bytes */
17 u32 mask;
aae95ca7
BS
18 u32 data;
19};
20
930da220
RS
21static inline struct ramfuc_reg
22ramfuc_stride(u32 addr, u32 stride, u32 mask)
23{
24 return (struct ramfuc_reg) {
25 .sequence = 0,
26 .addr = addr,
27 .stride = stride,
28 .mask = mask,
29 .data = 0xdeadbeef,
30 };
31}
32
aae95ca7
BS
33static inline struct ramfuc_reg
34ramfuc_reg2(u32 addr1, u32 addr2)
35{
36 return (struct ramfuc_reg) {
37 .sequence = 0,
930da220
RS
38 .addr = addr1,
39 .stride = addr2 - addr1,
40 .mask = 0x3,
aae95ca7
BS
41 .data = 0xdeadbeef,
42 };
43}
44
3c4be80b 45static noinline struct ramfuc_reg
aae95ca7
BS
46ramfuc_reg(u32 addr)
47{
930da220
RS
48 return (struct ramfuc_reg) {
49 .sequence = 0,
50 .addr = addr,
51 .stride = 0,
52 .mask = 0x1,
53 .data = 0xdeadbeef,
54 };
aae95ca7
BS
55}
56
57static inline int
b1e4553c 58ramfuc_init(struct ramfuc *ram, struct nvkm_fb *fb)
aae95ca7 59{
03c8952f 60 int ret = nvkm_memx_init(fb->subdev.device->pmu, &ram->memx);
aae95ca7
BS
61 if (ret)
62 return ret;
63
64 ram->sequence++;
b1e4553c 65 ram->fb = fb;
aae95ca7
BS
66 return 0;
67}
68
69static inline int
70ramfuc_exec(struct ramfuc *ram, bool exec)
71{
72 int ret = 0;
b1e4553c 73 if (ram->fb) {
639c308e 74 ret = nvkm_memx_fini(&ram->memx, exec);
b1e4553c 75 ram->fb = NULL;
aae95ca7
BS
76 }
77 return ret;
78}
79
80static inline u32
81ramfuc_rd32(struct ramfuc *ram, struct ramfuc_reg *reg)
82{
6758745b 83 struct nvkm_device *device = ram->fb->subdev.device;
aae95ca7 84 if (reg->sequence != ram->sequence)
6758745b 85 reg->data = nvkm_rd32(device, reg->addr);
aae95ca7
BS
86 return reg->data;
87}
88
89static inline void
90ramfuc_wr32(struct ramfuc *ram, struct ramfuc_reg *reg, u32 data)
91{
930da220
RS
92 unsigned int mask, off = 0;
93
aae95ca7
BS
94 reg->sequence = ram->sequence;
95 reg->data = data;
930da220
RS
96
97 for (mask = reg->mask; mask > 0; mask = (mask & ~1) >> 1) {
639c308e
BS
98 if (mask & 1)
99 nvkm_memx_wr32(ram->memx, reg->addr+off, reg->data);
930da220
RS
100 off += reg->stride;
101 }
aae95ca7
BS
102}
103
104static inline void
105ramfuc_nuke(struct ramfuc *ram, struct ramfuc_reg *reg)
106{
107 reg->force = true;
108}
109
110static inline u32
111ramfuc_mask(struct ramfuc *ram, struct ramfuc_reg *reg, u32 mask, u32 data)
112{
113 u32 temp = ramfuc_rd32(ram, reg);
114 if (temp != ((temp & ~mask) | data) || reg->force) {
115 ramfuc_wr32(ram, reg, (temp & ~mask) | data);
116 reg->force = false;
117 }
118 return temp;
119}
120
121static inline void
122ramfuc_wait(struct ramfuc *ram, u32 addr, u32 mask, u32 data, u32 nsec)
123{
639c308e 124 nvkm_memx_wait(ram->memx, addr, mask, data, nsec);
aae95ca7
BS
125}
126
127static inline void
128ramfuc_nsec(struct ramfuc *ram, u32 nsec)
129{
639c308e 130 nvkm_memx_nsec(ram->memx, nsec);
aae95ca7
BS
131}
132
e1a6f7da
RS
133static inline void
134ramfuc_wait_vblank(struct ramfuc *ram)
135{
639c308e 136 nvkm_memx_wait_vblank(ram->memx);
e1a6f7da
RS
137}
138
7f4b9616
RS
139static inline void
140ramfuc_train(struct ramfuc *ram)
141{
639c308e 142 nvkm_memx_train(ram->memx);
7f4b9616
RS
143}
144
145static inline int
b1e4553c 146ramfuc_train_result(struct nvkm_fb *fb, u32 *result, u32 rsize)
7f4b9616 147{
03c8952f 148 return nvkm_memx_train_result(fb->subdev.device->pmu, result, rsize);
7f4b9616
RS
149}
150
d93e996a 151static inline void
630a6a46 152ramfuc_block(struct ramfuc *ram)
d93e996a 153{
639c308e 154 nvkm_memx_block(ram->memx);
d93e996a
RS
155}
156
157static inline void
630a6a46 158ramfuc_unblock(struct ramfuc *ram)
d93e996a 159{
639c308e 160 nvkm_memx_unblock(ram->memx);
d93e996a
RS
161}
162
e1a6f7da
RS
163#define ram_init(s,p) ramfuc_init(&(s)->base, (p))
164#define ram_exec(s,e) ramfuc_exec(&(s)->base, (e))
930da220 165#define ram_have(s,r) ((s)->r_##r.addr != 0x000000)
e1a6f7da
RS
166#define ram_rd32(s,r) ramfuc_rd32(&(s)->base, &(s)->r_##r)
167#define ram_wr32(s,r,d) ramfuc_wr32(&(s)->base, &(s)->r_##r, (d))
168#define ram_nuke(s,r) ramfuc_nuke(&(s)->base, &(s)->r_##r)
169#define ram_mask(s,r,m,d) ramfuc_mask(&(s)->base, &(s)->r_##r, (m), (d))
170#define ram_wait(s,r,m,d,n) ramfuc_wait(&(s)->base, (r), (m), (d), (n))
171#define ram_nsec(s,n) ramfuc_nsec(&(s)->base, (n))
172#define ram_wait_vblank(s) ramfuc_wait_vblank(&(s)->base)
7f4b9616
RS
173#define ram_train(s) ramfuc_train(&(s)->base)
174#define ram_train_result(s,r,l) ramfuc_train_result((s), (r), (l))
630a6a46
BS
175#define ram_block(s) ramfuc_block(&(s)->base)
176#define ram_unblock(s) ramfuc_unblock(&(s)->base)
aae95ca7 177#endif