Commit | Line | Data |
---|---|---|
a11c3198 BS |
1 | /* |
2 | * Copyright 2010 Red Hat Inc. | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice shall be included in | |
12 | * all copies or substantial portions of the Software. | |
13 | * | |
14 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
15 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
16 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
17 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR | |
18 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | |
19 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
20 | * OTHER DEALINGS IN THE SOFTWARE. | |
21 | * | |
22 | * Authors: Ben Skeggs | |
23 | */ | |
24 | ||
25 | #include "drmP.h" | |
26 | ||
27 | #include "nouveau_drv.h" | |
28 | #include "nouveau_vm.h" | |
29 | ||
30 | void | |
3ee01281 BS |
31 | nv50_vm_map_pgt(struct nouveau_gpuobj *pgd, u32 pde, |
32 | struct nouveau_gpuobj *pgt[2]) | |
a11c3198 | 33 | { |
3ee01281 BS |
34 | u64 phys = 0xdeadcafe00000000ULL; |
35 | u32 coverage = 0; | |
a11c3198 | 36 | |
3ee01281 BS |
37 | if (pgt[0]) { |
38 | phys = 0x00000003 | pgt[0]->vinst; /* present, 4KiB pages */ | |
39 | coverage = (pgt[0]->size >> 3) << 12; | |
40 | } else | |
41 | if (pgt[1]) { | |
42 | phys = 0x00000001 | pgt[1]->vinst; /* present */ | |
43 | coverage = (pgt[1]->size >> 3) << 16; | |
a11c3198 BS |
44 | } |
45 | ||
3ee01281 | 46 | if (phys & 1) { |
3ee01281 BS |
47 | if (coverage <= 32 * 1024 * 1024) |
48 | phys |= 0x60; | |
49 | else if (coverage <= 64 * 1024 * 1024) | |
50 | phys |= 0x40; | |
9e7f96aa | 51 | else if (coverage <= 128 * 1024 * 1024) |
3ee01281 BS |
52 | phys |= 0x20; |
53 | } | |
a11c3198 BS |
54 | |
55 | nv_wo32(pgd, (pde * 8) + 0, lower_32_bits(phys)); | |
56 | nv_wo32(pgd, (pde * 8) + 4, upper_32_bits(phys)); | |
57 | } | |
58 | ||
a11c3198 | 59 | static inline u64 |
990449c7 | 60 | vm_addr(struct nouveau_vma *vma, u64 phys, u32 memtype, u32 target) |
a11c3198 | 61 | { |
a11c3198 BS |
62 | phys |= 1; /* present */ |
63 | phys |= (u64)memtype << 40; | |
a11c3198 | 64 | phys |= target << 4; |
a11c3198 BS |
65 | if (vma->access & NV_MEM_ACCESS_SYS) |
66 | phys |= (1 << 6); | |
a11c3198 BS |
67 | if (!(vma->access & NV_MEM_ACCESS_WO)) |
68 | phys |= (1 << 3); | |
a11c3198 BS |
69 | return phys; |
70 | } | |
71 | ||
72 | void | |
73 | nv50_vm_map(struct nouveau_vma *vma, struct nouveau_gpuobj *pgt, | |
8f7286f8 | 74 | struct nouveau_mem *mem, u32 pte, u32 cnt, u64 phys, u64 delta) |
a11c3198 | 75 | { |
990449c7 | 76 | struct drm_nouveau_private *dev_priv = vma->vm->dev->dev_private; |
8f7286f8 | 77 | u32 comp = (mem->memtype & 0x180) >> 7; |
990449c7 | 78 | u32 block, target; |
910d1b3a | 79 | int i; |
a11c3198 | 80 | |
990449c7 BS |
81 | /* IGPs don't have real VRAM, re-target to stolen system memory */ |
82 | target = 0; | |
83 | if (dev_priv->vram_sys_base) { | |
84 | phys += dev_priv->vram_sys_base; | |
85 | target = 3; | |
86 | } | |
87 | ||
88 | phys = vm_addr(vma, phys, mem->memtype, target); | |
a11c3198 BS |
89 | pte <<= 3; |
90 | cnt <<= 3; | |
91 | ||
92 | while (cnt) { | |
93 | u32 offset_h = upper_32_bits(phys); | |
94 | u32 offset_l = lower_32_bits(phys); | |
95 | ||
96 | for (i = 7; i >= 0; i--) { | |
97 | block = 1 << (i + 3); | |
98 | if (cnt >= block && !(pte & (block - 1))) | |
99 | break; | |
100 | } | |
101 | offset_l |= (i << 7); | |
102 | ||
103 | phys += block << (vma->node->type - 3); | |
104 | cnt -= block; | |
8f7286f8 BS |
105 | if (comp) { |
106 | u32 tag = mem->tag->start + ((delta >> 16) * comp); | |
107 | offset_h |= (tag << 17); | |
108 | delta += block << (vma->node->type - 3); | |
109 | } | |
a11c3198 BS |
110 | |
111 | while (block) { | |
112 | nv_wo32(pgt, pte + 0, offset_l); | |
113 | nv_wo32(pgt, pte + 4, offset_h); | |
114 | pte += 8; | |
115 | block -= 8; | |
116 | } | |
117 | } | |
118 | } | |
119 | ||
120 | void | |
121 | nv50_vm_map_sg(struct nouveau_vma *vma, struct nouveau_gpuobj *pgt, | |
26c0c9e3 | 122 | struct nouveau_mem *mem, u32 pte, u32 cnt, dma_addr_t *list) |
a11c3198 | 123 | { |
990449c7 | 124 | u32 target = (vma->access & NV_MEM_ACCESS_NOSNOOP) ? 3 : 2; |
a11c3198 BS |
125 | pte <<= 3; |
126 | while (cnt--) { | |
990449c7 | 127 | u64 phys = vm_addr(vma, (u64)*list++, mem->memtype, target); |
a11c3198 BS |
128 | nv_wo32(pgt, pte + 0, lower_32_bits(phys)); |
129 | nv_wo32(pgt, pte + 4, upper_32_bits(phys)); | |
130 | pte += 8; | |
131 | } | |
132 | } | |
133 | ||
134 | void | |
135 | nv50_vm_unmap(struct nouveau_gpuobj *pgt, u32 pte, u32 cnt) | |
136 | { | |
137 | pte <<= 3; | |
138 | while (cnt--) { | |
139 | nv_wo32(pgt, pte + 0, 0x00000000); | |
140 | nv_wo32(pgt, pte + 4, 0x00000000); | |
141 | pte += 8; | |
142 | } | |
143 | } | |
144 | ||
145 | void | |
146 | nv50_vm_flush(struct nouveau_vm *vm) | |
147 | { | |
148 | struct drm_nouveau_private *dev_priv = vm->dev->dev_private; | |
149 | struct nouveau_instmem_engine *pinstmem = &dev_priv->engine.instmem; | |
6dfdd7a6 | 150 | int i; |
a11c3198 BS |
151 | |
152 | pinstmem->flush(vm->dev); | |
4c136142 BS |
153 | |
154 | /* BAR */ | |
b79181cb | 155 | if (vm == dev_priv->bar1_vm || vm == dev_priv->bar3_vm) { |
4c136142 BS |
156 | nv50_vm_flush_engine(vm->dev, 6); |
157 | return; | |
158 | } | |
159 | ||
6dfdd7a6 BS |
160 | for (i = 0; i < NVOBJ_ENGINE_NR; i++) { |
161 | if (atomic_read(&vm->engref[i])) | |
162 | dev_priv->eng[i]->tlb_flush(vm->dev, i); | |
163 | } | |
a11c3198 BS |
164 | } |
165 | ||
166 | void | |
167 | nv50_vm_flush_engine(struct drm_device *dev, int engine) | |
168 | { | |
6f70a4c3 | 169 | struct drm_nouveau_private *dev_priv = dev->dev_private; |
04eb34a4 | 170 | unsigned long flags; |
6f70a4c3 | 171 | |
04eb34a4 | 172 | spin_lock_irqsave(&dev_priv->vm_lock, flags); |
a11c3198 BS |
173 | nv_wr32(dev, 0x100c80, (engine << 16) | 1); |
174 | if (!nv_wait(dev, 0x100c80, 0x00000001, 0x00000000)) | |
175 | NV_ERROR(dev, "vm flush timeout: engine %d\n", engine); | |
04eb34a4 | 176 | spin_unlock_irqrestore(&dev_priv->vm_lock, flags); |
a11c3198 | 177 | } |