License cleanup: add SPDX GPL-2.0 license identifier to files with no license
[linux-block.git] / drivers / gpu / drm / nouveau / nouveau_drv.h
CommitLineData
b2441318 1/* SPDX-License-Identifier: GPL-2.0 */
4dc28134
BS
2#ifndef __NOUVEAU_DRV_H__
3#define __NOUVEAU_DRV_H__
94580299 4
77145f1c
BS
5#define DRIVER_AUTHOR "Nouveau Project"
6#define DRIVER_EMAIL "nouveau@lists.freedesktop.org"
7
8#define DRIVER_NAME "nouveau"
9#define DRIVER_DESC "nVidia Riva/TNT/GeForce/Quadro/Tesla"
10#define DRIVER_DATE "20120801"
11
12#define DRIVER_MAJOR 1
a3c1ff87 13#define DRIVER_MINOR 3
79ef5dca 14#define DRIVER_PATCHLEVEL 1
142c21b8
CB
15
16/*
17 * 1.1.1:
18 * - added support for tiled system memory buffer objects
19 * - added support for NOUVEAU_GETPARAM_GRAPH_UNITS on [nvc0,nve0].
20 * - added support for compressed memory storage types on [nvc0,nve0].
21 * - added support for software methods 0x600,0x644,0x6ac on nvc0
22 * to control registers on the MPs to enable performance counters,
23 * and to control the warp error enable mask (OpenGL requires out of
24 * bounds access to local memory to be silently ignored / return 0).
7820e5ee
MK
25 * 1.1.2:
26 * - fixes multiple bugs in flip completion events and timestamping
27111a23
BS
27 * 1.2.0:
28 * - object api exposed to userspace
29 * - fermi,kepler,maxwell zbc
055dffdf
ML
30 * 1.2.1:
31 * - allow concurrent access to bo's mapped read/write.
82452755
BS
32 * 1.2.2:
33 * - add NOUVEAU_GEM_DOMAIN_COHERENT flag
a3c1ff87
BS
34 * 1.3.0:
35 * - NVIF ABI modified, safe because only (current) users are test
36 * programs that get directly linked with NVKM.
79ef5dca
BS
37 * 1.3.1:
38 * - implemented limited ABI16/NVIF interop
142c21b8 39 */
77145f1c 40
3a6536c5
HG
41#include <linux/notifier.h>
42
0ad72863
BS
43#include <nvif/client.h>
44#include <nvif/device.h>
f5e55187 45#include <nvif/ioctl.h>
0ad72863 46
ae95621b 47#include <drm/drmP.h>
94580299 48
612a9aab
LT
49#include <drm/ttm/ttm_bo_api.h>
50#include <drm/ttm/ttm_bo_driver.h>
51#include <drm/ttm/ttm_placement.h>
52#include <drm/ttm/ttm_memory.h>
53#include <drm/ttm/ttm_module.h>
54#include <drm/ttm/ttm_page_alloc.h>
ebb945a9 55
a4e610b5
BS
56#include "uapi/drm/nouveau_drm.h"
57
ebb945a9 58struct nouveau_channel;
8ba9ff11 59struct platform_device;
ebb945a9
BS
60
61#define DRM_FILE_PAGE_OFFSET (0x100000000ULL >> PAGE_SHIFT)
62
ebb945a9 63#include "nouveau_fence.h"
77145f1c 64#include "nouveau_bios.h"
ebb945a9
BS
65
66struct nouveau_drm_tile {
67 struct nouveau_fence *fence;
68 bool used;
69};
70
0ad72863 71enum nouveau_drm_object_route {
f5e55187 72 NVDRM_OBJECT_NVIF = NVIF_IOCTL_V0_OWNER_NVIF,
0ad72863
BS
73 NVDRM_OBJECT_USIF,
74 NVDRM_OBJECT_ABI16,
f5e55187 75 NVDRM_OBJECT_ANY = NVIF_IOCTL_V0_OWNER_ANY,
0ad72863
BS
76};
77
78enum nouveau_drm_notify_route {
79 NVDRM_NOTIFY_NVIF = 0,
80 NVDRM_NOTIFY_USIF
81};
82
94580299 83enum nouveau_drm_handle {
26fdd78c 84 NVDRM_CHAN = 0xcccc0000, /* |= client chid */
69a6146d 85 NVDRM_NVSW = 0x55550000,
94580299
BS
86};
87
88struct nouveau_cli {
0ad72863 89 struct nvif_client base;
20d8a88e
BS
90 struct drm_device *dev;
91 struct mutex mutex;
92
1167c6bc
BS
93 struct nvif_device device;
94
be83cd4e 95 struct nvkm_vm *vm; /*XXX*/
94580299 96 struct list_head head;
ebb945a9 97 void *abi16;
27111a23
BS
98 struct list_head objects;
99 struct list_head notifys;
9ad97ede 100 char name[32];
94580299
BS
101};
102
ebb945a9
BS
103static inline struct nouveau_cli *
104nouveau_cli(struct drm_file *fpriv)
105{
106 return fpriv ? fpriv->driver_priv : NULL;
107}
108
967e7bde 109#include <nvif/object.h>
967e7bde 110#include <nvif/device.h>
db2bec18 111
94580299
BS
112struct nouveau_drm {
113 struct nouveau_cli client;
114 struct drm_device *dev;
115
94580299 116 struct list_head clients;
cb75d97e
BS
117
118 struct {
340b0e7c 119 struct agp_bridge_data *bridge;
cb75d97e
BS
120 u32 base;
121 u32 size;
340b0e7c 122 bool cma;
cb75d97e 123 } agp;
ebb945a9
BS
124
125 /* TTM interface support */
126 struct {
127 struct drm_global_reference mem_global_ref;
128 struct ttm_bo_global_ref bo_global_ref;
129 struct ttm_bo_device bdev;
130 atomic_t validate_sequence;
131 int (*move)(struct nouveau_channel *,
132 struct ttm_buffer_object *,
133 struct ttm_mem_reg *, struct ttm_mem_reg *);
1bb3f6a2 134 struct nouveau_channel *chan;
0ad72863 135 struct nvif_object copy;
ebb945a9
BS
136 int mtrr;
137 } ttm;
138
139 /* GEM interface support */
140 struct {
141 u64 vram_available;
142 u64 gart_available;
143 } gem;
144
145 /* synchronisation */
146 void *fence;
147
148 /* context for accelerated drm-internal operations */
49981046 149 struct nouveau_channel *cechan;
ebb945a9 150 struct nouveau_channel *channel;
be83cd4e 151 struct nvkm_gpuobj *notify;
ebb945a9 152 struct nouveau_fbdev *fbcon;
0ad72863
BS
153 struct nvif_object nvsw;
154 struct nvif_object ntfy;
898a2b32 155 struct nvif_notify flip;
ebb945a9
BS
156
157 /* nv10-nv40 tiling regions */
158 struct {
159 struct nouveau_drm_tile reg[15];
160 spinlock_t lock;
161 } tile;
51a3d342 162
77145f1c
BS
163 /* modesetting */
164 struct nvbios vbios;
165 struct nouveau_display *display;
51a3d342 166 struct backlight_device *backlight;
db1a0ae2 167 struct list_head bl_connectors;
81280d0e 168 struct work_struct hpd_work;
15266ae3
LP
169 struct work_struct fbcon_work;
170 int fbcon_new_state;
3a6536c5
HG
171#ifdef CONFIG_ACPI
172 struct notifier_block acpi_nb;
3a6536c5 173#endif
77145f1c
BS
174
175 /* power management */
b9ed919f 176 struct nouveau_hwmon *hwmon;
b126a200 177 struct nouveau_debugfs *debugfs;
5addcf0a 178
8d021d71
MP
179 /* led management */
180 struct nouveau_led *led;
181
5addcf0a
DA
182 /* display power reference */
183 bool have_disp_power_ref;
184
185 struct dev_pm_domain vga_pm_domain;
186 struct pci_dev *hdmi_device;
94580299
BS
187};
188
ebb945a9
BS
189static inline struct nouveau_drm *
190nouveau_drm(struct drm_device *dev)
191{
77145f1c
BS
192 return dev->dev_private;
193}
194
2d8b9ccb
DA
195int nouveau_pmops_suspend(struct device *);
196int nouveau_pmops_resume(struct device *);
321f5c5f 197bool nouveau_pmops_runtime(void);
94580299 198
e396ecd1
AC
199#include <nvkm/core/tegra.h>
200
8ba9ff11 201struct drm_device *
e396ecd1
AC
202nouveau_platform_device_create(const struct nvkm_device_tegra_func *,
203 struct platform_device *, struct nvkm_device **);
8ba9ff11
AC
204void nouveau_drm_device_remove(struct drm_device *dev);
205
fa2bade9
BS
206#define NV_PRINTK(l,c,f,a...) do { \
207 struct nouveau_cli *_cli = (c); \
9ad97ede 208 dev_##l(_cli->dev->dev, "%s: "f, _cli->name, ##a); \
fa2bade9 209} while(0)
9ad97ede
BS
210#define NV_FATAL(drm,f,a...) NV_PRINTK(crit, &(drm)->client, f, ##a)
211#define NV_ERROR(drm,f,a...) NV_PRINTK(err, &(drm)->client, f, ##a)
fa2bade9
BS
212#define NV_WARN(drm,f,a...) NV_PRINTK(warn, &(drm)->client, f, ##a)
213#define NV_INFO(drm,f,a...) NV_PRINTK(info, &(drm)->client, f, ##a)
9ad97ede
BS
214#define NV_DEBUG(drm,f,a...) do { \
215 if (unlikely(drm_debug & DRM_UT_DRIVER)) \
216 NV_PRINTK(info, &(drm)->client, f, ##a); \
217} while(0)
3dbd036b
BS
218#define NV_ATOMIC(drm,f,a...) do { \
219 if (unlikely(drm_debug & DRM_UT_ATOMIC)) \
220 NV_PRINTK(info, &(drm)->client, f, ##a); \
221} while(0)
94580299 222
9430738d
BS
223extern int nouveau_modeset;
224
94580299 225#endif