Merge branch 'pm-cpuidle'
[linux-block.git] / drivers / gpu / drm / nouveau / core / subdev / mc / nvc0.c
CommitLineData
7d9115de
BS
1/*
2 * Copyright 2012 Red Hat Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 * Authors: Ben Skeggs
23 */
24
25#include <subdev/mc.h>
26
27struct nvc0_mc_priv {
28 struct nouveau_mc base;
29};
30
31static const struct nouveau_mc_intr
32nvc0_mc_intr[] = {
33 { 0x00000001, NVDEV_ENGINE_PPP },
34 { 0x00000020, NVDEV_ENGINE_COPY0 },
35 { 0x00000040, NVDEV_ENGINE_COPY1 },
aca78e91 36 { 0x00000080, NVDEV_ENGINE_COPY2 },
7d9115de
BS
37 { 0x00000100, NVDEV_ENGINE_FIFO },
38 { 0x00001000, NVDEV_ENGINE_GR },
39 { 0x00008000, NVDEV_ENGINE_BSP },
a10220bb 40 { 0x00040000, NVDEV_SUBDEV_THERM },
a7416d0d 41 { 0x00020000, NVDEV_ENGINE_VP },
7d9115de
BS
42 { 0x00100000, NVDEV_SUBDEV_TIMER },
43 { 0x00200000, NVDEV_SUBDEV_GPIO },
861d2107 44 { 0x02000000, NVDEV_SUBDEV_LTCG },
7d9115de 45 { 0x04000000, NVDEV_ENGINE_DISP },
a10220bb 46 { 0x10000000, NVDEV_SUBDEV_BUS },
2c1a425e 47 { 0x40000000, NVDEV_SUBDEV_IBUS },
7d9115de
BS
48 { 0x80000000, NVDEV_ENGINE_SW },
49 {},
50};
51
52static int
53nvc0_mc_ctor(struct nouveau_object *parent, struct nouveau_object *engine,
54 struct nouveau_oclass *oclass, void *data, u32 size,
55 struct nouveau_object **pobject)
56{
57 struct nvc0_mc_priv *priv;
58 int ret;
59
6ff8c76a 60 ret = nouveau_mc_create(parent, engine, oclass, nvc0_mc_intr, &priv);
7d9115de
BS
61 *pobject = nv_object(priv);
62 if (ret)
63 return ret;
64
7d9115de
BS
65 return 0;
66}
67
68struct nouveau_oclass
69nvc0_mc_oclass = {
70 .handle = NV_SUBDEV(MC, 0xc0),
71 .ofuncs = &(struct nouveau_ofuncs) {
72 .ctor = nvc0_mc_ctor,
73 .dtor = _nouveau_mc_dtor,
74 .init = nv50_mc_init,
75 .fini = _nouveau_mc_fini,
76 },
77};