Commit | Line | Data |
---|---|---|
79e53945 JB |
1 | /* |
2 | * Copyright 2006 Dave Airlie <airlied@linux.ie> | |
3 | * Copyright © 2006-2007 Intel Corporation | |
4 | * Jesse Barnes <jesse.barnes@intel.com> | |
5 | * | |
6 | * Permission is hereby granted, free of charge, to any person obtaining a | |
7 | * copy of this software and associated documentation files (the "Software"), | |
8 | * to deal in the Software without restriction, including without limitation | |
9 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
10 | * and/or sell copies of the Software, and to permit persons to whom the | |
11 | * Software is furnished to do so, subject to the following conditions: | |
12 | * | |
13 | * The above copyright notice and this permission notice (including the next | |
14 | * paragraph) shall be included in all copies or substantial portions of the | |
15 | * Software. | |
16 | * | |
17 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
18 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
19 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
20 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
21 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
22 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER | |
23 | * DEALINGS IN THE SOFTWARE. | |
24 | * | |
25 | * Authors: | |
26 | * Eric Anholt <eric@anholt.net> | |
27 | */ | |
28 | #include <linux/i2c.h> | |
5a0e3ad6 | 29 | #include <linux/slab.h> |
79e53945 | 30 | #include <linux/delay.h> |
2d1a8a48 | 31 | #include <linux/export.h> |
760285e7 DH |
32 | #include <drm/drmP.h> |
33 | #include <drm/drm_crtc.h> | |
34 | #include <drm/drm_edid.h> | |
ea5b213a | 35 | #include "intel_drv.h" |
760285e7 | 36 | #include <drm/i915_drm.h> |
79e53945 JB |
37 | #include "i915_drv.h" |
38 | #include "intel_sdvo_regs.h" | |
39 | ||
14571b4c ZW |
40 | #define SDVO_TMDS_MASK (SDVO_OUTPUT_TMDS0 | SDVO_OUTPUT_TMDS1) |
41 | #define SDVO_RGB_MASK (SDVO_OUTPUT_RGB0 | SDVO_OUTPUT_RGB1) | |
42 | #define SDVO_LVDS_MASK (SDVO_OUTPUT_LVDS0 | SDVO_OUTPUT_LVDS1) | |
a0b1c7a5 | 43 | #define SDVO_TV_MASK (SDVO_OUTPUT_CVBS0 | SDVO_OUTPUT_SVID0 | SDVO_OUTPUT_YPRPB0) |
14571b4c ZW |
44 | |
45 | #define SDVO_OUTPUT_MASK (SDVO_TMDS_MASK | SDVO_RGB_MASK | SDVO_LVDS_MASK |\ | |
0206e353 | 46 | SDVO_TV_MASK) |
14571b4c ZW |
47 | |
48 | #define IS_TV(c) (c->output_flag & SDVO_TV_MASK) | |
13946743 | 49 | #define IS_TMDS(c) (c->output_flag & SDVO_TMDS_MASK) |
14571b4c | 50 | #define IS_LVDS(c) (c->output_flag & SDVO_LVDS_MASK) |
32aad86f | 51 | #define IS_TV_OR_LVDS(c) (c->output_flag & (SDVO_TV_MASK | SDVO_LVDS_MASK)) |
52220085 | 52 | #define IS_DIGITAL(c) (c->output_flag & (SDVO_TMDS_MASK | SDVO_LVDS_MASK)) |
14571b4c | 53 | |
79e53945 | 54 | |
2e88e40b | 55 | static const char *tv_format_names[] = { |
ce6feabd ZY |
56 | "NTSC_M" , "NTSC_J" , "NTSC_443", |
57 | "PAL_B" , "PAL_D" , "PAL_G" , | |
58 | "PAL_H" , "PAL_I" , "PAL_M" , | |
59 | "PAL_N" , "PAL_NC" , "PAL_60" , | |
60 | "SECAM_B" , "SECAM_D" , "SECAM_G" , | |
61 | "SECAM_K" , "SECAM_K1", "SECAM_L" , | |
62 | "SECAM_60" | |
63 | }; | |
64 | ||
65 | #define TV_FORMAT_NUM (sizeof(tv_format_names) / sizeof(*tv_format_names)) | |
66 | ||
ea5b213a CW |
67 | struct intel_sdvo { |
68 | struct intel_encoder base; | |
69 | ||
f899fc64 | 70 | struct i2c_adapter *i2c; |
f9c10a9b | 71 | u8 slave_addr; |
e2f0ba97 | 72 | |
e957d772 CW |
73 | struct i2c_adapter ddc; |
74 | ||
e2f0ba97 | 75 | /* Register for the SDVO device: SDVOB or SDVOC */ |
eef4eacb | 76 | uint32_t sdvo_reg; |
79e53945 | 77 | |
e2f0ba97 JB |
78 | /* Active outputs controlled by this SDVO output */ |
79 | uint16_t controlled_output; | |
79e53945 | 80 | |
e2f0ba97 JB |
81 | /* |
82 | * Capabilities of the SDVO device returned by | |
19d415a2 | 83 | * intel_sdvo_get_capabilities() |
e2f0ba97 | 84 | */ |
79e53945 | 85 | struct intel_sdvo_caps caps; |
e2f0ba97 JB |
86 | |
87 | /* Pixel clock limitations reported by the SDVO device, in kHz */ | |
79e53945 JB |
88 | int pixel_clock_min, pixel_clock_max; |
89 | ||
fb7a46f3 | 90 | /* |
91 | * For multiple function SDVO device, | |
92 | * this is for current attached outputs. | |
93 | */ | |
94 | uint16_t attached_output; | |
95 | ||
cc68c81a SF |
96 | /* |
97 | * Hotplug activation bits for this device | |
98 | */ | |
5fa7ac9c | 99 | uint16_t hotplug_active; |
cc68c81a | 100 | |
e953fd7b CW |
101 | /** |
102 | * This is used to select the color range of RBG outputs in HDMI mode. | |
103 | * It is only valid when using TMDS encoding and 8 bit per color mode. | |
104 | */ | |
105 | uint32_t color_range; | |
55bc60db | 106 | bool color_range_auto; |
e953fd7b | 107 | |
e2f0ba97 JB |
108 | /** |
109 | * This is set if we're going to treat the device as TV-out. | |
110 | * | |
111 | * While we have these nice friendly flags for output types that ought | |
112 | * to decide this for us, the S-Video output on our HDMI+S-Video card | |
113 | * shows up as RGB1 (VGA). | |
114 | */ | |
115 | bool is_tv; | |
116 | ||
eef4eacb DV |
117 | /* On different gens SDVOB is at different places. */ |
118 | bool is_sdvob; | |
119 | ||
ce6feabd | 120 | /* This is for current tv format name */ |
40039750 | 121 | int tv_format_index; |
ce6feabd | 122 | |
e2f0ba97 JB |
123 | /** |
124 | * This is set if we treat the device as HDMI, instead of DVI. | |
125 | */ | |
126 | bool is_hdmi; | |
da79de97 CW |
127 | bool has_hdmi_monitor; |
128 | bool has_hdmi_audio; | |
abedc077 | 129 | bool rgb_quant_range_selectable; |
12682a97 | 130 | |
7086c87f | 131 | /** |
6c9547ff CW |
132 | * This is set if we detect output of sdvo device as LVDS and |
133 | * have a valid fixed mode to use with the panel. | |
7086c87f ML |
134 | */ |
135 | bool is_lvds; | |
e2f0ba97 | 136 | |
12682a97 | 137 | /** |
138 | * This is sdvo fixed pannel mode pointer | |
139 | */ | |
140 | struct drm_display_mode *sdvo_lvds_fixed_mode; | |
141 | ||
c751ce4f | 142 | /* DDC bus used by this SDVO encoder */ |
e2f0ba97 | 143 | uint8_t ddc_bus; |
e751823d EE |
144 | |
145 | /* | |
146 | * the sdvo flag gets lost in round trip: dtd->adjusted_mode->dtd | |
147 | */ | |
148 | uint8_t dtd_sdvo_flags; | |
14571b4c ZW |
149 | }; |
150 | ||
151 | struct intel_sdvo_connector { | |
615fb93f CW |
152 | struct intel_connector base; |
153 | ||
14571b4c ZW |
154 | /* Mark the type of connector */ |
155 | uint16_t output_flag; | |
156 | ||
c3e5f67b | 157 | enum hdmi_force_audio force_audio; |
7f36e7ed | 158 | |
14571b4c | 159 | /* This contains all current supported TV format */ |
40039750 | 160 | u8 tv_format_supported[TV_FORMAT_NUM]; |
14571b4c | 161 | int format_supported_num; |
c5521706 | 162 | struct drm_property *tv_format; |
14571b4c | 163 | |
b9219c5e | 164 | /* add the property for the SDVO-TV */ |
c5521706 CW |
165 | struct drm_property *left; |
166 | struct drm_property *right; | |
167 | struct drm_property *top; | |
168 | struct drm_property *bottom; | |
169 | struct drm_property *hpos; | |
170 | struct drm_property *vpos; | |
171 | struct drm_property *contrast; | |
172 | struct drm_property *saturation; | |
173 | struct drm_property *hue; | |
174 | struct drm_property *sharpness; | |
175 | struct drm_property *flicker_filter; | |
176 | struct drm_property *flicker_filter_adaptive; | |
177 | struct drm_property *flicker_filter_2d; | |
178 | struct drm_property *tv_chroma_filter; | |
179 | struct drm_property *tv_luma_filter; | |
e044218a | 180 | struct drm_property *dot_crawl; |
b9219c5e ZY |
181 | |
182 | /* add the property for the SDVO-TV/LVDS */ | |
c5521706 | 183 | struct drm_property *brightness; |
b9219c5e ZY |
184 | |
185 | /* Add variable to record current setting for the above property */ | |
186 | u32 left_margin, right_margin, top_margin, bottom_margin; | |
c5521706 | 187 | |
b9219c5e ZY |
188 | /* this is to get the range of margin.*/ |
189 | u32 max_hscan, max_vscan; | |
190 | u32 max_hpos, cur_hpos; | |
191 | u32 max_vpos, cur_vpos; | |
192 | u32 cur_brightness, max_brightness; | |
193 | u32 cur_contrast, max_contrast; | |
194 | u32 cur_saturation, max_saturation; | |
195 | u32 cur_hue, max_hue; | |
c5521706 CW |
196 | u32 cur_sharpness, max_sharpness; |
197 | u32 cur_flicker_filter, max_flicker_filter; | |
198 | u32 cur_flicker_filter_adaptive, max_flicker_filter_adaptive; | |
199 | u32 cur_flicker_filter_2d, max_flicker_filter_2d; | |
200 | u32 cur_tv_chroma_filter, max_tv_chroma_filter; | |
201 | u32 cur_tv_luma_filter, max_tv_luma_filter; | |
e044218a | 202 | u32 cur_dot_crawl, max_dot_crawl; |
79e53945 JB |
203 | }; |
204 | ||
8aca63aa | 205 | static struct intel_sdvo *to_sdvo(struct intel_encoder *encoder) |
ea5b213a | 206 | { |
8aca63aa | 207 | return container_of(encoder, struct intel_sdvo, base); |
ea5b213a CW |
208 | } |
209 | ||
df0e9248 CW |
210 | static struct intel_sdvo *intel_attached_sdvo(struct drm_connector *connector) |
211 | { | |
8aca63aa | 212 | return to_sdvo(intel_attached_encoder(connector)); |
df0e9248 CW |
213 | } |
214 | ||
615fb93f CW |
215 | static struct intel_sdvo_connector *to_intel_sdvo_connector(struct drm_connector *connector) |
216 | { | |
217 | return container_of(to_intel_connector(connector), struct intel_sdvo_connector, base); | |
218 | } | |
219 | ||
fb7a46f3 | 220 | static bool |
ea5b213a | 221 | intel_sdvo_output_setup(struct intel_sdvo *intel_sdvo, uint16_t flags); |
32aad86f CW |
222 | static bool |
223 | intel_sdvo_tv_create_property(struct intel_sdvo *intel_sdvo, | |
224 | struct intel_sdvo_connector *intel_sdvo_connector, | |
225 | int type); | |
226 | static bool | |
227 | intel_sdvo_create_enhance_property(struct intel_sdvo *intel_sdvo, | |
228 | struct intel_sdvo_connector *intel_sdvo_connector); | |
fb7a46f3 | 229 | |
79e53945 JB |
230 | /** |
231 | * Writes the SDVOB or SDVOC with the given value, but always writes both | |
232 | * SDVOB and SDVOC to work around apparent hardware issues (according to | |
233 | * comments in the BIOS). | |
234 | */ | |
ea5b213a | 235 | static void intel_sdvo_write_sdvox(struct intel_sdvo *intel_sdvo, u32 val) |
79e53945 | 236 | { |
4ef69c7a | 237 | struct drm_device *dev = intel_sdvo->base.base.dev; |
79e53945 | 238 | struct drm_i915_private *dev_priv = dev->dev_private; |
79e53945 JB |
239 | u32 bval = val, cval = val; |
240 | int i; | |
241 | ||
ea5b213a CW |
242 | if (intel_sdvo->sdvo_reg == PCH_SDVOB) { |
243 | I915_WRITE(intel_sdvo->sdvo_reg, val); | |
244 | I915_READ(intel_sdvo->sdvo_reg); | |
461ed3ca ZY |
245 | return; |
246 | } | |
247 | ||
e2debe91 PZ |
248 | if (intel_sdvo->sdvo_reg == GEN3_SDVOB) |
249 | cval = I915_READ(GEN3_SDVOC); | |
250 | else | |
251 | bval = I915_READ(GEN3_SDVOB); | |
252 | ||
79e53945 JB |
253 | /* |
254 | * Write the registers twice for luck. Sometimes, | |
255 | * writing them only once doesn't appear to 'stick'. | |
256 | * The BIOS does this too. Yay, magic | |
257 | */ | |
258 | for (i = 0; i < 2; i++) | |
259 | { | |
e2debe91 PZ |
260 | I915_WRITE(GEN3_SDVOB, bval); |
261 | I915_READ(GEN3_SDVOB); | |
262 | I915_WRITE(GEN3_SDVOC, cval); | |
263 | I915_READ(GEN3_SDVOC); | |
79e53945 JB |
264 | } |
265 | } | |
266 | ||
32aad86f | 267 | static bool intel_sdvo_read_byte(struct intel_sdvo *intel_sdvo, u8 addr, u8 *ch) |
79e53945 | 268 | { |
79e53945 JB |
269 | struct i2c_msg msgs[] = { |
270 | { | |
e957d772 | 271 | .addr = intel_sdvo->slave_addr, |
79e53945 JB |
272 | .flags = 0, |
273 | .len = 1, | |
e957d772 | 274 | .buf = &addr, |
79e53945 JB |
275 | }, |
276 | { | |
e957d772 | 277 | .addr = intel_sdvo->slave_addr, |
79e53945 JB |
278 | .flags = I2C_M_RD, |
279 | .len = 1, | |
e957d772 | 280 | .buf = ch, |
79e53945 JB |
281 | } |
282 | }; | |
32aad86f | 283 | int ret; |
79e53945 | 284 | |
f899fc64 | 285 | if ((ret = i2c_transfer(intel_sdvo->i2c, msgs, 2)) == 2) |
79e53945 | 286 | return true; |
79e53945 | 287 | |
8a4c47f3 | 288 | DRM_DEBUG_KMS("i2c transfer returned %d\n", ret); |
79e53945 JB |
289 | return false; |
290 | } | |
291 | ||
79e53945 JB |
292 | #define SDVO_CMD_NAME_ENTRY(cmd) {cmd, #cmd} |
293 | /** Mapping of command numbers to names, for debug output */ | |
005568be | 294 | static const struct _sdvo_cmd_name { |
e2f0ba97 | 295 | u8 cmd; |
2e88e40b | 296 | const char *name; |
79e53945 | 297 | } sdvo_cmd_names[] = { |
0206e353 AJ |
298 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_RESET), |
299 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_DEVICE_CAPS), | |
300 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_FIRMWARE_REV), | |
301 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_TRAINED_INPUTS), | |
302 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_ACTIVE_OUTPUTS), | |
303 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_ACTIVE_OUTPUTS), | |
304 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_IN_OUT_MAP), | |
305 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_IN_OUT_MAP), | |
306 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_ATTACHED_DISPLAYS), | |
307 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HOT_PLUG_SUPPORT), | |
308 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_ACTIVE_HOT_PLUG), | |
309 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_ACTIVE_HOT_PLUG), | |
310 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_INTERRUPT_EVENT_SOURCE), | |
311 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_TARGET_INPUT), | |
312 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_TARGET_OUTPUT), | |
313 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_INPUT_TIMINGS_PART1), | |
314 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_INPUT_TIMINGS_PART2), | |
315 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_INPUT_TIMINGS_PART1), | |
316 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_INPUT_TIMINGS_PART2), | |
317 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_INPUT_TIMINGS_PART1), | |
318 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_OUTPUT_TIMINGS_PART1), | |
319 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_OUTPUT_TIMINGS_PART2), | |
320 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_OUTPUT_TIMINGS_PART1), | |
321 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_OUTPUT_TIMINGS_PART2), | |
322 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_CREATE_PREFERRED_INPUT_TIMING), | |
323 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_PREFERRED_INPUT_TIMING_PART1), | |
324 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_PREFERRED_INPUT_TIMING_PART2), | |
325 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_INPUT_PIXEL_CLOCK_RANGE), | |
326 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_OUTPUT_PIXEL_CLOCK_RANGE), | |
327 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SUPPORTED_CLOCK_RATE_MULTS), | |
328 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_CLOCK_RATE_MULT), | |
329 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_CLOCK_RATE_MULT), | |
330 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SUPPORTED_TV_FORMATS), | |
331 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_TV_FORMAT), | |
332 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_TV_FORMAT), | |
333 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SUPPORTED_POWER_STATES), | |
334 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_POWER_STATE), | |
335 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_ENCODER_POWER_STATE), | |
336 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_DISPLAY_POWER_STATE), | |
337 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_CONTROL_BUS_SWITCH), | |
338 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SDTV_RESOLUTION_SUPPORT), | |
339 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SCALED_HDTV_RESOLUTION_SUPPORT), | |
340 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SUPPORTED_ENHANCEMENTS), | |
341 | ||
342 | /* Add the op code for SDVO enhancements */ | |
343 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_HPOS), | |
344 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HPOS), | |
345 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HPOS), | |
346 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_VPOS), | |
347 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_VPOS), | |
348 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_VPOS), | |
349 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_SATURATION), | |
350 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SATURATION), | |
351 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_SATURATION), | |
352 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_HUE), | |
353 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HUE), | |
354 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HUE), | |
355 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_CONTRAST), | |
356 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_CONTRAST), | |
357 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_CONTRAST), | |
358 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_BRIGHTNESS), | |
359 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_BRIGHTNESS), | |
360 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_BRIGHTNESS), | |
361 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_OVERSCAN_H), | |
362 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_OVERSCAN_H), | |
363 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_OVERSCAN_H), | |
364 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_OVERSCAN_V), | |
365 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_OVERSCAN_V), | |
366 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_OVERSCAN_V), | |
367 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_FLICKER_FILTER), | |
368 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_FLICKER_FILTER), | |
369 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_FLICKER_FILTER), | |
370 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_FLICKER_FILTER_ADAPTIVE), | |
371 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_FLICKER_FILTER_ADAPTIVE), | |
372 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_FLICKER_FILTER_ADAPTIVE), | |
373 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_FLICKER_FILTER_2D), | |
374 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_FLICKER_FILTER_2D), | |
375 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_FLICKER_FILTER_2D), | |
376 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_SHARPNESS), | |
377 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SHARPNESS), | |
378 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_SHARPNESS), | |
379 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_DOT_CRAWL), | |
380 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_DOT_CRAWL), | |
381 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_TV_CHROMA_FILTER), | |
382 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_TV_CHROMA_FILTER), | |
383 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_TV_CHROMA_FILTER), | |
384 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_MAX_TV_LUMA_FILTER), | |
385 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_TV_LUMA_FILTER), | |
386 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_TV_LUMA_FILTER), | |
387 | ||
388 | /* HDMI op code */ | |
389 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_SUPP_ENCODE), | |
390 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_ENCODE), | |
391 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_ENCODE), | |
392 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_PIXEL_REPLI), | |
393 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_PIXEL_REPLI), | |
394 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_COLORIMETRY_CAP), | |
395 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_COLORIMETRY), | |
396 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_COLORIMETRY), | |
397 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_AUDIO_ENCRYPT_PREFER), | |
398 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_AUDIO_STAT), | |
399 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_AUDIO_STAT), | |
400 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HBUF_INDEX), | |
401 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HBUF_INDEX), | |
402 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HBUF_INFO), | |
403 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HBUF_AV_SPLIT), | |
404 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HBUF_AV_SPLIT), | |
405 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HBUF_TXRATE), | |
406 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HBUF_TXRATE), | |
407 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_SET_HBUF_DATA), | |
408 | SDVO_CMD_NAME_ENTRY(SDVO_CMD_GET_HBUF_DATA), | |
79e53945 JB |
409 | }; |
410 | ||
eef4eacb | 411 | #define SDVO_NAME(svdo) ((svdo)->is_sdvob ? "SDVOB" : "SDVOC") |
79e53945 | 412 | |
ea5b213a | 413 | static void intel_sdvo_debug_write(struct intel_sdvo *intel_sdvo, u8 cmd, |
32aad86f | 414 | const void *args, int args_len) |
79e53945 | 415 | { |
84fcb469 DV |
416 | int i, pos = 0; |
417 | #define BUF_LEN 256 | |
418 | char buffer[BUF_LEN]; | |
419 | ||
420 | #define BUF_PRINT(args...) \ | |
421 | pos += snprintf(buffer + pos, max_t(int, BUF_LEN - pos, 0), args) | |
422 | ||
79e53945 | 423 | |
84fcb469 DV |
424 | for (i = 0; i < args_len; i++) { |
425 | BUF_PRINT("%02X ", ((u8 *)args)[i]); | |
426 | } | |
427 | for (; i < 8; i++) { | |
428 | BUF_PRINT(" "); | |
429 | } | |
04ad327f | 430 | for (i = 0; i < ARRAY_SIZE(sdvo_cmd_names); i++) { |
79e53945 | 431 | if (cmd == sdvo_cmd_names[i].cmd) { |
84fcb469 | 432 | BUF_PRINT("(%s)", sdvo_cmd_names[i].name); |
79e53945 JB |
433 | break; |
434 | } | |
435 | } | |
84fcb469 DV |
436 | if (i == ARRAY_SIZE(sdvo_cmd_names)) { |
437 | BUF_PRINT("(%02X)", cmd); | |
438 | } | |
439 | BUG_ON(pos >= BUF_LEN - 1); | |
440 | #undef BUF_PRINT | |
441 | #undef BUF_LEN | |
442 | ||
443 | DRM_DEBUG_KMS("%s: W: %02X %s\n", SDVO_NAME(intel_sdvo), cmd, buffer); | |
79e53945 | 444 | } |
79e53945 | 445 | |
e957d772 CW |
446 | static const char *cmd_status_names[] = { |
447 | "Power on", | |
448 | "Success", | |
449 | "Not supported", | |
450 | "Invalid arg", | |
451 | "Pending", | |
452 | "Target not specified", | |
453 | "Scaling not supported" | |
454 | }; | |
455 | ||
32aad86f CW |
456 | static bool intel_sdvo_write_cmd(struct intel_sdvo *intel_sdvo, u8 cmd, |
457 | const void *args, int args_len) | |
79e53945 | 458 | { |
3bf3f452 BW |
459 | u8 *buf, status; |
460 | struct i2c_msg *msgs; | |
461 | int i, ret = true; | |
462 | ||
0274df3e | 463 | /* Would be simpler to allocate both in one go ? */ |
5c67eeb6 | 464 | buf = kzalloc(args_len * 2 + 2, GFP_KERNEL); |
3bf3f452 BW |
465 | if (!buf) |
466 | return false; | |
467 | ||
468 | msgs = kcalloc(args_len + 3, sizeof(*msgs), GFP_KERNEL); | |
0274df3e AC |
469 | if (!msgs) { |
470 | kfree(buf); | |
3bf3f452 | 471 | return false; |
0274df3e | 472 | } |
79e53945 | 473 | |
ea5b213a | 474 | intel_sdvo_debug_write(intel_sdvo, cmd, args, args_len); |
79e53945 JB |
475 | |
476 | for (i = 0; i < args_len; i++) { | |
e957d772 CW |
477 | msgs[i].addr = intel_sdvo->slave_addr; |
478 | msgs[i].flags = 0; | |
479 | msgs[i].len = 2; | |
480 | msgs[i].buf = buf + 2 *i; | |
481 | buf[2*i + 0] = SDVO_I2C_ARG_0 - i; | |
482 | buf[2*i + 1] = ((u8*)args)[i]; | |
483 | } | |
484 | msgs[i].addr = intel_sdvo->slave_addr; | |
485 | msgs[i].flags = 0; | |
486 | msgs[i].len = 2; | |
487 | msgs[i].buf = buf + 2*i; | |
488 | buf[2*i + 0] = SDVO_I2C_OPCODE; | |
489 | buf[2*i + 1] = cmd; | |
490 | ||
491 | /* the following two are to read the response */ | |
492 | status = SDVO_I2C_CMD_STATUS; | |
493 | msgs[i+1].addr = intel_sdvo->slave_addr; | |
494 | msgs[i+1].flags = 0; | |
495 | msgs[i+1].len = 1; | |
496 | msgs[i+1].buf = &status; | |
497 | ||
498 | msgs[i+2].addr = intel_sdvo->slave_addr; | |
499 | msgs[i+2].flags = I2C_M_RD; | |
500 | msgs[i+2].len = 1; | |
501 | msgs[i+2].buf = &status; | |
502 | ||
503 | ret = i2c_transfer(intel_sdvo->i2c, msgs, i+3); | |
504 | if (ret < 0) { | |
505 | DRM_DEBUG_KMS("I2c transfer returned %d\n", ret); | |
3bf3f452 BW |
506 | ret = false; |
507 | goto out; | |
e957d772 CW |
508 | } |
509 | if (ret != i+3) { | |
510 | /* failure in I2C transfer */ | |
511 | DRM_DEBUG_KMS("I2c transfer returned %d/%d\n", ret, i+3); | |
3bf3f452 | 512 | ret = false; |
e957d772 CW |
513 | } |
514 | ||
3bf3f452 BW |
515 | out: |
516 | kfree(msgs); | |
517 | kfree(buf); | |
518 | return ret; | |
79e53945 JB |
519 | } |
520 | ||
b5c616a7 CW |
521 | static bool intel_sdvo_read_response(struct intel_sdvo *intel_sdvo, |
522 | void *response, int response_len) | |
79e53945 | 523 | { |
fc37381c | 524 | u8 retry = 15; /* 5 quick checks, followed by 10 long checks */ |
b5c616a7 | 525 | u8 status; |
84fcb469 DV |
526 | int i, pos = 0; |
527 | #define BUF_LEN 256 | |
528 | char buffer[BUF_LEN]; | |
79e53945 | 529 | |
d121a5d2 | 530 | |
b5c616a7 CW |
531 | /* |
532 | * The documentation states that all commands will be | |
533 | * processed within 15µs, and that we need only poll | |
534 | * the status byte a maximum of 3 times in order for the | |
535 | * command to be complete. | |
536 | * | |
537 | * Check 5 times in case the hardware failed to read the docs. | |
fc37381c CW |
538 | * |
539 | * Also beware that the first response by many devices is to | |
540 | * reply PENDING and stall for time. TVs are notorious for | |
541 | * requiring longer than specified to complete their replies. | |
542 | * Originally (in the DDX long ago), the delay was only ever 15ms | |
543 | * with an additional delay of 30ms applied for TVs added later after | |
544 | * many experiments. To accommodate both sets of delays, we do a | |
545 | * sequence of slow checks if the device is falling behind and fails | |
546 | * to reply within 5*15µs. | |
b5c616a7 | 547 | */ |
d121a5d2 CW |
548 | if (!intel_sdvo_read_byte(intel_sdvo, |
549 | SDVO_I2C_CMD_STATUS, | |
550 | &status)) | |
551 | goto log_fail; | |
552 | ||
1ad87e72 | 553 | while ((status == SDVO_CMD_STATUS_PENDING || |
46a3f4a3 | 554 | status == SDVO_CMD_STATUS_TARGET_NOT_SPECIFIED) && --retry) { |
fc37381c CW |
555 | if (retry < 10) |
556 | msleep(15); | |
557 | else | |
558 | udelay(15); | |
559 | ||
b5c616a7 CW |
560 | if (!intel_sdvo_read_byte(intel_sdvo, |
561 | SDVO_I2C_CMD_STATUS, | |
562 | &status)) | |
d121a5d2 CW |
563 | goto log_fail; |
564 | } | |
b5c616a7 | 565 | |
84fcb469 DV |
566 | #define BUF_PRINT(args...) \ |
567 | pos += snprintf(buffer + pos, max_t(int, BUF_LEN - pos, 0), args) | |
568 | ||
79e53945 | 569 | if (status <= SDVO_CMD_STATUS_SCALING_NOT_SUPP) |
84fcb469 | 570 | BUF_PRINT("(%s)", cmd_status_names[status]); |
79e53945 | 571 | else |
84fcb469 | 572 | BUF_PRINT("(??? %d)", status); |
79e53945 | 573 | |
b5c616a7 CW |
574 | if (status != SDVO_CMD_STATUS_SUCCESS) |
575 | goto log_fail; | |
79e53945 | 576 | |
b5c616a7 CW |
577 | /* Read the command response */ |
578 | for (i = 0; i < response_len; i++) { | |
579 | if (!intel_sdvo_read_byte(intel_sdvo, | |
580 | SDVO_I2C_RETURN_0 + i, | |
581 | &((u8 *)response)[i])) | |
582 | goto log_fail; | |
84fcb469 | 583 | BUF_PRINT(" %02X", ((u8 *)response)[i]); |
b5c616a7 | 584 | } |
84fcb469 DV |
585 | BUG_ON(pos >= BUF_LEN - 1); |
586 | #undef BUF_PRINT | |
587 | #undef BUF_LEN | |
588 | ||
589 | DRM_DEBUG_KMS("%s: R: %s\n", SDVO_NAME(intel_sdvo), buffer); | |
b5c616a7 | 590 | return true; |
79e53945 | 591 | |
b5c616a7 | 592 | log_fail: |
84fcb469 | 593 | DRM_DEBUG_KMS("%s: R: ... failed\n", SDVO_NAME(intel_sdvo)); |
b5c616a7 | 594 | return false; |
79e53945 JB |
595 | } |
596 | ||
b358d0a6 | 597 | static int intel_sdvo_get_pixel_multiplier(struct drm_display_mode *mode) |
79e53945 JB |
598 | { |
599 | if (mode->clock >= 100000) | |
600 | return 1; | |
601 | else if (mode->clock >= 50000) | |
602 | return 2; | |
603 | else | |
604 | return 4; | |
605 | } | |
606 | ||
e957d772 CW |
607 | static bool intel_sdvo_set_control_bus_switch(struct intel_sdvo *intel_sdvo, |
608 | u8 ddc_bus) | |
79e53945 | 609 | { |
d121a5d2 | 610 | /* This must be the immediately preceding write before the i2c xfer */ |
e957d772 CW |
611 | return intel_sdvo_write_cmd(intel_sdvo, |
612 | SDVO_CMD_SET_CONTROL_BUS_SWITCH, | |
613 | &ddc_bus, 1); | |
79e53945 JB |
614 | } |
615 | ||
32aad86f | 616 | static bool intel_sdvo_set_value(struct intel_sdvo *intel_sdvo, u8 cmd, const void *data, int len) |
79e53945 | 617 | { |
d121a5d2 CW |
618 | if (!intel_sdvo_write_cmd(intel_sdvo, cmd, data, len)) |
619 | return false; | |
620 | ||
621 | return intel_sdvo_read_response(intel_sdvo, NULL, 0); | |
32aad86f | 622 | } |
79e53945 | 623 | |
32aad86f CW |
624 | static bool |
625 | intel_sdvo_get_value(struct intel_sdvo *intel_sdvo, u8 cmd, void *value, int len) | |
626 | { | |
627 | if (!intel_sdvo_write_cmd(intel_sdvo, cmd, NULL, 0)) | |
628 | return false; | |
79e53945 | 629 | |
32aad86f CW |
630 | return intel_sdvo_read_response(intel_sdvo, value, len); |
631 | } | |
79e53945 | 632 | |
32aad86f CW |
633 | static bool intel_sdvo_set_target_input(struct intel_sdvo *intel_sdvo) |
634 | { | |
635 | struct intel_sdvo_set_target_input_args targets = {0}; | |
636 | return intel_sdvo_set_value(intel_sdvo, | |
637 | SDVO_CMD_SET_TARGET_INPUT, | |
638 | &targets, sizeof(targets)); | |
79e53945 JB |
639 | } |
640 | ||
641 | /** | |
642 | * Return whether each input is trained. | |
643 | * | |
644 | * This function is making an assumption about the layout of the response, | |
645 | * which should be checked against the docs. | |
646 | */ | |
ea5b213a | 647 | static bool intel_sdvo_get_trained_inputs(struct intel_sdvo *intel_sdvo, bool *input_1, bool *input_2) |
79e53945 JB |
648 | { |
649 | struct intel_sdvo_get_trained_inputs_response response; | |
79e53945 | 650 | |
1a3665c8 | 651 | BUILD_BUG_ON(sizeof(response) != 1); |
32aad86f CW |
652 | if (!intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_TRAINED_INPUTS, |
653 | &response, sizeof(response))) | |
79e53945 JB |
654 | return false; |
655 | ||
656 | *input_1 = response.input0_trained; | |
657 | *input_2 = response.input1_trained; | |
658 | return true; | |
659 | } | |
660 | ||
ea5b213a | 661 | static bool intel_sdvo_set_active_outputs(struct intel_sdvo *intel_sdvo, |
79e53945 JB |
662 | u16 outputs) |
663 | { | |
32aad86f CW |
664 | return intel_sdvo_set_value(intel_sdvo, |
665 | SDVO_CMD_SET_ACTIVE_OUTPUTS, | |
666 | &outputs, sizeof(outputs)); | |
79e53945 JB |
667 | } |
668 | ||
4ac41f47 DV |
669 | static bool intel_sdvo_get_active_outputs(struct intel_sdvo *intel_sdvo, |
670 | u16 *outputs) | |
671 | { | |
672 | return intel_sdvo_get_value(intel_sdvo, | |
673 | SDVO_CMD_GET_ACTIVE_OUTPUTS, | |
674 | outputs, sizeof(*outputs)); | |
675 | } | |
676 | ||
ea5b213a | 677 | static bool intel_sdvo_set_encoder_power_state(struct intel_sdvo *intel_sdvo, |
79e53945 JB |
678 | int mode) |
679 | { | |
32aad86f | 680 | u8 state = SDVO_ENCODER_STATE_ON; |
79e53945 JB |
681 | |
682 | switch (mode) { | |
683 | case DRM_MODE_DPMS_ON: | |
684 | state = SDVO_ENCODER_STATE_ON; | |
685 | break; | |
686 | case DRM_MODE_DPMS_STANDBY: | |
687 | state = SDVO_ENCODER_STATE_STANDBY; | |
688 | break; | |
689 | case DRM_MODE_DPMS_SUSPEND: | |
690 | state = SDVO_ENCODER_STATE_SUSPEND; | |
691 | break; | |
692 | case DRM_MODE_DPMS_OFF: | |
693 | state = SDVO_ENCODER_STATE_OFF; | |
694 | break; | |
695 | } | |
696 | ||
32aad86f CW |
697 | return intel_sdvo_set_value(intel_sdvo, |
698 | SDVO_CMD_SET_ENCODER_POWER_STATE, &state, sizeof(state)); | |
79e53945 JB |
699 | } |
700 | ||
ea5b213a | 701 | static bool intel_sdvo_get_input_pixel_clock_range(struct intel_sdvo *intel_sdvo, |
79e53945 JB |
702 | int *clock_min, |
703 | int *clock_max) | |
704 | { | |
705 | struct intel_sdvo_pixel_clock_range clocks; | |
79e53945 | 706 | |
1a3665c8 | 707 | BUILD_BUG_ON(sizeof(clocks) != 4); |
32aad86f CW |
708 | if (!intel_sdvo_get_value(intel_sdvo, |
709 | SDVO_CMD_GET_INPUT_PIXEL_CLOCK_RANGE, | |
710 | &clocks, sizeof(clocks))) | |
79e53945 JB |
711 | return false; |
712 | ||
713 | /* Convert the values from units of 10 kHz to kHz. */ | |
714 | *clock_min = clocks.min * 10; | |
715 | *clock_max = clocks.max * 10; | |
79e53945 JB |
716 | return true; |
717 | } | |
718 | ||
ea5b213a | 719 | static bool intel_sdvo_set_target_output(struct intel_sdvo *intel_sdvo, |
79e53945 JB |
720 | u16 outputs) |
721 | { | |
32aad86f CW |
722 | return intel_sdvo_set_value(intel_sdvo, |
723 | SDVO_CMD_SET_TARGET_OUTPUT, | |
724 | &outputs, sizeof(outputs)); | |
79e53945 JB |
725 | } |
726 | ||
ea5b213a | 727 | static bool intel_sdvo_set_timing(struct intel_sdvo *intel_sdvo, u8 cmd, |
79e53945 JB |
728 | struct intel_sdvo_dtd *dtd) |
729 | { | |
32aad86f CW |
730 | return intel_sdvo_set_value(intel_sdvo, cmd, &dtd->part1, sizeof(dtd->part1)) && |
731 | intel_sdvo_set_value(intel_sdvo, cmd + 1, &dtd->part2, sizeof(dtd->part2)); | |
79e53945 JB |
732 | } |
733 | ||
045ac3b5 JB |
734 | static bool intel_sdvo_get_timing(struct intel_sdvo *intel_sdvo, u8 cmd, |
735 | struct intel_sdvo_dtd *dtd) | |
736 | { | |
737 | return intel_sdvo_get_value(intel_sdvo, cmd, &dtd->part1, sizeof(dtd->part1)) && | |
738 | intel_sdvo_get_value(intel_sdvo, cmd + 1, &dtd->part2, sizeof(dtd->part2)); | |
739 | } | |
740 | ||
ea5b213a | 741 | static bool intel_sdvo_set_input_timing(struct intel_sdvo *intel_sdvo, |
79e53945 JB |
742 | struct intel_sdvo_dtd *dtd) |
743 | { | |
ea5b213a | 744 | return intel_sdvo_set_timing(intel_sdvo, |
79e53945 JB |
745 | SDVO_CMD_SET_INPUT_TIMINGS_PART1, dtd); |
746 | } | |
747 | ||
ea5b213a | 748 | static bool intel_sdvo_set_output_timing(struct intel_sdvo *intel_sdvo, |
79e53945 JB |
749 | struct intel_sdvo_dtd *dtd) |
750 | { | |
ea5b213a | 751 | return intel_sdvo_set_timing(intel_sdvo, |
79e53945 JB |
752 | SDVO_CMD_SET_OUTPUT_TIMINGS_PART1, dtd); |
753 | } | |
754 | ||
045ac3b5 JB |
755 | static bool intel_sdvo_get_input_timing(struct intel_sdvo *intel_sdvo, |
756 | struct intel_sdvo_dtd *dtd) | |
757 | { | |
758 | return intel_sdvo_get_timing(intel_sdvo, | |
759 | SDVO_CMD_GET_INPUT_TIMINGS_PART1, dtd); | |
760 | } | |
761 | ||
e2f0ba97 | 762 | static bool |
ea5b213a | 763 | intel_sdvo_create_preferred_input_timing(struct intel_sdvo *intel_sdvo, |
e2f0ba97 JB |
764 | uint16_t clock, |
765 | uint16_t width, | |
766 | uint16_t height) | |
767 | { | |
768 | struct intel_sdvo_preferred_input_timing_args args; | |
e2f0ba97 | 769 | |
e642c6f1 | 770 | memset(&args, 0, sizeof(args)); |
e2f0ba97 JB |
771 | args.clock = clock; |
772 | args.width = width; | |
773 | args.height = height; | |
e642c6f1 | 774 | args.interlace = 0; |
12682a97 | 775 | |
ea5b213a CW |
776 | if (intel_sdvo->is_lvds && |
777 | (intel_sdvo->sdvo_lvds_fixed_mode->hdisplay != width || | |
778 | intel_sdvo->sdvo_lvds_fixed_mode->vdisplay != height)) | |
12682a97 | 779 | args.scaled = 1; |
780 | ||
32aad86f CW |
781 | return intel_sdvo_set_value(intel_sdvo, |
782 | SDVO_CMD_CREATE_PREFERRED_INPUT_TIMING, | |
783 | &args, sizeof(args)); | |
e2f0ba97 JB |
784 | } |
785 | ||
ea5b213a | 786 | static bool intel_sdvo_get_preferred_input_timing(struct intel_sdvo *intel_sdvo, |
e2f0ba97 JB |
787 | struct intel_sdvo_dtd *dtd) |
788 | { | |
1a3665c8 CW |
789 | BUILD_BUG_ON(sizeof(dtd->part1) != 8); |
790 | BUILD_BUG_ON(sizeof(dtd->part2) != 8); | |
32aad86f CW |
791 | return intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_PREFERRED_INPUT_TIMING_PART1, |
792 | &dtd->part1, sizeof(dtd->part1)) && | |
793 | intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_PREFERRED_INPUT_TIMING_PART2, | |
794 | &dtd->part2, sizeof(dtd->part2)); | |
e2f0ba97 | 795 | } |
79e53945 | 796 | |
ea5b213a | 797 | static bool intel_sdvo_set_clock_rate_mult(struct intel_sdvo *intel_sdvo, u8 val) |
79e53945 | 798 | { |
32aad86f | 799 | return intel_sdvo_set_value(intel_sdvo, SDVO_CMD_SET_CLOCK_RATE_MULT, &val, 1); |
79e53945 JB |
800 | } |
801 | ||
e2f0ba97 | 802 | static void intel_sdvo_get_dtd_from_mode(struct intel_sdvo_dtd *dtd, |
32aad86f | 803 | const struct drm_display_mode *mode) |
79e53945 | 804 | { |
e2f0ba97 JB |
805 | uint16_t width, height; |
806 | uint16_t h_blank_len, h_sync_len, v_blank_len, v_sync_len; | |
807 | uint16_t h_sync_offset, v_sync_offset; | |
6651819b | 808 | int mode_clock; |
79e53945 | 809 | |
1c4a814e DV |
810 | memset(dtd, 0, sizeof(*dtd)); |
811 | ||
c6ebd4c0 DV |
812 | width = mode->hdisplay; |
813 | height = mode->vdisplay; | |
79e53945 JB |
814 | |
815 | /* do some mode translations */ | |
c6ebd4c0 DV |
816 | h_blank_len = mode->htotal - mode->hdisplay; |
817 | h_sync_len = mode->hsync_end - mode->hsync_start; | |
79e53945 | 818 | |
c6ebd4c0 DV |
819 | v_blank_len = mode->vtotal - mode->vdisplay; |
820 | v_sync_len = mode->vsync_end - mode->vsync_start; | |
79e53945 | 821 | |
c6ebd4c0 DV |
822 | h_sync_offset = mode->hsync_start - mode->hdisplay; |
823 | v_sync_offset = mode->vsync_start - mode->vdisplay; | |
79e53945 | 824 | |
6651819b | 825 | mode_clock = mode->clock; |
6651819b DV |
826 | mode_clock /= 10; |
827 | dtd->part1.clock = mode_clock; | |
828 | ||
e2f0ba97 JB |
829 | dtd->part1.h_active = width & 0xff; |
830 | dtd->part1.h_blank = h_blank_len & 0xff; | |
831 | dtd->part1.h_high = (((width >> 8) & 0xf) << 4) | | |
79e53945 | 832 | ((h_blank_len >> 8) & 0xf); |
e2f0ba97 JB |
833 | dtd->part1.v_active = height & 0xff; |
834 | dtd->part1.v_blank = v_blank_len & 0xff; | |
835 | dtd->part1.v_high = (((height >> 8) & 0xf) << 4) | | |
79e53945 JB |
836 | ((v_blank_len >> 8) & 0xf); |
837 | ||
171a9e96 | 838 | dtd->part2.h_sync_off = h_sync_offset & 0xff; |
e2f0ba97 JB |
839 | dtd->part2.h_sync_width = h_sync_len & 0xff; |
840 | dtd->part2.v_sync_off_width = (v_sync_offset & 0xf) << 4 | | |
79e53945 | 841 | (v_sync_len & 0xf); |
e2f0ba97 | 842 | dtd->part2.sync_off_width_high = ((h_sync_offset & 0x300) >> 2) | |
79e53945 JB |
843 | ((h_sync_len & 0x300) >> 4) | ((v_sync_offset & 0x30) >> 2) | |
844 | ((v_sync_len & 0x30) >> 4); | |
845 | ||
e2f0ba97 | 846 | dtd->part2.dtd_flags = 0x18; |
59d92bfa DV |
847 | if (mode->flags & DRM_MODE_FLAG_INTERLACE) |
848 | dtd->part2.dtd_flags |= DTD_FLAG_INTERLACE; | |
79e53945 | 849 | if (mode->flags & DRM_MODE_FLAG_PHSYNC) |
59d92bfa | 850 | dtd->part2.dtd_flags |= DTD_FLAG_HSYNC_POSITIVE; |
79e53945 | 851 | if (mode->flags & DRM_MODE_FLAG_PVSYNC) |
59d92bfa | 852 | dtd->part2.dtd_flags |= DTD_FLAG_VSYNC_POSITIVE; |
e2f0ba97 | 853 | |
e2f0ba97 | 854 | dtd->part2.v_sync_off_high = v_sync_offset & 0xc0; |
e2f0ba97 JB |
855 | } |
856 | ||
1c4a814e | 857 | static void intel_sdvo_get_mode_from_dtd(struct drm_display_mode *pmode, |
32aad86f | 858 | const struct intel_sdvo_dtd *dtd) |
e2f0ba97 | 859 | { |
1c4a814e DV |
860 | struct drm_display_mode mode = {}; |
861 | ||
862 | mode.hdisplay = dtd->part1.h_active; | |
863 | mode.hdisplay += ((dtd->part1.h_high >> 4) & 0x0f) << 8; | |
864 | mode.hsync_start = mode.hdisplay + dtd->part2.h_sync_off; | |
865 | mode.hsync_start += (dtd->part2.sync_off_width_high & 0xc0) << 2; | |
866 | mode.hsync_end = mode.hsync_start + dtd->part2.h_sync_width; | |
867 | mode.hsync_end += (dtd->part2.sync_off_width_high & 0x30) << 4; | |
868 | mode.htotal = mode.hdisplay + dtd->part1.h_blank; | |
869 | mode.htotal += (dtd->part1.h_high & 0xf) << 8; | |
870 | ||
871 | mode.vdisplay = dtd->part1.v_active; | |
872 | mode.vdisplay += ((dtd->part1.v_high >> 4) & 0x0f) << 8; | |
873 | mode.vsync_start = mode.vdisplay; | |
874 | mode.vsync_start += (dtd->part2.v_sync_off_width >> 4) & 0xf; | |
875 | mode.vsync_start += (dtd->part2.sync_off_width_high & 0x0c) << 2; | |
876 | mode.vsync_start += dtd->part2.v_sync_off_high & 0xc0; | |
877 | mode.vsync_end = mode.vsync_start + | |
e2f0ba97 | 878 | (dtd->part2.v_sync_off_width & 0xf); |
1c4a814e DV |
879 | mode.vsync_end += (dtd->part2.sync_off_width_high & 0x3) << 4; |
880 | mode.vtotal = mode.vdisplay + dtd->part1.v_blank; | |
881 | mode.vtotal += (dtd->part1.v_high & 0xf) << 8; | |
e2f0ba97 | 882 | |
1c4a814e | 883 | mode.clock = dtd->part1.clock * 10; |
e2f0ba97 | 884 | |
59d92bfa | 885 | if (dtd->part2.dtd_flags & DTD_FLAG_INTERLACE) |
1c4a814e | 886 | mode.flags |= DRM_MODE_FLAG_INTERLACE; |
59d92bfa | 887 | if (dtd->part2.dtd_flags & DTD_FLAG_HSYNC_POSITIVE) |
1c4a814e | 888 | mode.flags |= DRM_MODE_FLAG_PHSYNC; |
3cea210f | 889 | else |
1c4a814e | 890 | mode.flags |= DRM_MODE_FLAG_NHSYNC; |
59d92bfa | 891 | if (dtd->part2.dtd_flags & DTD_FLAG_VSYNC_POSITIVE) |
1c4a814e | 892 | mode.flags |= DRM_MODE_FLAG_PVSYNC; |
3cea210f | 893 | else |
1c4a814e DV |
894 | mode.flags |= DRM_MODE_FLAG_NVSYNC; |
895 | ||
896 | drm_mode_set_crtcinfo(&mode, 0); | |
897 | ||
898 | drm_mode_copy(pmode, &mode); | |
e2f0ba97 JB |
899 | } |
900 | ||
e27d8538 | 901 | static bool intel_sdvo_check_supp_encode(struct intel_sdvo *intel_sdvo) |
e2f0ba97 | 902 | { |
e27d8538 | 903 | struct intel_sdvo_encode encode; |
e2f0ba97 | 904 | |
1a3665c8 | 905 | BUILD_BUG_ON(sizeof(encode) != 2); |
e27d8538 CW |
906 | return intel_sdvo_get_value(intel_sdvo, |
907 | SDVO_CMD_GET_SUPP_ENCODE, | |
908 | &encode, sizeof(encode)); | |
e2f0ba97 JB |
909 | } |
910 | ||
ea5b213a | 911 | static bool intel_sdvo_set_encode(struct intel_sdvo *intel_sdvo, |
c751ce4f | 912 | uint8_t mode) |
e2f0ba97 | 913 | { |
32aad86f | 914 | return intel_sdvo_set_value(intel_sdvo, SDVO_CMD_SET_ENCODE, &mode, 1); |
e2f0ba97 JB |
915 | } |
916 | ||
ea5b213a | 917 | static bool intel_sdvo_set_colorimetry(struct intel_sdvo *intel_sdvo, |
e2f0ba97 JB |
918 | uint8_t mode) |
919 | { | |
32aad86f | 920 | return intel_sdvo_set_value(intel_sdvo, SDVO_CMD_SET_COLORIMETRY, &mode, 1); |
e2f0ba97 JB |
921 | } |
922 | ||
923 | #if 0 | |
ea5b213a | 924 | static void intel_sdvo_dump_hdmi_buf(struct intel_sdvo *intel_sdvo) |
e2f0ba97 JB |
925 | { |
926 | int i, j; | |
927 | uint8_t set_buf_index[2]; | |
928 | uint8_t av_split; | |
929 | uint8_t buf_size; | |
930 | uint8_t buf[48]; | |
931 | uint8_t *pos; | |
932 | ||
32aad86f | 933 | intel_sdvo_get_value(encoder, SDVO_CMD_GET_HBUF_AV_SPLIT, &av_split, 1); |
e2f0ba97 JB |
934 | |
935 | for (i = 0; i <= av_split; i++) { | |
936 | set_buf_index[0] = i; set_buf_index[1] = 0; | |
c751ce4f | 937 | intel_sdvo_write_cmd(encoder, SDVO_CMD_SET_HBUF_INDEX, |
e2f0ba97 | 938 | set_buf_index, 2); |
c751ce4f EA |
939 | intel_sdvo_write_cmd(encoder, SDVO_CMD_GET_HBUF_INFO, NULL, 0); |
940 | intel_sdvo_read_response(encoder, &buf_size, 1); | |
e2f0ba97 JB |
941 | |
942 | pos = buf; | |
943 | for (j = 0; j <= buf_size; j += 8) { | |
c751ce4f | 944 | intel_sdvo_write_cmd(encoder, SDVO_CMD_GET_HBUF_DATA, |
e2f0ba97 | 945 | NULL, 0); |
c751ce4f | 946 | intel_sdvo_read_response(encoder, pos, 8); |
e2f0ba97 JB |
947 | pos += 8; |
948 | } | |
949 | } | |
950 | } | |
951 | #endif | |
952 | ||
b6e0e543 DV |
953 | static bool intel_sdvo_write_infoframe(struct intel_sdvo *intel_sdvo, |
954 | unsigned if_index, uint8_t tx_rate, | |
fff63867 | 955 | const uint8_t *data, unsigned length) |
b6e0e543 DV |
956 | { |
957 | uint8_t set_buf_index[2] = { if_index, 0 }; | |
958 | uint8_t hbuf_size, tmp[8]; | |
959 | int i; | |
960 | ||
961 | if (!intel_sdvo_set_value(intel_sdvo, | |
962 | SDVO_CMD_SET_HBUF_INDEX, | |
963 | set_buf_index, 2)) | |
964 | return false; | |
965 | ||
966 | if (!intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_HBUF_INFO, | |
967 | &hbuf_size, 1)) | |
968 | return false; | |
969 | ||
970 | /* Buffer size is 0 based, hooray! */ | |
971 | hbuf_size++; | |
972 | ||
973 | DRM_DEBUG_KMS("writing sdvo hbuf: %i, hbuf_size %i, hbuf_size: %i\n", | |
974 | if_index, length, hbuf_size); | |
975 | ||
976 | for (i = 0; i < hbuf_size; i += 8) { | |
977 | memset(tmp, 0, 8); | |
978 | if (i < length) | |
979 | memcpy(tmp, data + i, min_t(unsigned, 8, length - i)); | |
980 | ||
981 | if (!intel_sdvo_set_value(intel_sdvo, | |
982 | SDVO_CMD_SET_HBUF_DATA, | |
983 | tmp, 8)) | |
984 | return false; | |
985 | } | |
986 | ||
987 | return intel_sdvo_set_value(intel_sdvo, | |
988 | SDVO_CMD_SET_HBUF_TXRATE, | |
989 | &tx_rate, 1); | |
990 | } | |
991 | ||
abedc077 VS |
992 | static bool intel_sdvo_set_avi_infoframe(struct intel_sdvo *intel_sdvo, |
993 | const struct drm_display_mode *adjusted_mode) | |
e2f0ba97 | 994 | { |
15dcd350 DL |
995 | uint8_t sdvo_data[HDMI_INFOFRAME_SIZE(AVI)]; |
996 | struct drm_crtc *crtc = intel_sdvo->base.base.crtc; | |
997 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
998 | union hdmi_infoframe frame; | |
999 | int ret; | |
1000 | ssize_t len; | |
1001 | ||
1002 | ret = drm_hdmi_avi_infoframe_from_display_mode(&frame.avi, | |
1003 | adjusted_mode); | |
1004 | if (ret < 0) { | |
1005 | DRM_ERROR("couldn't fill AVI infoframe\n"); | |
1006 | return false; | |
1007 | } | |
3c17fe4b | 1008 | |
abedc077 | 1009 | if (intel_sdvo->rgb_quant_range_selectable) { |
50f3b016 | 1010 | if (intel_crtc->config.limited_color_range) |
15dcd350 DL |
1011 | frame.avi.quantization_range = |
1012 | HDMI_QUANTIZATION_RANGE_LIMITED; | |
abedc077 | 1013 | else |
15dcd350 DL |
1014 | frame.avi.quantization_range = |
1015 | HDMI_QUANTIZATION_RANGE_FULL; | |
abedc077 VS |
1016 | } |
1017 | ||
15dcd350 DL |
1018 | len = hdmi_infoframe_pack(&frame, sdvo_data, sizeof(sdvo_data)); |
1019 | if (len < 0) | |
1020 | return false; | |
81014b9d | 1021 | |
b6e0e543 DV |
1022 | return intel_sdvo_write_infoframe(intel_sdvo, SDVO_HBUF_INDEX_AVI_IF, |
1023 | SDVO_HBUF_TX_VSYNC, | |
1024 | sdvo_data, sizeof(sdvo_data)); | |
e2f0ba97 JB |
1025 | } |
1026 | ||
32aad86f | 1027 | static bool intel_sdvo_set_tv_format(struct intel_sdvo *intel_sdvo) |
7026d4ac | 1028 | { |
ce6feabd | 1029 | struct intel_sdvo_tv_format format; |
40039750 | 1030 | uint32_t format_map; |
ce6feabd | 1031 | |
40039750 | 1032 | format_map = 1 << intel_sdvo->tv_format_index; |
ce6feabd | 1033 | memset(&format, 0, sizeof(format)); |
32aad86f | 1034 | memcpy(&format, &format_map, min(sizeof(format), sizeof(format_map))); |
ce6feabd | 1035 | |
32aad86f CW |
1036 | BUILD_BUG_ON(sizeof(format) != 6); |
1037 | return intel_sdvo_set_value(intel_sdvo, | |
1038 | SDVO_CMD_SET_TV_FORMAT, | |
1039 | &format, sizeof(format)); | |
7026d4ac ZW |
1040 | } |
1041 | ||
32aad86f CW |
1042 | static bool |
1043 | intel_sdvo_set_output_timings_from_mode(struct intel_sdvo *intel_sdvo, | |
e811f5ae | 1044 | const struct drm_display_mode *mode) |
e2f0ba97 | 1045 | { |
32aad86f | 1046 | struct intel_sdvo_dtd output_dtd; |
79e53945 | 1047 | |
32aad86f CW |
1048 | if (!intel_sdvo_set_target_output(intel_sdvo, |
1049 | intel_sdvo->attached_output)) | |
1050 | return false; | |
e2f0ba97 | 1051 | |
32aad86f CW |
1052 | intel_sdvo_get_dtd_from_mode(&output_dtd, mode); |
1053 | if (!intel_sdvo_set_output_timing(intel_sdvo, &output_dtd)) | |
1054 | return false; | |
e2f0ba97 | 1055 | |
32aad86f CW |
1056 | return true; |
1057 | } | |
1058 | ||
c9a29698 DV |
1059 | /* Asks the sdvo controller for the preferred input mode given the output mode. |
1060 | * Unfortunately we have to set up the full output mode to do that. */ | |
32aad86f | 1061 | static bool |
c9a29698 | 1062 | intel_sdvo_get_preferred_input_mode(struct intel_sdvo *intel_sdvo, |
e811f5ae | 1063 | const struct drm_display_mode *mode, |
c9a29698 | 1064 | struct drm_display_mode *adjusted_mode) |
32aad86f | 1065 | { |
c9a29698 DV |
1066 | struct intel_sdvo_dtd input_dtd; |
1067 | ||
32aad86f CW |
1068 | /* Reset the input timing to the screen. Assume always input 0. */ |
1069 | if (!intel_sdvo_set_target_input(intel_sdvo)) | |
1070 | return false; | |
e2f0ba97 | 1071 | |
32aad86f CW |
1072 | if (!intel_sdvo_create_preferred_input_timing(intel_sdvo, |
1073 | mode->clock / 10, | |
1074 | mode->hdisplay, | |
1075 | mode->vdisplay)) | |
1076 | return false; | |
e2f0ba97 | 1077 | |
32aad86f | 1078 | if (!intel_sdvo_get_preferred_input_timing(intel_sdvo, |
c9a29698 | 1079 | &input_dtd)) |
32aad86f | 1080 | return false; |
e2f0ba97 | 1081 | |
c9a29698 | 1082 | intel_sdvo_get_mode_from_dtd(adjusted_mode, &input_dtd); |
e751823d | 1083 | intel_sdvo->dtd_sdvo_flags = input_dtd.part2.sdvo_flags; |
79e53945 | 1084 | |
32aad86f CW |
1085 | return true; |
1086 | } | |
12682a97 | 1087 | |
5cec258b | 1088 | static void i9xx_adjust_sdvo_tv_clock(struct intel_crtc_state *pipe_config) |
70484559 | 1089 | { |
3c52f4eb | 1090 | unsigned dotclock = pipe_config->port_clock; |
70484559 DV |
1091 | struct dpll *clock = &pipe_config->dpll; |
1092 | ||
1093 | /* SDVO TV has fixed PLL values depend on its clock range, | |
1094 | this mirrors vbios setting. */ | |
1095 | if (dotclock >= 100000 && dotclock < 140500) { | |
1096 | clock->p1 = 2; | |
1097 | clock->p2 = 10; | |
1098 | clock->n = 3; | |
1099 | clock->m1 = 16; | |
1100 | clock->m2 = 8; | |
1101 | } else if (dotclock >= 140500 && dotclock <= 200000) { | |
1102 | clock->p1 = 1; | |
1103 | clock->p2 = 10; | |
1104 | clock->n = 6; | |
1105 | clock->m1 = 12; | |
1106 | clock->m2 = 8; | |
1107 | } else { | |
1108 | WARN(1, "SDVO TV clock out of range: %i\n", dotclock); | |
1109 | } | |
1110 | ||
1111 | pipe_config->clock_set = true; | |
1112 | } | |
1113 | ||
6cc5f341 | 1114 | static bool intel_sdvo_compute_config(struct intel_encoder *encoder, |
5cec258b | 1115 | struct intel_crtc_state *pipe_config) |
32aad86f | 1116 | { |
8aca63aa | 1117 | struct intel_sdvo *intel_sdvo = to_sdvo(encoder); |
2d112de7 ACO |
1118 | struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode; |
1119 | struct drm_display_mode *mode = &pipe_config->base.mode; | |
12682a97 | 1120 | |
5d2d38dd DV |
1121 | DRM_DEBUG_KMS("forcing bpc to 8 for SDVO\n"); |
1122 | pipe_config->pipe_bpp = 8*3; | |
1123 | ||
5bfe2ac0 DV |
1124 | if (HAS_PCH_SPLIT(encoder->base.dev)) |
1125 | pipe_config->has_pch_encoder = true; | |
1126 | ||
32aad86f CW |
1127 | /* We need to construct preferred input timings based on our |
1128 | * output timings. To do that, we have to set the output | |
1129 | * timings, even though this isn't really the right place in | |
1130 | * the sequence to do it. Oh well. | |
1131 | */ | |
1132 | if (intel_sdvo->is_tv) { | |
1133 | if (!intel_sdvo_set_output_timings_from_mode(intel_sdvo, mode)) | |
1134 | return false; | |
12682a97 | 1135 | |
c9a29698 DV |
1136 | (void) intel_sdvo_get_preferred_input_mode(intel_sdvo, |
1137 | mode, | |
1138 | adjusted_mode); | |
09ede541 | 1139 | pipe_config->sdvo_tv_clock = true; |
ea5b213a | 1140 | } else if (intel_sdvo->is_lvds) { |
32aad86f | 1141 | if (!intel_sdvo_set_output_timings_from_mode(intel_sdvo, |
6c9547ff | 1142 | intel_sdvo->sdvo_lvds_fixed_mode)) |
e2f0ba97 | 1143 | return false; |
12682a97 | 1144 | |
c9a29698 DV |
1145 | (void) intel_sdvo_get_preferred_input_mode(intel_sdvo, |
1146 | mode, | |
1147 | adjusted_mode); | |
e2f0ba97 | 1148 | } |
32aad86f CW |
1149 | |
1150 | /* Make the CRTC code factor in the SDVO pixel multiplier. The | |
6c9547ff | 1151 | * SDVO device will factor out the multiplier during mode_set. |
32aad86f | 1152 | */ |
6cc5f341 DV |
1153 | pipe_config->pixel_multiplier = |
1154 | intel_sdvo_get_pixel_multiplier(adjusted_mode); | |
32aad86f | 1155 | |
9f04003e DV |
1156 | pipe_config->has_hdmi_sink = intel_sdvo->has_hdmi_monitor; |
1157 | ||
55bc60db VS |
1158 | if (intel_sdvo->color_range_auto) { |
1159 | /* See CEA-861-E - 5.1 Default Encoding Parameters */ | |
4f3a8bc7 PZ |
1160 | /* FIXME: This bit is only valid when using TMDS encoding and 8 |
1161 | * bit per color mode. */ | |
9f04003e | 1162 | if (pipe_config->has_hdmi_sink && |
18316c8c | 1163 | drm_match_cea_mode(adjusted_mode) > 1) |
69f5acc8 DV |
1164 | pipe_config->limited_color_range = true; |
1165 | } else { | |
9f04003e | 1166 | if (pipe_config->has_hdmi_sink && |
69f5acc8 DV |
1167 | intel_sdvo->color_range == HDMI_COLOR_RANGE_16_235) |
1168 | pipe_config->limited_color_range = true; | |
55bc60db VS |
1169 | } |
1170 | ||
70484559 DV |
1171 | /* Clock computation needs to happen after pixel multiplier. */ |
1172 | if (intel_sdvo->is_tv) | |
1173 | i9xx_adjust_sdvo_tv_clock(pipe_config); | |
1174 | ||
e2f0ba97 JB |
1175 | return true; |
1176 | } | |
1177 | ||
192d47a6 | 1178 | static void intel_sdvo_pre_enable(struct intel_encoder *intel_encoder) |
e2f0ba97 | 1179 | { |
6cc5f341 | 1180 | struct drm_device *dev = intel_encoder->base.dev; |
e2f0ba97 | 1181 | struct drm_i915_private *dev_priv = dev->dev_private; |
eeb47937 | 1182 | struct intel_crtc *crtc = to_intel_crtc(intel_encoder->base.crtc); |
6cc5f341 | 1183 | struct drm_display_mode *adjusted_mode = |
2d112de7 ACO |
1184 | &crtc->config.base.adjusted_mode; |
1185 | struct drm_display_mode *mode = &crtc->config.base.mode; | |
8aca63aa | 1186 | struct intel_sdvo *intel_sdvo = to_sdvo(intel_encoder); |
6c9547ff | 1187 | u32 sdvox; |
e2f0ba97 | 1188 | struct intel_sdvo_in_out_map in_out; |
6651819b | 1189 | struct intel_sdvo_dtd input_dtd, output_dtd; |
6c9547ff | 1190 | int rate; |
e2f0ba97 JB |
1191 | |
1192 | if (!mode) | |
1193 | return; | |
1194 | ||
1195 | /* First, set the input mapping for the first input to our controlled | |
1196 | * output. This is only correct if we're a single-input device, in | |
1197 | * which case the first input is the output from the appropriate SDVO | |
1198 | * channel on the motherboard. In a two-input device, the first input | |
1199 | * will be SDVOB and the second SDVOC. | |
1200 | */ | |
ea5b213a | 1201 | in_out.in0 = intel_sdvo->attached_output; |
e2f0ba97 JB |
1202 | in_out.in1 = 0; |
1203 | ||
c74696b9 PR |
1204 | intel_sdvo_set_value(intel_sdvo, |
1205 | SDVO_CMD_SET_IN_OUT_MAP, | |
1206 | &in_out, sizeof(in_out)); | |
e2f0ba97 | 1207 | |
6c9547ff CW |
1208 | /* Set the output timings to the screen */ |
1209 | if (!intel_sdvo_set_target_output(intel_sdvo, | |
1210 | intel_sdvo->attached_output)) | |
1211 | return; | |
e2f0ba97 | 1212 | |
6651819b DV |
1213 | /* lvds has a special fixed output timing. */ |
1214 | if (intel_sdvo->is_lvds) | |
1215 | intel_sdvo_get_dtd_from_mode(&output_dtd, | |
1216 | intel_sdvo->sdvo_lvds_fixed_mode); | |
1217 | else | |
1218 | intel_sdvo_get_dtd_from_mode(&output_dtd, mode); | |
c8d4bb54 DV |
1219 | if (!intel_sdvo_set_output_timing(intel_sdvo, &output_dtd)) |
1220 | DRM_INFO("Setting output timings on %s failed\n", | |
1221 | SDVO_NAME(intel_sdvo)); | |
79e53945 JB |
1222 | |
1223 | /* Set the input timing to the screen. Assume always input 0. */ | |
32aad86f CW |
1224 | if (!intel_sdvo_set_target_input(intel_sdvo)) |
1225 | return; | |
79e53945 | 1226 | |
9f04003e | 1227 | if (crtc->config.has_hdmi_sink) { |
97aaf910 CW |
1228 | intel_sdvo_set_encode(intel_sdvo, SDVO_ENCODE_HDMI); |
1229 | intel_sdvo_set_colorimetry(intel_sdvo, | |
1230 | SDVO_COLORIMETRY_RGB256); | |
abedc077 | 1231 | intel_sdvo_set_avi_infoframe(intel_sdvo, adjusted_mode); |
97aaf910 CW |
1232 | } else |
1233 | intel_sdvo_set_encode(intel_sdvo, SDVO_ENCODE_DVI); | |
7026d4ac | 1234 | |
6c9547ff CW |
1235 | if (intel_sdvo->is_tv && |
1236 | !intel_sdvo_set_tv_format(intel_sdvo)) | |
1237 | return; | |
e2f0ba97 | 1238 | |
6651819b | 1239 | intel_sdvo_get_dtd_from_mode(&input_dtd, adjusted_mode); |
eeb47937 | 1240 | |
e751823d EE |
1241 | if (intel_sdvo->is_tv || intel_sdvo->is_lvds) |
1242 | input_dtd.part2.sdvo_flags = intel_sdvo->dtd_sdvo_flags; | |
c8d4bb54 DV |
1243 | if (!intel_sdvo_set_input_timing(intel_sdvo, &input_dtd)) |
1244 | DRM_INFO("Setting input timings on %s failed\n", | |
1245 | SDVO_NAME(intel_sdvo)); | |
79e53945 | 1246 | |
eeb47937 | 1247 | switch (crtc->config.pixel_multiplier) { |
6c9547ff | 1248 | default: |
ef1b460d | 1249 | WARN(1, "unknown pixel mutlipler specified\n"); |
32aad86f CW |
1250 | case 1: rate = SDVO_CLOCK_RATE_MULT_1X; break; |
1251 | case 2: rate = SDVO_CLOCK_RATE_MULT_2X; break; | |
1252 | case 4: rate = SDVO_CLOCK_RATE_MULT_4X; break; | |
79e53945 | 1253 | } |
32aad86f CW |
1254 | if (!intel_sdvo_set_clock_rate_mult(intel_sdvo, rate)) |
1255 | return; | |
79e53945 JB |
1256 | |
1257 | /* Set the SDVO control regs. */ | |
a6c45cf0 | 1258 | if (INTEL_INFO(dev)->gen >= 4) { |
ba68e086 PZ |
1259 | /* The real mode polarity is set by the SDVO commands, using |
1260 | * struct intel_sdvo_dtd. */ | |
1261 | sdvox = SDVO_VSYNC_ACTIVE_HIGH | SDVO_HSYNC_ACTIVE_HIGH; | |
69f5acc8 DV |
1262 | if (!HAS_PCH_SPLIT(dev) && crtc->config.limited_color_range) |
1263 | sdvox |= HDMI_COLOR_RANGE_16_235; | |
6714afb1 CW |
1264 | if (INTEL_INFO(dev)->gen < 5) |
1265 | sdvox |= SDVO_BORDER_ENABLE; | |
e2f0ba97 | 1266 | } else { |
6c9547ff | 1267 | sdvox = I915_READ(intel_sdvo->sdvo_reg); |
ea5b213a | 1268 | switch (intel_sdvo->sdvo_reg) { |
e2debe91 | 1269 | case GEN3_SDVOB: |
e2f0ba97 JB |
1270 | sdvox &= SDVOB_PRESERVE_MASK; |
1271 | break; | |
e2debe91 | 1272 | case GEN3_SDVOC: |
e2f0ba97 JB |
1273 | sdvox &= SDVOC_PRESERVE_MASK; |
1274 | break; | |
1275 | } | |
1276 | sdvox |= (9 << 19) | SDVO_BORDER_ENABLE; | |
1277 | } | |
3573c410 PZ |
1278 | |
1279 | if (INTEL_PCH_TYPE(dev) >= PCH_CPT) | |
eeb47937 | 1280 | sdvox |= SDVO_PIPE_SEL_CPT(crtc->pipe); |
3573c410 | 1281 | else |
eeb47937 | 1282 | sdvox |= SDVO_PIPE_SEL(crtc->pipe); |
3573c410 | 1283 | |
da79de97 | 1284 | if (intel_sdvo->has_hdmi_audio) |
6c9547ff | 1285 | sdvox |= SDVO_AUDIO_ENABLE; |
79e53945 | 1286 | |
a6c45cf0 | 1287 | if (INTEL_INFO(dev)->gen >= 4) { |
e2f0ba97 JB |
1288 | /* done in crtc_mode_set as the dpll_md reg must be written early */ |
1289 | } else if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev)) { | |
1290 | /* done in crtc_mode_set as it lives inside the dpll register */ | |
79e53945 | 1291 | } else { |
eeb47937 | 1292 | sdvox |= (crtc->config.pixel_multiplier - 1) |
6cc5f341 | 1293 | << SDVO_PORT_MULTIPLY_SHIFT; |
79e53945 JB |
1294 | } |
1295 | ||
6714afb1 CW |
1296 | if (input_dtd.part2.sdvo_flags & SDVO_NEED_TO_STALL && |
1297 | INTEL_INFO(dev)->gen < 5) | |
12682a97 | 1298 | sdvox |= SDVO_STALL_SELECT; |
ea5b213a | 1299 | intel_sdvo_write_sdvox(intel_sdvo, sdvox); |
79e53945 JB |
1300 | } |
1301 | ||
4ac41f47 | 1302 | static bool intel_sdvo_connector_get_hw_state(struct intel_connector *connector) |
79e53945 | 1303 | { |
4ac41f47 DV |
1304 | struct intel_sdvo_connector *intel_sdvo_connector = |
1305 | to_intel_sdvo_connector(&connector->base); | |
1306 | struct intel_sdvo *intel_sdvo = intel_attached_sdvo(&connector->base); | |
2f28c50b | 1307 | u16 active_outputs = 0; |
4ac41f47 DV |
1308 | |
1309 | intel_sdvo_get_active_outputs(intel_sdvo, &active_outputs); | |
1310 | ||
1311 | if (active_outputs & intel_sdvo_connector->output_flag) | |
1312 | return true; | |
1313 | else | |
1314 | return false; | |
1315 | } | |
1316 | ||
1317 | static bool intel_sdvo_get_hw_state(struct intel_encoder *encoder, | |
1318 | enum pipe *pipe) | |
1319 | { | |
1320 | struct drm_device *dev = encoder->base.dev; | |
79e53945 | 1321 | struct drm_i915_private *dev_priv = dev->dev_private; |
8aca63aa | 1322 | struct intel_sdvo *intel_sdvo = to_sdvo(encoder); |
2f28c50b | 1323 | u16 active_outputs = 0; |
4ac41f47 DV |
1324 | u32 tmp; |
1325 | ||
1326 | tmp = I915_READ(intel_sdvo->sdvo_reg); | |
7a7d1fb7 | 1327 | intel_sdvo_get_active_outputs(intel_sdvo, &active_outputs); |
4ac41f47 | 1328 | |
7a7d1fb7 | 1329 | if (!(tmp & SDVO_ENABLE) && (active_outputs == 0)) |
4ac41f47 DV |
1330 | return false; |
1331 | ||
1332 | if (HAS_PCH_CPT(dev)) | |
1333 | *pipe = PORT_TO_PIPE_CPT(tmp); | |
1334 | else | |
1335 | *pipe = PORT_TO_PIPE(tmp); | |
1336 | ||
1337 | return true; | |
1338 | } | |
1339 | ||
045ac3b5 | 1340 | static void intel_sdvo_get_config(struct intel_encoder *encoder, |
5cec258b | 1341 | struct intel_crtc_state *pipe_config) |
045ac3b5 | 1342 | { |
6c49f241 DV |
1343 | struct drm_device *dev = encoder->base.dev; |
1344 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8aca63aa | 1345 | struct intel_sdvo *intel_sdvo = to_sdvo(encoder); |
045ac3b5 | 1346 | struct intel_sdvo_dtd dtd; |
6c49f241 | 1347 | int encoder_pixel_multiplier = 0; |
18442d08 | 1348 | int dotclock; |
6c49f241 DV |
1349 | u32 flags = 0, sdvox; |
1350 | u8 val; | |
045ac3b5 JB |
1351 | bool ret; |
1352 | ||
b5a9fa09 DV |
1353 | sdvox = I915_READ(intel_sdvo->sdvo_reg); |
1354 | ||
045ac3b5 JB |
1355 | ret = intel_sdvo_get_input_timing(intel_sdvo, &dtd); |
1356 | if (!ret) { | |
bb760063 DV |
1357 | /* Some sdvo encoders are not spec compliant and don't |
1358 | * implement the mandatory get_timings function. */ | |
045ac3b5 | 1359 | DRM_DEBUG_DRIVER("failed to retrieve SDVO DTD\n"); |
bb760063 DV |
1360 | pipe_config->quirks |= PIPE_CONFIG_QUIRK_MODE_SYNC_FLAGS; |
1361 | } else { | |
1362 | if (dtd.part2.dtd_flags & DTD_FLAG_HSYNC_POSITIVE) | |
1363 | flags |= DRM_MODE_FLAG_PHSYNC; | |
1364 | else | |
1365 | flags |= DRM_MODE_FLAG_NHSYNC; | |
045ac3b5 | 1366 | |
bb760063 DV |
1367 | if (dtd.part2.dtd_flags & DTD_FLAG_VSYNC_POSITIVE) |
1368 | flags |= DRM_MODE_FLAG_PVSYNC; | |
1369 | else | |
1370 | flags |= DRM_MODE_FLAG_NVSYNC; | |
045ac3b5 JB |
1371 | } |
1372 | ||
2d112de7 | 1373 | pipe_config->base.adjusted_mode.flags |= flags; |
045ac3b5 | 1374 | |
fdafa9e2 DV |
1375 | /* |
1376 | * pixel multiplier readout is tricky: Only on i915g/gm it is stored in | |
1377 | * the sdvo port register, on all other platforms it is part of the dpll | |
1378 | * state. Since the general pipe state readout happens before the | |
1379 | * encoder->get_config we so already have a valid pixel multplier on all | |
1380 | * other platfroms. | |
1381 | */ | |
6c49f241 | 1382 | if (IS_I915G(dev) || IS_I915GM(dev)) { |
6c49f241 DV |
1383 | pipe_config->pixel_multiplier = |
1384 | ((sdvox & SDVO_PORT_MULTIPLY_MASK) | |
1385 | >> SDVO_PORT_MULTIPLY_SHIFT) + 1; | |
1386 | } | |
045ac3b5 | 1387 | |
2b85886a VS |
1388 | dotclock = pipe_config->port_clock; |
1389 | if (pipe_config->pixel_multiplier) | |
1390 | dotclock /= pipe_config->pixel_multiplier; | |
18442d08 VS |
1391 | |
1392 | if (HAS_PCH_SPLIT(dev)) | |
1393 | ironlake_check_encoder_dotclock(pipe_config, dotclock); | |
1394 | ||
2d112de7 | 1395 | pipe_config->base.adjusted_mode.crtc_clock = dotclock; |
18442d08 | 1396 | |
6c49f241 | 1397 | /* Cross check the port pixel multiplier with the sdvo encoder state. */ |
53b91408 DL |
1398 | if (intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_CLOCK_RATE_MULT, |
1399 | &val, 1)) { | |
1400 | switch (val) { | |
1401 | case SDVO_CLOCK_RATE_MULT_1X: | |
1402 | encoder_pixel_multiplier = 1; | |
1403 | break; | |
1404 | case SDVO_CLOCK_RATE_MULT_2X: | |
1405 | encoder_pixel_multiplier = 2; | |
1406 | break; | |
1407 | case SDVO_CLOCK_RATE_MULT_4X: | |
1408 | encoder_pixel_multiplier = 4; | |
1409 | break; | |
1410 | } | |
6c49f241 | 1411 | } |
fdafa9e2 | 1412 | |
b5a9fa09 DV |
1413 | if (sdvox & HDMI_COLOR_RANGE_16_235) |
1414 | pipe_config->limited_color_range = true; | |
1415 | ||
9f04003e DV |
1416 | if (intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_ENCODE, |
1417 | &val, 1)) { | |
1418 | if (val == SDVO_ENCODE_HDMI) | |
1419 | pipe_config->has_hdmi_sink = true; | |
1420 | } | |
1421 | ||
6c49f241 DV |
1422 | WARN(encoder_pixel_multiplier != pipe_config->pixel_multiplier, |
1423 | "SDVO pixel multiplier mismatch, port: %i, encoder: %i\n", | |
1424 | pipe_config->pixel_multiplier, encoder_pixel_multiplier); | |
045ac3b5 JB |
1425 | } |
1426 | ||
ce22c320 DV |
1427 | static void intel_disable_sdvo(struct intel_encoder *encoder) |
1428 | { | |
1429 | struct drm_i915_private *dev_priv = encoder->base.dev->dev_private; | |
8aca63aa | 1430 | struct intel_sdvo *intel_sdvo = to_sdvo(encoder); |
ce22c320 DV |
1431 | u32 temp; |
1432 | ||
1433 | intel_sdvo_set_active_outputs(intel_sdvo, 0); | |
1434 | if (0) | |
1435 | intel_sdvo_set_encoder_power_state(intel_sdvo, | |
1436 | DRM_MODE_DPMS_OFF); | |
1437 | ||
1438 | temp = I915_READ(intel_sdvo->sdvo_reg); | |
1439 | if ((temp & SDVO_ENABLE) != 0) { | |
776ca7cf CW |
1440 | /* HW workaround for IBX, we need to move the port to |
1441 | * transcoder A before disabling it. */ | |
1442 | if (HAS_PCH_IBX(encoder->base.dev)) { | |
1443 | struct drm_crtc *crtc = encoder->base.crtc; | |
1444 | int pipe = crtc ? to_intel_crtc(crtc)->pipe : -1; | |
1445 | ||
1446 | if (temp & SDVO_PIPE_B_SELECT) { | |
1447 | temp &= ~SDVO_PIPE_B_SELECT; | |
1448 | I915_WRITE(intel_sdvo->sdvo_reg, temp); | |
1449 | POSTING_READ(intel_sdvo->sdvo_reg); | |
1450 | ||
1451 | /* Again we need to write this twice. */ | |
1452 | I915_WRITE(intel_sdvo->sdvo_reg, temp); | |
1453 | POSTING_READ(intel_sdvo->sdvo_reg); | |
1454 | ||
1455 | /* Transcoder selection bits only update | |
1456 | * effectively on vblank. */ | |
1457 | if (crtc) | |
1458 | intel_wait_for_vblank(encoder->base.dev, pipe); | |
1459 | else | |
1460 | msleep(50); | |
1461 | } | |
1462 | } | |
1463 | ||
ce22c320 DV |
1464 | intel_sdvo_write_sdvox(intel_sdvo, temp & ~SDVO_ENABLE); |
1465 | } | |
1466 | } | |
1467 | ||
1468 | static void intel_enable_sdvo(struct intel_encoder *encoder) | |
1469 | { | |
1470 | struct drm_device *dev = encoder->base.dev; | |
1471 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8aca63aa | 1472 | struct intel_sdvo *intel_sdvo = to_sdvo(encoder); |
ce22c320 | 1473 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->base.crtc); |
79e53945 | 1474 | u32 temp; |
ce22c320 DV |
1475 | bool input1, input2; |
1476 | int i; | |
d0a7b6de | 1477 | bool success; |
ce22c320 DV |
1478 | |
1479 | temp = I915_READ(intel_sdvo->sdvo_reg); | |
776ca7cf CW |
1480 | if ((temp & SDVO_ENABLE) == 0) { |
1481 | /* HW workaround for IBX, we need to move the port | |
dc0fa718 PZ |
1482 | * to transcoder A before disabling it, so restore it here. */ |
1483 | if (HAS_PCH_IBX(dev)) | |
1484 | temp |= SDVO_PIPE_SEL(intel_crtc->pipe); | |
776ca7cf | 1485 | |
ce22c320 | 1486 | intel_sdvo_write_sdvox(intel_sdvo, temp | SDVO_ENABLE); |
776ca7cf | 1487 | } |
ce22c320 DV |
1488 | for (i = 0; i < 2; i++) |
1489 | intel_wait_for_vblank(dev, intel_crtc->pipe); | |
1490 | ||
d0a7b6de | 1491 | success = intel_sdvo_get_trained_inputs(intel_sdvo, &input1, &input2); |
ce22c320 DV |
1492 | /* Warn if the device reported failure to sync. |
1493 | * A lot of SDVO devices fail to notify of sync, but it's | |
1494 | * a given it the status is a success, we succeeded. | |
1495 | */ | |
d0a7b6de | 1496 | if (success && !input1) { |
ce22c320 DV |
1497 | DRM_DEBUG_KMS("First %s output reported failure to " |
1498 | "sync\n", SDVO_NAME(intel_sdvo)); | |
1499 | } | |
1500 | ||
1501 | if (0) | |
1502 | intel_sdvo_set_encoder_power_state(intel_sdvo, | |
1503 | DRM_MODE_DPMS_ON); | |
1504 | intel_sdvo_set_active_outputs(intel_sdvo, intel_sdvo->attached_output); | |
1505 | } | |
1506 | ||
6b1c087b | 1507 | /* Special dpms function to support cloning between dvo/sdvo/crt. */ |
b2cabb0e | 1508 | static void intel_sdvo_dpms(struct drm_connector *connector, int mode) |
79e53945 | 1509 | { |
b2cabb0e DV |
1510 | struct drm_crtc *crtc; |
1511 | struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector); | |
1512 | ||
1513 | /* dvo supports only 2 dpms states. */ | |
1514 | if (mode != DRM_MODE_DPMS_ON) | |
1515 | mode = DRM_MODE_DPMS_OFF; | |
1516 | ||
1517 | if (mode == connector->dpms) | |
1518 | return; | |
1519 | ||
1520 | connector->dpms = mode; | |
1521 | ||
1522 | /* Only need to change hw state when actually enabled */ | |
1523 | crtc = intel_sdvo->base.base.crtc; | |
1524 | if (!crtc) { | |
1525 | intel_sdvo->base.connectors_active = false; | |
1526 | return; | |
1527 | } | |
79e53945 | 1528 | |
6b1c087b JN |
1529 | /* We set active outputs manually below in case pipe dpms doesn't change |
1530 | * due to cloning. */ | |
79e53945 | 1531 | if (mode != DRM_MODE_DPMS_ON) { |
ea5b213a | 1532 | intel_sdvo_set_active_outputs(intel_sdvo, 0); |
79e53945 | 1533 | if (0) |
ea5b213a | 1534 | intel_sdvo_set_encoder_power_state(intel_sdvo, mode); |
79e53945 | 1535 | |
b2cabb0e DV |
1536 | intel_sdvo->base.connectors_active = false; |
1537 | ||
1538 | intel_crtc_update_dpms(crtc); | |
79e53945 | 1539 | } else { |
b2cabb0e DV |
1540 | intel_sdvo->base.connectors_active = true; |
1541 | ||
1542 | intel_crtc_update_dpms(crtc); | |
79e53945 JB |
1543 | |
1544 | if (0) | |
ea5b213a CW |
1545 | intel_sdvo_set_encoder_power_state(intel_sdvo, mode); |
1546 | intel_sdvo_set_active_outputs(intel_sdvo, intel_sdvo->attached_output); | |
79e53945 | 1547 | } |
0a91ca29 | 1548 | |
b980514c | 1549 | intel_modeset_check_state(connector->dev); |
79e53945 JB |
1550 | } |
1551 | ||
c19de8eb DL |
1552 | static enum drm_mode_status |
1553 | intel_sdvo_mode_valid(struct drm_connector *connector, | |
1554 | struct drm_display_mode *mode) | |
79e53945 | 1555 | { |
df0e9248 | 1556 | struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector); |
79e53945 JB |
1557 | |
1558 | if (mode->flags & DRM_MODE_FLAG_DBLSCAN) | |
1559 | return MODE_NO_DBLESCAN; | |
1560 | ||
ea5b213a | 1561 | if (intel_sdvo->pixel_clock_min > mode->clock) |
79e53945 JB |
1562 | return MODE_CLOCK_LOW; |
1563 | ||
ea5b213a | 1564 | if (intel_sdvo->pixel_clock_max < mode->clock) |
79e53945 JB |
1565 | return MODE_CLOCK_HIGH; |
1566 | ||
8545423a | 1567 | if (intel_sdvo->is_lvds) { |
ea5b213a | 1568 | if (mode->hdisplay > intel_sdvo->sdvo_lvds_fixed_mode->hdisplay) |
12682a97 | 1569 | return MODE_PANEL; |
1570 | ||
ea5b213a | 1571 | if (mode->vdisplay > intel_sdvo->sdvo_lvds_fixed_mode->vdisplay) |
12682a97 | 1572 | return MODE_PANEL; |
1573 | } | |
1574 | ||
79e53945 JB |
1575 | return MODE_OK; |
1576 | } | |
1577 | ||
ea5b213a | 1578 | static bool intel_sdvo_get_capabilities(struct intel_sdvo *intel_sdvo, struct intel_sdvo_caps *caps) |
79e53945 | 1579 | { |
1a3665c8 | 1580 | BUILD_BUG_ON(sizeof(*caps) != 8); |
e957d772 CW |
1581 | if (!intel_sdvo_get_value(intel_sdvo, |
1582 | SDVO_CMD_GET_DEVICE_CAPS, | |
1583 | caps, sizeof(*caps))) | |
1584 | return false; | |
1585 | ||
1586 | DRM_DEBUG_KMS("SDVO capabilities:\n" | |
1587 | " vendor_id: %d\n" | |
1588 | " device_id: %d\n" | |
1589 | " device_rev_id: %d\n" | |
1590 | " sdvo_version_major: %d\n" | |
1591 | " sdvo_version_minor: %d\n" | |
1592 | " sdvo_inputs_mask: %d\n" | |
1593 | " smooth_scaling: %d\n" | |
1594 | " sharp_scaling: %d\n" | |
1595 | " up_scaling: %d\n" | |
1596 | " down_scaling: %d\n" | |
1597 | " stall_support: %d\n" | |
1598 | " output_flags: %d\n", | |
1599 | caps->vendor_id, | |
1600 | caps->device_id, | |
1601 | caps->device_rev_id, | |
1602 | caps->sdvo_version_major, | |
1603 | caps->sdvo_version_minor, | |
1604 | caps->sdvo_inputs_mask, | |
1605 | caps->smooth_scaling, | |
1606 | caps->sharp_scaling, | |
1607 | caps->up_scaling, | |
1608 | caps->down_scaling, | |
1609 | caps->stall_support, | |
1610 | caps->output_flags); | |
1611 | ||
1612 | return true; | |
79e53945 JB |
1613 | } |
1614 | ||
5fa7ac9c | 1615 | static uint16_t intel_sdvo_get_hotplug_support(struct intel_sdvo *intel_sdvo) |
79e53945 | 1616 | { |
768b107e | 1617 | struct drm_device *dev = intel_sdvo->base.base.dev; |
5fa7ac9c | 1618 | uint16_t hotplug; |
79e53945 | 1619 | |
1d83d957 VS |
1620 | if (!I915_HAS_HOTPLUG(dev)) |
1621 | return 0; | |
1622 | ||
768b107e DV |
1623 | /* HW Erratum: SDVO Hotplug is broken on all i945G chips, there's noise |
1624 | * on the line. */ | |
1625 | if (IS_I945G(dev) || IS_I945GM(dev)) | |
5fa7ac9c | 1626 | return 0; |
768b107e | 1627 | |
5fa7ac9c JN |
1628 | if (!intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_HOT_PLUG_SUPPORT, |
1629 | &hotplug, sizeof(hotplug))) | |
1630 | return 0; | |
768b107e | 1631 | |
5fa7ac9c | 1632 | return hotplug; |
79e53945 JB |
1633 | } |
1634 | ||
cc68c81a | 1635 | static void intel_sdvo_enable_hotplug(struct intel_encoder *encoder) |
79e53945 | 1636 | { |
8aca63aa | 1637 | struct intel_sdvo *intel_sdvo = to_sdvo(encoder); |
79e53945 | 1638 | |
5fa7ac9c JN |
1639 | intel_sdvo_write_cmd(intel_sdvo, SDVO_CMD_SET_ACTIVE_HOT_PLUG, |
1640 | &intel_sdvo->hotplug_active, 2); | |
79e53945 JB |
1641 | } |
1642 | ||
fb7a46f3 | 1643 | static bool |
ea5b213a | 1644 | intel_sdvo_multifunc_encoder(struct intel_sdvo *intel_sdvo) |
fb7a46f3 | 1645 | { |
bc65212c | 1646 | /* Is there more than one type of output? */ |
2294488d | 1647 | return hweight16(intel_sdvo->caps.output_flags) > 1; |
fb7a46f3 | 1648 | } |
1649 | ||
f899fc64 | 1650 | static struct edid * |
e957d772 | 1651 | intel_sdvo_get_edid(struct drm_connector *connector) |
f899fc64 | 1652 | { |
e957d772 CW |
1653 | struct intel_sdvo *sdvo = intel_attached_sdvo(connector); |
1654 | return drm_get_edid(connector, &sdvo->ddc); | |
f899fc64 CW |
1655 | } |
1656 | ||
ff482d83 CW |
1657 | /* Mac mini hack -- use the same DDC as the analog connector */ |
1658 | static struct edid * | |
1659 | intel_sdvo_get_analog_edid(struct drm_connector *connector) | |
1660 | { | |
f899fc64 | 1661 | struct drm_i915_private *dev_priv = connector->dev->dev_private; |
ff482d83 | 1662 | |
0c1dab89 | 1663 | return drm_get_edid(connector, |
3bd7d909 | 1664 | intel_gmbus_get_adapter(dev_priv, |
41aa3448 | 1665 | dev_priv->vbt.crt_ddc_pin)); |
ff482d83 CW |
1666 | } |
1667 | ||
c43b5634 | 1668 | static enum drm_connector_status |
8bf38485 | 1669 | intel_sdvo_tmds_sink_detect(struct drm_connector *connector) |
9dff6af8 | 1670 | { |
df0e9248 | 1671 | struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector); |
9d1a903d CW |
1672 | enum drm_connector_status status; |
1673 | struct edid *edid; | |
9dff6af8 | 1674 | |
e957d772 | 1675 | edid = intel_sdvo_get_edid(connector); |
57cdaf90 | 1676 | |
ea5b213a | 1677 | if (edid == NULL && intel_sdvo_multifunc_encoder(intel_sdvo)) { |
e957d772 | 1678 | u8 ddc, saved_ddc = intel_sdvo->ddc_bus; |
9d1a903d | 1679 | |
7c3f0a27 ZY |
1680 | /* |
1681 | * Don't use the 1 as the argument of DDC bus switch to get | |
1682 | * the EDID. It is used for SDVO SPD ROM. | |
1683 | */ | |
9d1a903d | 1684 | for (ddc = intel_sdvo->ddc_bus >> 1; ddc > 1; ddc >>= 1) { |
e957d772 CW |
1685 | intel_sdvo->ddc_bus = ddc; |
1686 | edid = intel_sdvo_get_edid(connector); | |
1687 | if (edid) | |
7c3f0a27 | 1688 | break; |
7c3f0a27 | 1689 | } |
e957d772 CW |
1690 | /* |
1691 | * If we found the EDID on the other bus, | |
1692 | * assume that is the correct DDC bus. | |
1693 | */ | |
1694 | if (edid == NULL) | |
1695 | intel_sdvo->ddc_bus = saved_ddc; | |
7c3f0a27 | 1696 | } |
9d1a903d CW |
1697 | |
1698 | /* | |
1699 | * When there is no edid and no monitor is connected with VGA | |
1700 | * port, try to use the CRT ddc to read the EDID for DVI-connector. | |
57cdaf90 | 1701 | */ |
ff482d83 CW |
1702 | if (edid == NULL) |
1703 | edid = intel_sdvo_get_analog_edid(connector); | |
149c36a3 | 1704 | |
2f551c84 | 1705 | status = connector_status_unknown; |
9dff6af8 | 1706 | if (edid != NULL) { |
149c36a3 | 1707 | /* DDC bus is shared, match EDID to connector type */ |
9d1a903d CW |
1708 | if (edid->input & DRM_EDID_INPUT_DIGITAL) { |
1709 | status = connector_status_connected; | |
da79de97 CW |
1710 | if (intel_sdvo->is_hdmi) { |
1711 | intel_sdvo->has_hdmi_monitor = drm_detect_hdmi_monitor(edid); | |
1712 | intel_sdvo->has_hdmi_audio = drm_detect_monitor_audio(edid); | |
abedc077 VS |
1713 | intel_sdvo->rgb_quant_range_selectable = |
1714 | drm_rgb_quant_range_selectable(edid); | |
da79de97 | 1715 | } |
13946743 CW |
1716 | } else |
1717 | status = connector_status_disconnected; | |
9d1a903d CW |
1718 | kfree(edid); |
1719 | } | |
7f36e7ed CW |
1720 | |
1721 | if (status == connector_status_connected) { | |
1722 | struct intel_sdvo_connector *intel_sdvo_connector = to_intel_sdvo_connector(connector); | |
c3e5f67b DV |
1723 | if (intel_sdvo_connector->force_audio != HDMI_AUDIO_AUTO) |
1724 | intel_sdvo->has_hdmi_audio = (intel_sdvo_connector->force_audio == HDMI_AUDIO_ON); | |
7f36e7ed CW |
1725 | } |
1726 | ||
2b8d33f7 | 1727 | return status; |
9dff6af8 ML |
1728 | } |
1729 | ||
52220085 CW |
1730 | static bool |
1731 | intel_sdvo_connector_matches_edid(struct intel_sdvo_connector *sdvo, | |
1732 | struct edid *edid) | |
1733 | { | |
1734 | bool monitor_is_digital = !!(edid->input & DRM_EDID_INPUT_DIGITAL); | |
1735 | bool connector_is_digital = !!IS_DIGITAL(sdvo); | |
1736 | ||
1737 | DRM_DEBUG_KMS("connector_is_digital? %d, monitor_is_digital? %d\n", | |
1738 | connector_is_digital, monitor_is_digital); | |
1739 | return connector_is_digital == monitor_is_digital; | |
1740 | } | |
1741 | ||
7b334fcb | 1742 | static enum drm_connector_status |
930a9e28 | 1743 | intel_sdvo_detect(struct drm_connector *connector, bool force) |
79e53945 | 1744 | { |
fb7a46f3 | 1745 | uint16_t response; |
df0e9248 | 1746 | struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector); |
615fb93f | 1747 | struct intel_sdvo_connector *intel_sdvo_connector = to_intel_sdvo_connector(connector); |
14571b4c | 1748 | enum drm_connector_status ret; |
79e53945 | 1749 | |
164c8598 | 1750 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n", |
c23cc417 | 1751 | connector->base.id, connector->name); |
164c8598 | 1752 | |
fc37381c CW |
1753 | if (!intel_sdvo_get_value(intel_sdvo, |
1754 | SDVO_CMD_GET_ATTACHED_DISPLAYS, | |
1755 | &response, 2)) | |
32aad86f | 1756 | return connector_status_unknown; |
79e53945 | 1757 | |
e957d772 CW |
1758 | DRM_DEBUG_KMS("SDVO response %d %d [%x]\n", |
1759 | response & 0xff, response >> 8, | |
1760 | intel_sdvo_connector->output_flag); | |
e2f0ba97 | 1761 | |
fb7a46f3 | 1762 | if (response == 0) |
79e53945 | 1763 | return connector_status_disconnected; |
fb7a46f3 | 1764 | |
ea5b213a | 1765 | intel_sdvo->attached_output = response; |
14571b4c | 1766 | |
97aaf910 CW |
1767 | intel_sdvo->has_hdmi_monitor = false; |
1768 | intel_sdvo->has_hdmi_audio = false; | |
abedc077 | 1769 | intel_sdvo->rgb_quant_range_selectable = false; |
97aaf910 | 1770 | |
615fb93f | 1771 | if ((intel_sdvo_connector->output_flag & response) == 0) |
14571b4c | 1772 | ret = connector_status_disconnected; |
13946743 | 1773 | else if (IS_TMDS(intel_sdvo_connector)) |
8bf38485 | 1774 | ret = intel_sdvo_tmds_sink_detect(connector); |
13946743 CW |
1775 | else { |
1776 | struct edid *edid; | |
1777 | ||
1778 | /* if we have an edid check it matches the connection */ | |
1779 | edid = intel_sdvo_get_edid(connector); | |
1780 | if (edid == NULL) | |
1781 | edid = intel_sdvo_get_analog_edid(connector); | |
1782 | if (edid != NULL) { | |
52220085 CW |
1783 | if (intel_sdvo_connector_matches_edid(intel_sdvo_connector, |
1784 | edid)) | |
13946743 | 1785 | ret = connector_status_connected; |
52220085 CW |
1786 | else |
1787 | ret = connector_status_disconnected; | |
1788 | ||
13946743 CW |
1789 | kfree(edid); |
1790 | } else | |
1791 | ret = connector_status_connected; | |
1792 | } | |
14571b4c ZW |
1793 | |
1794 | /* May update encoder flag for like clock for SDVO TV, etc.*/ | |
1795 | if (ret == connector_status_connected) { | |
ea5b213a CW |
1796 | intel_sdvo->is_tv = false; |
1797 | intel_sdvo->is_lvds = false; | |
14571b4c | 1798 | |
09ede541 | 1799 | if (response & SDVO_TV_MASK) |
ea5b213a | 1800 | intel_sdvo->is_tv = true; |
14571b4c | 1801 | if (response & SDVO_LVDS_MASK) |
8545423a | 1802 | intel_sdvo->is_lvds = intel_sdvo->sdvo_lvds_fixed_mode != NULL; |
fb7a46f3 | 1803 | } |
14571b4c ZW |
1804 | |
1805 | return ret; | |
79e53945 JB |
1806 | } |
1807 | ||
e2f0ba97 | 1808 | static void intel_sdvo_get_ddc_modes(struct drm_connector *connector) |
79e53945 | 1809 | { |
ff482d83 | 1810 | struct edid *edid; |
79e53945 | 1811 | |
46a3f4a3 | 1812 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n", |
c23cc417 | 1813 | connector->base.id, connector->name); |
46a3f4a3 | 1814 | |
79e53945 | 1815 | /* set the bus switch and get the modes */ |
e957d772 | 1816 | edid = intel_sdvo_get_edid(connector); |
79e53945 | 1817 | |
57cdaf90 KP |
1818 | /* |
1819 | * Mac mini hack. On this device, the DVI-I connector shares one DDC | |
1820 | * link between analog and digital outputs. So, if the regular SDVO | |
1821 | * DDC fails, check to see if the analog output is disconnected, in | |
1822 | * which case we'll look there for the digital DDC data. | |
e2f0ba97 | 1823 | */ |
f899fc64 CW |
1824 | if (edid == NULL) |
1825 | edid = intel_sdvo_get_analog_edid(connector); | |
1826 | ||
ff482d83 | 1827 | if (edid != NULL) { |
52220085 CW |
1828 | if (intel_sdvo_connector_matches_edid(to_intel_sdvo_connector(connector), |
1829 | edid)) { | |
0c1dab89 CW |
1830 | drm_mode_connector_update_edid_property(connector, edid); |
1831 | drm_add_edid_modes(connector, edid); | |
1832 | } | |
13946743 | 1833 | |
ff482d83 | 1834 | kfree(edid); |
e2f0ba97 | 1835 | } |
e2f0ba97 JB |
1836 | } |
1837 | ||
1838 | /* | |
1839 | * Set of SDVO TV modes. | |
1840 | * Note! This is in reply order (see loop in get_tv_modes). | |
1841 | * XXX: all 60Hz refresh? | |
1842 | */ | |
b1f559ec | 1843 | static const struct drm_display_mode sdvo_tv_modes[] = { |
7026d4ac ZW |
1844 | { DRM_MODE("320x200", DRM_MODE_TYPE_DRIVER, 5815, 320, 321, 384, |
1845 | 416, 0, 200, 201, 232, 233, 0, | |
e2f0ba97 | 1846 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, |
7026d4ac ZW |
1847 | { DRM_MODE("320x240", DRM_MODE_TYPE_DRIVER, 6814, 320, 321, 384, |
1848 | 416, 0, 240, 241, 272, 273, 0, | |
e2f0ba97 | 1849 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, |
7026d4ac ZW |
1850 | { DRM_MODE("400x300", DRM_MODE_TYPE_DRIVER, 9910, 400, 401, 464, |
1851 | 496, 0, 300, 301, 332, 333, 0, | |
e2f0ba97 | 1852 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, |
7026d4ac ZW |
1853 | { DRM_MODE("640x350", DRM_MODE_TYPE_DRIVER, 16913, 640, 641, 704, |
1854 | 736, 0, 350, 351, 382, 383, 0, | |
e2f0ba97 | 1855 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, |
7026d4ac ZW |
1856 | { DRM_MODE("640x400", DRM_MODE_TYPE_DRIVER, 19121, 640, 641, 704, |
1857 | 736, 0, 400, 401, 432, 433, 0, | |
e2f0ba97 | 1858 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, |
7026d4ac ZW |
1859 | { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 22654, 640, 641, 704, |
1860 | 736, 0, 480, 481, 512, 513, 0, | |
e2f0ba97 | 1861 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, |
7026d4ac ZW |
1862 | { DRM_MODE("704x480", DRM_MODE_TYPE_DRIVER, 24624, 704, 705, 768, |
1863 | 800, 0, 480, 481, 512, 513, 0, | |
e2f0ba97 | 1864 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, |
7026d4ac ZW |
1865 | { DRM_MODE("704x576", DRM_MODE_TYPE_DRIVER, 29232, 704, 705, 768, |
1866 | 800, 0, 576, 577, 608, 609, 0, | |
e2f0ba97 | 1867 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, |
7026d4ac ZW |
1868 | { DRM_MODE("720x350", DRM_MODE_TYPE_DRIVER, 18751, 720, 721, 784, |
1869 | 816, 0, 350, 351, 382, 383, 0, | |
e2f0ba97 | 1870 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, |
7026d4ac ZW |
1871 | { DRM_MODE("720x400", DRM_MODE_TYPE_DRIVER, 21199, 720, 721, 784, |
1872 | 816, 0, 400, 401, 432, 433, 0, | |
e2f0ba97 | 1873 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, |
7026d4ac ZW |
1874 | { DRM_MODE("720x480", DRM_MODE_TYPE_DRIVER, 25116, 720, 721, 784, |
1875 | 816, 0, 480, 481, 512, 513, 0, | |
e2f0ba97 | 1876 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, |
7026d4ac ZW |
1877 | { DRM_MODE("720x540", DRM_MODE_TYPE_DRIVER, 28054, 720, 721, 784, |
1878 | 816, 0, 540, 541, 572, 573, 0, | |
e2f0ba97 | 1879 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, |
7026d4ac ZW |
1880 | { DRM_MODE("720x576", DRM_MODE_TYPE_DRIVER, 29816, 720, 721, 784, |
1881 | 816, 0, 576, 577, 608, 609, 0, | |
e2f0ba97 | 1882 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, |
7026d4ac ZW |
1883 | { DRM_MODE("768x576", DRM_MODE_TYPE_DRIVER, 31570, 768, 769, 832, |
1884 | 864, 0, 576, 577, 608, 609, 0, | |
e2f0ba97 | 1885 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, |
7026d4ac ZW |
1886 | { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 34030, 800, 801, 864, |
1887 | 896, 0, 600, 601, 632, 633, 0, | |
e2f0ba97 | 1888 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, |
7026d4ac ZW |
1889 | { DRM_MODE("832x624", DRM_MODE_TYPE_DRIVER, 36581, 832, 833, 896, |
1890 | 928, 0, 624, 625, 656, 657, 0, | |
e2f0ba97 | 1891 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, |
7026d4ac ZW |
1892 | { DRM_MODE("920x766", DRM_MODE_TYPE_DRIVER, 48707, 920, 921, 984, |
1893 | 1016, 0, 766, 767, 798, 799, 0, | |
e2f0ba97 | 1894 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, |
7026d4ac ZW |
1895 | { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 53827, 1024, 1025, 1088, |
1896 | 1120, 0, 768, 769, 800, 801, 0, | |
e2f0ba97 | 1897 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, |
7026d4ac ZW |
1898 | { DRM_MODE("1280x1024", DRM_MODE_TYPE_DRIVER, 87265, 1280, 1281, 1344, |
1899 | 1376, 0, 1024, 1025, 1056, 1057, 0, | |
e2f0ba97 JB |
1900 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, |
1901 | }; | |
1902 | ||
1903 | static void intel_sdvo_get_tv_modes(struct drm_connector *connector) | |
1904 | { | |
df0e9248 | 1905 | struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector); |
7026d4ac | 1906 | struct intel_sdvo_sdtv_resolution_request tv_res; |
ce6feabd ZY |
1907 | uint32_t reply = 0, format_map = 0; |
1908 | int i; | |
e2f0ba97 | 1909 | |
46a3f4a3 | 1910 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n", |
c23cc417 | 1911 | connector->base.id, connector->name); |
46a3f4a3 | 1912 | |
e2f0ba97 JB |
1913 | /* Read the list of supported input resolutions for the selected TV |
1914 | * format. | |
1915 | */ | |
40039750 | 1916 | format_map = 1 << intel_sdvo->tv_format_index; |
ce6feabd | 1917 | memcpy(&tv_res, &format_map, |
32aad86f | 1918 | min(sizeof(format_map), sizeof(struct intel_sdvo_sdtv_resolution_request))); |
ce6feabd | 1919 | |
32aad86f CW |
1920 | if (!intel_sdvo_set_target_output(intel_sdvo, intel_sdvo->attached_output)) |
1921 | return; | |
ce6feabd | 1922 | |
32aad86f | 1923 | BUILD_BUG_ON(sizeof(tv_res) != 3); |
e957d772 CW |
1924 | if (!intel_sdvo_write_cmd(intel_sdvo, |
1925 | SDVO_CMD_GET_SDTV_RESOLUTION_SUPPORT, | |
32aad86f CW |
1926 | &tv_res, sizeof(tv_res))) |
1927 | return; | |
1928 | if (!intel_sdvo_read_response(intel_sdvo, &reply, 3)) | |
e2f0ba97 JB |
1929 | return; |
1930 | ||
1931 | for (i = 0; i < ARRAY_SIZE(sdvo_tv_modes); i++) | |
7026d4ac ZW |
1932 | if (reply & (1 << i)) { |
1933 | struct drm_display_mode *nmode; | |
1934 | nmode = drm_mode_duplicate(connector->dev, | |
32aad86f | 1935 | &sdvo_tv_modes[i]); |
7026d4ac ZW |
1936 | if (nmode) |
1937 | drm_mode_probed_add(connector, nmode); | |
1938 | } | |
e2f0ba97 JB |
1939 | } |
1940 | ||
7086c87f ML |
1941 | static void intel_sdvo_get_lvds_modes(struct drm_connector *connector) |
1942 | { | |
df0e9248 | 1943 | struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector); |
7086c87f | 1944 | struct drm_i915_private *dev_priv = connector->dev->dev_private; |
12682a97 | 1945 | struct drm_display_mode *newmode; |
7086c87f | 1946 | |
46a3f4a3 | 1947 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s]\n", |
c23cc417 | 1948 | connector->base.id, connector->name); |
46a3f4a3 | 1949 | |
7086c87f | 1950 | /* |
c3456fb3 | 1951 | * Fetch modes from VBT. For SDVO prefer the VBT mode since some |
4300a0f8 | 1952 | * SDVO->LVDS transcoders can't cope with the EDID mode. |
7086c87f | 1953 | */ |
41aa3448 | 1954 | if (dev_priv->vbt.sdvo_lvds_vbt_mode != NULL) { |
7086c87f | 1955 | newmode = drm_mode_duplicate(connector->dev, |
41aa3448 | 1956 | dev_priv->vbt.sdvo_lvds_vbt_mode); |
7086c87f ML |
1957 | if (newmode != NULL) { |
1958 | /* Guarantee the mode is preferred */ | |
1959 | newmode->type = (DRM_MODE_TYPE_PREFERRED | | |
1960 | DRM_MODE_TYPE_DRIVER); | |
1961 | drm_mode_probed_add(connector, newmode); | |
1962 | } | |
1963 | } | |
12682a97 | 1964 | |
4300a0f8 DA |
1965 | /* |
1966 | * Attempt to get the mode list from DDC. | |
1967 | * Assume that the preferred modes are | |
1968 | * arranged in priority order. | |
1969 | */ | |
1970 | intel_ddc_get_modes(connector, &intel_sdvo->ddc); | |
1971 | ||
12682a97 | 1972 | list_for_each_entry(newmode, &connector->probed_modes, head) { |
1973 | if (newmode->type & DRM_MODE_TYPE_PREFERRED) { | |
ea5b213a | 1974 | intel_sdvo->sdvo_lvds_fixed_mode = |
12682a97 | 1975 | drm_mode_duplicate(connector->dev, newmode); |
6c9547ff | 1976 | |
8545423a | 1977 | intel_sdvo->is_lvds = true; |
12682a97 | 1978 | break; |
1979 | } | |
1980 | } | |
7086c87f ML |
1981 | } |
1982 | ||
e2f0ba97 JB |
1983 | static int intel_sdvo_get_modes(struct drm_connector *connector) |
1984 | { | |
615fb93f | 1985 | struct intel_sdvo_connector *intel_sdvo_connector = to_intel_sdvo_connector(connector); |
e2f0ba97 | 1986 | |
615fb93f | 1987 | if (IS_TV(intel_sdvo_connector)) |
e2f0ba97 | 1988 | intel_sdvo_get_tv_modes(connector); |
615fb93f | 1989 | else if (IS_LVDS(intel_sdvo_connector)) |
7086c87f | 1990 | intel_sdvo_get_lvds_modes(connector); |
e2f0ba97 JB |
1991 | else |
1992 | intel_sdvo_get_ddc_modes(connector); | |
1993 | ||
32aad86f | 1994 | return !list_empty(&connector->probed_modes); |
79e53945 JB |
1995 | } |
1996 | ||
1997 | static void intel_sdvo_destroy(struct drm_connector *connector) | |
1998 | { | |
615fb93f | 1999 | struct intel_sdvo_connector *intel_sdvo_connector = to_intel_sdvo_connector(connector); |
79e53945 | 2000 | |
79e53945 | 2001 | drm_connector_cleanup(connector); |
4b745b1e | 2002 | kfree(intel_sdvo_connector); |
79e53945 JB |
2003 | } |
2004 | ||
1aad7ac0 CW |
2005 | static bool intel_sdvo_detect_hdmi_audio(struct drm_connector *connector) |
2006 | { | |
2007 | struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector); | |
2008 | struct edid *edid; | |
2009 | bool has_audio = false; | |
2010 | ||
2011 | if (!intel_sdvo->is_hdmi) | |
2012 | return false; | |
2013 | ||
2014 | edid = intel_sdvo_get_edid(connector); | |
2015 | if (edid != NULL && edid->input & DRM_EDID_INPUT_DIGITAL) | |
2016 | has_audio = drm_detect_monitor_audio(edid); | |
38ab8a20 | 2017 | kfree(edid); |
1aad7ac0 CW |
2018 | |
2019 | return has_audio; | |
2020 | } | |
2021 | ||
ce6feabd ZY |
2022 | static int |
2023 | intel_sdvo_set_property(struct drm_connector *connector, | |
2024 | struct drm_property *property, | |
2025 | uint64_t val) | |
2026 | { | |
df0e9248 | 2027 | struct intel_sdvo *intel_sdvo = intel_attached_sdvo(connector); |
615fb93f | 2028 | struct intel_sdvo_connector *intel_sdvo_connector = to_intel_sdvo_connector(connector); |
e953fd7b | 2029 | struct drm_i915_private *dev_priv = connector->dev->dev_private; |
b9219c5e | 2030 | uint16_t temp_value; |
32aad86f CW |
2031 | uint8_t cmd; |
2032 | int ret; | |
ce6feabd | 2033 | |
662595df | 2034 | ret = drm_object_property_set_value(&connector->base, property, val); |
32aad86f CW |
2035 | if (ret) |
2036 | return ret; | |
ce6feabd | 2037 | |
3f43c48d | 2038 | if (property == dev_priv->force_audio_property) { |
1aad7ac0 CW |
2039 | int i = val; |
2040 | bool has_audio; | |
2041 | ||
2042 | if (i == intel_sdvo_connector->force_audio) | |
7f36e7ed CW |
2043 | return 0; |
2044 | ||
1aad7ac0 | 2045 | intel_sdvo_connector->force_audio = i; |
7f36e7ed | 2046 | |
c3e5f67b | 2047 | if (i == HDMI_AUDIO_AUTO) |
1aad7ac0 CW |
2048 | has_audio = intel_sdvo_detect_hdmi_audio(connector); |
2049 | else | |
c3e5f67b | 2050 | has_audio = (i == HDMI_AUDIO_ON); |
7f36e7ed | 2051 | |
1aad7ac0 | 2052 | if (has_audio == intel_sdvo->has_hdmi_audio) |
7f36e7ed | 2053 | return 0; |
7f36e7ed | 2054 | |
1aad7ac0 | 2055 | intel_sdvo->has_hdmi_audio = has_audio; |
7f36e7ed CW |
2056 | goto done; |
2057 | } | |
2058 | ||
e953fd7b | 2059 | if (property == dev_priv->broadcast_rgb_property) { |
ae4edb80 DV |
2060 | bool old_auto = intel_sdvo->color_range_auto; |
2061 | uint32_t old_range = intel_sdvo->color_range; | |
2062 | ||
55bc60db VS |
2063 | switch (val) { |
2064 | case INTEL_BROADCAST_RGB_AUTO: | |
2065 | intel_sdvo->color_range_auto = true; | |
2066 | break; | |
2067 | case INTEL_BROADCAST_RGB_FULL: | |
2068 | intel_sdvo->color_range_auto = false; | |
2069 | intel_sdvo->color_range = 0; | |
2070 | break; | |
2071 | case INTEL_BROADCAST_RGB_LIMITED: | |
2072 | intel_sdvo->color_range_auto = false; | |
4f3a8bc7 PZ |
2073 | /* FIXME: this bit is only valid when using TMDS |
2074 | * encoding and 8 bit per color mode. */ | |
2075 | intel_sdvo->color_range = HDMI_COLOR_RANGE_16_235; | |
55bc60db VS |
2076 | break; |
2077 | default: | |
2078 | return -EINVAL; | |
2079 | } | |
ae4edb80 DV |
2080 | |
2081 | if (old_auto == intel_sdvo->color_range_auto && | |
2082 | old_range == intel_sdvo->color_range) | |
2083 | return 0; | |
2084 | ||
7f36e7ed CW |
2085 | goto done; |
2086 | } | |
2087 | ||
c5521706 CW |
2088 | #define CHECK_PROPERTY(name, NAME) \ |
2089 | if (intel_sdvo_connector->name == property) { \ | |
2090 | if (intel_sdvo_connector->cur_##name == temp_value) return 0; \ | |
2091 | if (intel_sdvo_connector->max_##name < temp_value) return -EINVAL; \ | |
2092 | cmd = SDVO_CMD_SET_##NAME; \ | |
2093 | intel_sdvo_connector->cur_##name = temp_value; \ | |
2094 | goto set_value; \ | |
2095 | } | |
2096 | ||
2097 | if (property == intel_sdvo_connector->tv_format) { | |
32aad86f CW |
2098 | if (val >= TV_FORMAT_NUM) |
2099 | return -EINVAL; | |
2100 | ||
40039750 | 2101 | if (intel_sdvo->tv_format_index == |
615fb93f | 2102 | intel_sdvo_connector->tv_format_supported[val]) |
32aad86f | 2103 | return 0; |
ce6feabd | 2104 | |
40039750 | 2105 | intel_sdvo->tv_format_index = intel_sdvo_connector->tv_format_supported[val]; |
c5521706 | 2106 | goto done; |
32aad86f | 2107 | } else if (IS_TV_OR_LVDS(intel_sdvo_connector)) { |
b9219c5e | 2108 | temp_value = val; |
c5521706 | 2109 | if (intel_sdvo_connector->left == property) { |
662595df | 2110 | drm_object_property_set_value(&connector->base, |
c5521706 | 2111 | intel_sdvo_connector->right, val); |
615fb93f | 2112 | if (intel_sdvo_connector->left_margin == temp_value) |
32aad86f | 2113 | return 0; |
b9219c5e | 2114 | |
615fb93f CW |
2115 | intel_sdvo_connector->left_margin = temp_value; |
2116 | intel_sdvo_connector->right_margin = temp_value; | |
2117 | temp_value = intel_sdvo_connector->max_hscan - | |
c5521706 | 2118 | intel_sdvo_connector->left_margin; |
b9219c5e | 2119 | cmd = SDVO_CMD_SET_OVERSCAN_H; |
c5521706 CW |
2120 | goto set_value; |
2121 | } else if (intel_sdvo_connector->right == property) { | |
662595df | 2122 | drm_object_property_set_value(&connector->base, |
c5521706 | 2123 | intel_sdvo_connector->left, val); |
615fb93f | 2124 | if (intel_sdvo_connector->right_margin == temp_value) |
32aad86f | 2125 | return 0; |
b9219c5e | 2126 | |
615fb93f CW |
2127 | intel_sdvo_connector->left_margin = temp_value; |
2128 | intel_sdvo_connector->right_margin = temp_value; | |
2129 | temp_value = intel_sdvo_connector->max_hscan - | |
2130 | intel_sdvo_connector->left_margin; | |
b9219c5e | 2131 | cmd = SDVO_CMD_SET_OVERSCAN_H; |
c5521706 CW |
2132 | goto set_value; |
2133 | } else if (intel_sdvo_connector->top == property) { | |
662595df | 2134 | drm_object_property_set_value(&connector->base, |
c5521706 | 2135 | intel_sdvo_connector->bottom, val); |
615fb93f | 2136 | if (intel_sdvo_connector->top_margin == temp_value) |
32aad86f | 2137 | return 0; |
b9219c5e | 2138 | |
615fb93f CW |
2139 | intel_sdvo_connector->top_margin = temp_value; |
2140 | intel_sdvo_connector->bottom_margin = temp_value; | |
2141 | temp_value = intel_sdvo_connector->max_vscan - | |
c5521706 | 2142 | intel_sdvo_connector->top_margin; |
b9219c5e | 2143 | cmd = SDVO_CMD_SET_OVERSCAN_V; |
c5521706 CW |
2144 | goto set_value; |
2145 | } else if (intel_sdvo_connector->bottom == property) { | |
662595df | 2146 | drm_object_property_set_value(&connector->base, |
c5521706 | 2147 | intel_sdvo_connector->top, val); |
615fb93f | 2148 | if (intel_sdvo_connector->bottom_margin == temp_value) |
32aad86f CW |
2149 | return 0; |
2150 | ||
615fb93f CW |
2151 | intel_sdvo_connector->top_margin = temp_value; |
2152 | intel_sdvo_connector->bottom_margin = temp_value; | |
2153 | temp_value = intel_sdvo_connector->max_vscan - | |
c5521706 | 2154 | intel_sdvo_connector->top_margin; |
b9219c5e | 2155 | cmd = SDVO_CMD_SET_OVERSCAN_V; |
c5521706 CW |
2156 | goto set_value; |
2157 | } | |
2158 | CHECK_PROPERTY(hpos, HPOS) | |
2159 | CHECK_PROPERTY(vpos, VPOS) | |
2160 | CHECK_PROPERTY(saturation, SATURATION) | |
2161 | CHECK_PROPERTY(contrast, CONTRAST) | |
2162 | CHECK_PROPERTY(hue, HUE) | |
2163 | CHECK_PROPERTY(brightness, BRIGHTNESS) | |
2164 | CHECK_PROPERTY(sharpness, SHARPNESS) | |
2165 | CHECK_PROPERTY(flicker_filter, FLICKER_FILTER) | |
2166 | CHECK_PROPERTY(flicker_filter_2d, FLICKER_FILTER_2D) | |
2167 | CHECK_PROPERTY(flicker_filter_adaptive, FLICKER_FILTER_ADAPTIVE) | |
2168 | CHECK_PROPERTY(tv_chroma_filter, TV_CHROMA_FILTER) | |
2169 | CHECK_PROPERTY(tv_luma_filter, TV_LUMA_FILTER) | |
e044218a | 2170 | CHECK_PROPERTY(dot_crawl, DOT_CRAWL) |
c5521706 | 2171 | } |
b9219c5e | 2172 | |
c5521706 | 2173 | return -EINVAL; /* unknown property */ |
b9219c5e | 2174 | |
c5521706 CW |
2175 | set_value: |
2176 | if (!intel_sdvo_set_value(intel_sdvo, cmd, &temp_value, 2)) | |
2177 | return -EIO; | |
b9219c5e | 2178 | |
b9219c5e | 2179 | |
c5521706 | 2180 | done: |
c0c36b94 CW |
2181 | if (intel_sdvo->base.base.crtc) |
2182 | intel_crtc_restore_mode(intel_sdvo->base.base.crtc); | |
c5521706 | 2183 | |
32aad86f | 2184 | return 0; |
c5521706 | 2185 | #undef CHECK_PROPERTY |
ce6feabd ZY |
2186 | } |
2187 | ||
79e53945 | 2188 | static const struct drm_connector_funcs intel_sdvo_connector_funcs = { |
b2cabb0e | 2189 | .dpms = intel_sdvo_dpms, |
79e53945 JB |
2190 | .detect = intel_sdvo_detect, |
2191 | .fill_modes = drm_helper_probe_single_connector_modes, | |
ce6feabd | 2192 | .set_property = intel_sdvo_set_property, |
79e53945 JB |
2193 | .destroy = intel_sdvo_destroy, |
2194 | }; | |
2195 | ||
2196 | static const struct drm_connector_helper_funcs intel_sdvo_connector_helper_funcs = { | |
2197 | .get_modes = intel_sdvo_get_modes, | |
2198 | .mode_valid = intel_sdvo_mode_valid, | |
df0e9248 | 2199 | .best_encoder = intel_best_encoder, |
79e53945 JB |
2200 | }; |
2201 | ||
b358d0a6 | 2202 | static void intel_sdvo_enc_destroy(struct drm_encoder *encoder) |
79e53945 | 2203 | { |
8aca63aa | 2204 | struct intel_sdvo *intel_sdvo = to_sdvo(to_intel_encoder(encoder)); |
d2a82a6f | 2205 | |
ea5b213a | 2206 | if (intel_sdvo->sdvo_lvds_fixed_mode != NULL) |
d2a82a6f | 2207 | drm_mode_destroy(encoder->dev, |
ea5b213a | 2208 | intel_sdvo->sdvo_lvds_fixed_mode); |
d2a82a6f | 2209 | |
e957d772 | 2210 | i2c_del_adapter(&intel_sdvo->ddc); |
ea5b213a | 2211 | intel_encoder_destroy(encoder); |
79e53945 JB |
2212 | } |
2213 | ||
2214 | static const struct drm_encoder_funcs intel_sdvo_enc_funcs = { | |
2215 | .destroy = intel_sdvo_enc_destroy, | |
2216 | }; | |
2217 | ||
b66d8424 CW |
2218 | static void |
2219 | intel_sdvo_guess_ddc_bus(struct intel_sdvo *sdvo) | |
2220 | { | |
2221 | uint16_t mask = 0; | |
2222 | unsigned int num_bits; | |
2223 | ||
2224 | /* Make a mask of outputs less than or equal to our own priority in the | |
2225 | * list. | |
2226 | */ | |
2227 | switch (sdvo->controlled_output) { | |
2228 | case SDVO_OUTPUT_LVDS1: | |
2229 | mask |= SDVO_OUTPUT_LVDS1; | |
2230 | case SDVO_OUTPUT_LVDS0: | |
2231 | mask |= SDVO_OUTPUT_LVDS0; | |
2232 | case SDVO_OUTPUT_TMDS1: | |
2233 | mask |= SDVO_OUTPUT_TMDS1; | |
2234 | case SDVO_OUTPUT_TMDS0: | |
2235 | mask |= SDVO_OUTPUT_TMDS0; | |
2236 | case SDVO_OUTPUT_RGB1: | |
2237 | mask |= SDVO_OUTPUT_RGB1; | |
2238 | case SDVO_OUTPUT_RGB0: | |
2239 | mask |= SDVO_OUTPUT_RGB0; | |
2240 | break; | |
2241 | } | |
2242 | ||
2243 | /* Count bits to find what number we are in the priority list. */ | |
2244 | mask &= sdvo->caps.output_flags; | |
2245 | num_bits = hweight16(mask); | |
2246 | /* If more than 3 outputs, default to DDC bus 3 for now. */ | |
2247 | if (num_bits > 3) | |
2248 | num_bits = 3; | |
2249 | ||
2250 | /* Corresponds to SDVO_CONTROL_BUS_DDCx */ | |
2251 | sdvo->ddc_bus = 1 << num_bits; | |
2252 | } | |
79e53945 | 2253 | |
e2f0ba97 JB |
2254 | /** |
2255 | * Choose the appropriate DDC bus for control bus switch command for this | |
2256 | * SDVO output based on the controlled output. | |
2257 | * | |
2258 | * DDC bus number assignment is in a priority order of RGB outputs, then TMDS | |
2259 | * outputs, then LVDS outputs. | |
2260 | */ | |
2261 | static void | |
b1083333 | 2262 | intel_sdvo_select_ddc_bus(struct drm_i915_private *dev_priv, |
ea5b213a | 2263 | struct intel_sdvo *sdvo, u32 reg) |
e2f0ba97 | 2264 | { |
b1083333 | 2265 | struct sdvo_device_mapping *mapping; |
e2f0ba97 | 2266 | |
eef4eacb | 2267 | if (sdvo->is_sdvob) |
b1083333 AJ |
2268 | mapping = &(dev_priv->sdvo_mappings[0]); |
2269 | else | |
2270 | mapping = &(dev_priv->sdvo_mappings[1]); | |
e2f0ba97 | 2271 | |
b66d8424 CW |
2272 | if (mapping->initialized) |
2273 | sdvo->ddc_bus = 1 << ((mapping->ddc_pin & 0xf0) >> 4); | |
2274 | else | |
2275 | intel_sdvo_guess_ddc_bus(sdvo); | |
e2f0ba97 JB |
2276 | } |
2277 | ||
e957d772 CW |
2278 | static void |
2279 | intel_sdvo_select_i2c_bus(struct drm_i915_private *dev_priv, | |
2280 | struct intel_sdvo *sdvo, u32 reg) | |
2281 | { | |
2282 | struct sdvo_device_mapping *mapping; | |
46eb3036 | 2283 | u8 pin; |
e957d772 | 2284 | |
eef4eacb | 2285 | if (sdvo->is_sdvob) |
e957d772 CW |
2286 | mapping = &dev_priv->sdvo_mappings[0]; |
2287 | else | |
2288 | mapping = &dev_priv->sdvo_mappings[1]; | |
2289 | ||
6cb1612a | 2290 | if (mapping->initialized && intel_gmbus_is_port_valid(mapping->i2c_pin)) |
e957d772 | 2291 | pin = mapping->i2c_pin; |
6cb1612a JN |
2292 | else |
2293 | pin = GMBUS_PORT_DPB; | |
e957d772 | 2294 | |
6cb1612a JN |
2295 | sdvo->i2c = intel_gmbus_get_adapter(dev_priv, pin); |
2296 | ||
2297 | /* With gmbus we should be able to drive sdvo i2c at 2MHz, but somehow | |
2298 | * our code totally fails once we start using gmbus. Hence fall back to | |
2299 | * bit banging for now. */ | |
2300 | intel_gmbus_force_bit(sdvo->i2c, true); | |
e957d772 CW |
2301 | } |
2302 | ||
fbfcc4f3 JN |
2303 | /* undo any changes intel_sdvo_select_i2c_bus() did to sdvo->i2c */ |
2304 | static void | |
2305 | intel_sdvo_unselect_i2c_bus(struct intel_sdvo *sdvo) | |
2306 | { | |
2307 | intel_gmbus_force_bit(sdvo->i2c, false); | |
e957d772 CW |
2308 | } |
2309 | ||
e2f0ba97 | 2310 | static bool |
e27d8538 | 2311 | intel_sdvo_is_hdmi_connector(struct intel_sdvo *intel_sdvo, int device) |
e2f0ba97 | 2312 | { |
97aaf910 | 2313 | return intel_sdvo_check_supp_encode(intel_sdvo); |
e2f0ba97 JB |
2314 | } |
2315 | ||
714605e4 | 2316 | static u8 |
eef4eacb | 2317 | intel_sdvo_get_slave_addr(struct drm_device *dev, struct intel_sdvo *sdvo) |
714605e4 | 2318 | { |
2319 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2320 | struct sdvo_device_mapping *my_mapping, *other_mapping; | |
2321 | ||
eef4eacb | 2322 | if (sdvo->is_sdvob) { |
714605e4 | 2323 | my_mapping = &dev_priv->sdvo_mappings[0]; |
2324 | other_mapping = &dev_priv->sdvo_mappings[1]; | |
2325 | } else { | |
2326 | my_mapping = &dev_priv->sdvo_mappings[1]; | |
2327 | other_mapping = &dev_priv->sdvo_mappings[0]; | |
2328 | } | |
2329 | ||
2330 | /* If the BIOS described our SDVO device, take advantage of it. */ | |
2331 | if (my_mapping->slave_addr) | |
2332 | return my_mapping->slave_addr; | |
2333 | ||
2334 | /* If the BIOS only described a different SDVO device, use the | |
2335 | * address that it isn't using. | |
2336 | */ | |
2337 | if (other_mapping->slave_addr) { | |
2338 | if (other_mapping->slave_addr == 0x70) | |
2339 | return 0x72; | |
2340 | else | |
2341 | return 0x70; | |
2342 | } | |
2343 | ||
2344 | /* No SDVO device info is found for another DVO port, | |
2345 | * so use mapping assumption we had before BIOS parsing. | |
2346 | */ | |
eef4eacb | 2347 | if (sdvo->is_sdvob) |
714605e4 | 2348 | return 0x70; |
2349 | else | |
2350 | return 0x72; | |
2351 | } | |
2352 | ||
931c1c26 ID |
2353 | static void |
2354 | intel_sdvo_connector_unregister(struct intel_connector *intel_connector) | |
2355 | { | |
2356 | struct drm_connector *drm_connector; | |
2357 | struct intel_sdvo *sdvo_encoder; | |
2358 | ||
2359 | drm_connector = &intel_connector->base; | |
2360 | sdvo_encoder = intel_attached_sdvo(&intel_connector->base); | |
2361 | ||
2362 | sysfs_remove_link(&drm_connector->kdev->kobj, | |
2363 | sdvo_encoder->ddc.dev.kobj.name); | |
2364 | intel_connector_unregister(intel_connector); | |
2365 | } | |
2366 | ||
c393454d | 2367 | static int |
df0e9248 CW |
2368 | intel_sdvo_connector_init(struct intel_sdvo_connector *connector, |
2369 | struct intel_sdvo *encoder) | |
14571b4c | 2370 | { |
c393454d ID |
2371 | struct drm_connector *drm_connector; |
2372 | int ret; | |
2373 | ||
2374 | drm_connector = &connector->base.base; | |
2375 | ret = drm_connector_init(encoder->base.base.dev, | |
2376 | drm_connector, | |
df0e9248 CW |
2377 | &intel_sdvo_connector_funcs, |
2378 | connector->base.base.connector_type); | |
c393454d ID |
2379 | if (ret < 0) |
2380 | return ret; | |
6070a4a9 | 2381 | |
c393454d | 2382 | drm_connector_helper_add(drm_connector, |
df0e9248 | 2383 | &intel_sdvo_connector_helper_funcs); |
14571b4c | 2384 | |
8f4839e2 | 2385 | connector->base.base.interlace_allowed = 1; |
df0e9248 CW |
2386 | connector->base.base.doublescan_allowed = 0; |
2387 | connector->base.base.display_info.subpixel_order = SubPixelHorizontalRGB; | |
4ac41f47 | 2388 | connector->base.get_hw_state = intel_sdvo_connector_get_hw_state; |
931c1c26 | 2389 | connector->base.unregister = intel_sdvo_connector_unregister; |
14571b4c | 2390 | |
df0e9248 | 2391 | intel_connector_attach_encoder(&connector->base, &encoder->base); |
34ea3d38 | 2392 | ret = drm_connector_register(drm_connector); |
c393454d ID |
2393 | if (ret < 0) |
2394 | goto err1; | |
2395 | ||
4d43e9bd EE |
2396 | ret = sysfs_create_link(&drm_connector->kdev->kobj, |
2397 | &encoder->ddc.dev.kobj, | |
931c1c26 ID |
2398 | encoder->ddc.dev.kobj.name); |
2399 | if (ret < 0) | |
2400 | goto err2; | |
2401 | ||
c393454d ID |
2402 | return 0; |
2403 | ||
931c1c26 | 2404 | err2: |
34ea3d38 | 2405 | drm_connector_unregister(drm_connector); |
c393454d ID |
2406 | err1: |
2407 | drm_connector_cleanup(drm_connector); | |
2408 | ||
2409 | return ret; | |
14571b4c | 2410 | } |
6070a4a9 | 2411 | |
7f36e7ed | 2412 | static void |
55bc60db VS |
2413 | intel_sdvo_add_hdmi_properties(struct intel_sdvo *intel_sdvo, |
2414 | struct intel_sdvo_connector *connector) | |
7f36e7ed CW |
2415 | { |
2416 | struct drm_device *dev = connector->base.base.dev; | |
2417 | ||
3f43c48d | 2418 | intel_attach_force_audio_property(&connector->base.base); |
55bc60db | 2419 | if (INTEL_INFO(dev)->gen >= 4 && IS_MOBILE(dev)) { |
e953fd7b | 2420 | intel_attach_broadcast_rgb_property(&connector->base.base); |
55bc60db VS |
2421 | intel_sdvo->color_range_auto = true; |
2422 | } | |
7f36e7ed CW |
2423 | } |
2424 | ||
fb7a46f3 | 2425 | static bool |
ea5b213a | 2426 | intel_sdvo_dvi_init(struct intel_sdvo *intel_sdvo, int device) |
fb7a46f3 | 2427 | { |
4ef69c7a | 2428 | struct drm_encoder *encoder = &intel_sdvo->base.base; |
14571b4c | 2429 | struct drm_connector *connector; |
cc68c81a | 2430 | struct intel_encoder *intel_encoder = to_intel_encoder(encoder); |
14571b4c | 2431 | struct intel_connector *intel_connector; |
615fb93f | 2432 | struct intel_sdvo_connector *intel_sdvo_connector; |
14571b4c | 2433 | |
46a3f4a3 CW |
2434 | DRM_DEBUG_KMS("initialising DVI device %d\n", device); |
2435 | ||
b14c5679 | 2436 | intel_sdvo_connector = kzalloc(sizeof(*intel_sdvo_connector), GFP_KERNEL); |
615fb93f | 2437 | if (!intel_sdvo_connector) |
14571b4c ZW |
2438 | return false; |
2439 | ||
14571b4c | 2440 | if (device == 0) { |
ea5b213a | 2441 | intel_sdvo->controlled_output |= SDVO_OUTPUT_TMDS0; |
615fb93f | 2442 | intel_sdvo_connector->output_flag = SDVO_OUTPUT_TMDS0; |
14571b4c | 2443 | } else if (device == 1) { |
ea5b213a | 2444 | intel_sdvo->controlled_output |= SDVO_OUTPUT_TMDS1; |
615fb93f | 2445 | intel_sdvo_connector->output_flag = SDVO_OUTPUT_TMDS1; |
14571b4c ZW |
2446 | } |
2447 | ||
615fb93f | 2448 | intel_connector = &intel_sdvo_connector->base; |
14571b4c | 2449 | connector = &intel_connector->base; |
5fa7ac9c JN |
2450 | if (intel_sdvo_get_hotplug_support(intel_sdvo) & |
2451 | intel_sdvo_connector->output_flag) { | |
5fa7ac9c | 2452 | intel_sdvo->hotplug_active |= intel_sdvo_connector->output_flag; |
cc68c81a SF |
2453 | /* Some SDVO devices have one-shot hotplug interrupts. |
2454 | * Ensure that they get re-enabled when an interrupt happens. | |
2455 | */ | |
2456 | intel_encoder->hot_plug = intel_sdvo_enable_hotplug; | |
2457 | intel_sdvo_enable_hotplug(intel_encoder); | |
5fa7ac9c | 2458 | } else { |
821450c6 | 2459 | intel_connector->polled = DRM_CONNECTOR_POLL_CONNECT | DRM_CONNECTOR_POLL_DISCONNECT; |
5fa7ac9c | 2460 | } |
14571b4c ZW |
2461 | encoder->encoder_type = DRM_MODE_ENCODER_TMDS; |
2462 | connector->connector_type = DRM_MODE_CONNECTOR_DVID; | |
2463 | ||
e27d8538 | 2464 | if (intel_sdvo_is_hdmi_connector(intel_sdvo, device)) { |
14571b4c | 2465 | connector->connector_type = DRM_MODE_CONNECTOR_HDMIA; |
e27d8538 | 2466 | intel_sdvo->is_hdmi = true; |
14571b4c | 2467 | } |
14571b4c | 2468 | |
c393454d ID |
2469 | if (intel_sdvo_connector_init(intel_sdvo_connector, intel_sdvo) < 0) { |
2470 | kfree(intel_sdvo_connector); | |
2471 | return false; | |
2472 | } | |
2473 | ||
f797d221 | 2474 | if (intel_sdvo->is_hdmi) |
55bc60db | 2475 | intel_sdvo_add_hdmi_properties(intel_sdvo, intel_sdvo_connector); |
14571b4c ZW |
2476 | |
2477 | return true; | |
2478 | } | |
2479 | ||
2480 | static bool | |
ea5b213a | 2481 | intel_sdvo_tv_init(struct intel_sdvo *intel_sdvo, int type) |
14571b4c | 2482 | { |
4ef69c7a CW |
2483 | struct drm_encoder *encoder = &intel_sdvo->base.base; |
2484 | struct drm_connector *connector; | |
2485 | struct intel_connector *intel_connector; | |
2486 | struct intel_sdvo_connector *intel_sdvo_connector; | |
14571b4c | 2487 | |
46a3f4a3 CW |
2488 | DRM_DEBUG_KMS("initialising TV type %d\n", type); |
2489 | ||
b14c5679 | 2490 | intel_sdvo_connector = kzalloc(sizeof(*intel_sdvo_connector), GFP_KERNEL); |
615fb93f CW |
2491 | if (!intel_sdvo_connector) |
2492 | return false; | |
14571b4c | 2493 | |
615fb93f | 2494 | intel_connector = &intel_sdvo_connector->base; |
4ef69c7a CW |
2495 | connector = &intel_connector->base; |
2496 | encoder->encoder_type = DRM_MODE_ENCODER_TVDAC; | |
2497 | connector->connector_type = DRM_MODE_CONNECTOR_SVIDEO; | |
14571b4c | 2498 | |
4ef69c7a CW |
2499 | intel_sdvo->controlled_output |= type; |
2500 | intel_sdvo_connector->output_flag = type; | |
14571b4c | 2501 | |
4ef69c7a | 2502 | intel_sdvo->is_tv = true; |
14571b4c | 2503 | |
c393454d ID |
2504 | if (intel_sdvo_connector_init(intel_sdvo_connector, intel_sdvo) < 0) { |
2505 | kfree(intel_sdvo_connector); | |
2506 | return false; | |
2507 | } | |
14571b4c | 2508 | |
4ef69c7a | 2509 | if (!intel_sdvo_tv_create_property(intel_sdvo, intel_sdvo_connector, type)) |
32aad86f | 2510 | goto err; |
14571b4c | 2511 | |
4ef69c7a | 2512 | if (!intel_sdvo_create_enhance_property(intel_sdvo, intel_sdvo_connector)) |
32aad86f | 2513 | goto err; |
14571b4c | 2514 | |
4ef69c7a | 2515 | return true; |
32aad86f CW |
2516 | |
2517 | err: | |
34ea3d38 | 2518 | drm_connector_unregister(connector); |
123d5c01 | 2519 | intel_sdvo_destroy(connector); |
32aad86f | 2520 | return false; |
14571b4c ZW |
2521 | } |
2522 | ||
2523 | static bool | |
ea5b213a | 2524 | intel_sdvo_analog_init(struct intel_sdvo *intel_sdvo, int device) |
14571b4c | 2525 | { |
4ef69c7a CW |
2526 | struct drm_encoder *encoder = &intel_sdvo->base.base; |
2527 | struct drm_connector *connector; | |
2528 | struct intel_connector *intel_connector; | |
2529 | struct intel_sdvo_connector *intel_sdvo_connector; | |
14571b4c | 2530 | |
46a3f4a3 CW |
2531 | DRM_DEBUG_KMS("initialising analog device %d\n", device); |
2532 | ||
b14c5679 | 2533 | intel_sdvo_connector = kzalloc(sizeof(*intel_sdvo_connector), GFP_KERNEL); |
615fb93f CW |
2534 | if (!intel_sdvo_connector) |
2535 | return false; | |
14571b4c | 2536 | |
615fb93f | 2537 | intel_connector = &intel_sdvo_connector->base; |
4ef69c7a | 2538 | connector = &intel_connector->base; |
821450c6 | 2539 | intel_connector->polled = DRM_CONNECTOR_POLL_CONNECT; |
4ef69c7a CW |
2540 | encoder->encoder_type = DRM_MODE_ENCODER_DAC; |
2541 | connector->connector_type = DRM_MODE_CONNECTOR_VGA; | |
2542 | ||
2543 | if (device == 0) { | |
2544 | intel_sdvo->controlled_output |= SDVO_OUTPUT_RGB0; | |
2545 | intel_sdvo_connector->output_flag = SDVO_OUTPUT_RGB0; | |
2546 | } else if (device == 1) { | |
2547 | intel_sdvo->controlled_output |= SDVO_OUTPUT_RGB1; | |
2548 | intel_sdvo_connector->output_flag = SDVO_OUTPUT_RGB1; | |
2549 | } | |
2550 | ||
c393454d ID |
2551 | if (intel_sdvo_connector_init(intel_sdvo_connector, intel_sdvo) < 0) { |
2552 | kfree(intel_sdvo_connector); | |
2553 | return false; | |
2554 | } | |
2555 | ||
4ef69c7a | 2556 | return true; |
14571b4c ZW |
2557 | } |
2558 | ||
2559 | static bool | |
ea5b213a | 2560 | intel_sdvo_lvds_init(struct intel_sdvo *intel_sdvo, int device) |
14571b4c | 2561 | { |
4ef69c7a CW |
2562 | struct drm_encoder *encoder = &intel_sdvo->base.base; |
2563 | struct drm_connector *connector; | |
2564 | struct intel_connector *intel_connector; | |
2565 | struct intel_sdvo_connector *intel_sdvo_connector; | |
14571b4c | 2566 | |
46a3f4a3 CW |
2567 | DRM_DEBUG_KMS("initialising LVDS device %d\n", device); |
2568 | ||
b14c5679 | 2569 | intel_sdvo_connector = kzalloc(sizeof(*intel_sdvo_connector), GFP_KERNEL); |
615fb93f CW |
2570 | if (!intel_sdvo_connector) |
2571 | return false; | |
14571b4c | 2572 | |
615fb93f CW |
2573 | intel_connector = &intel_sdvo_connector->base; |
2574 | connector = &intel_connector->base; | |
4ef69c7a CW |
2575 | encoder->encoder_type = DRM_MODE_ENCODER_LVDS; |
2576 | connector->connector_type = DRM_MODE_CONNECTOR_LVDS; | |
2577 | ||
2578 | if (device == 0) { | |
2579 | intel_sdvo->controlled_output |= SDVO_OUTPUT_LVDS0; | |
2580 | intel_sdvo_connector->output_flag = SDVO_OUTPUT_LVDS0; | |
2581 | } else if (device == 1) { | |
2582 | intel_sdvo->controlled_output |= SDVO_OUTPUT_LVDS1; | |
2583 | intel_sdvo_connector->output_flag = SDVO_OUTPUT_LVDS1; | |
2584 | } | |
2585 | ||
c393454d ID |
2586 | if (intel_sdvo_connector_init(intel_sdvo_connector, intel_sdvo) < 0) { |
2587 | kfree(intel_sdvo_connector); | |
2588 | return false; | |
2589 | } | |
2590 | ||
4ef69c7a | 2591 | if (!intel_sdvo_create_enhance_property(intel_sdvo, intel_sdvo_connector)) |
32aad86f CW |
2592 | goto err; |
2593 | ||
2594 | return true; | |
2595 | ||
2596 | err: | |
34ea3d38 | 2597 | drm_connector_unregister(connector); |
123d5c01 | 2598 | intel_sdvo_destroy(connector); |
32aad86f | 2599 | return false; |
14571b4c ZW |
2600 | } |
2601 | ||
2602 | static bool | |
ea5b213a | 2603 | intel_sdvo_output_setup(struct intel_sdvo *intel_sdvo, uint16_t flags) |
14571b4c | 2604 | { |
ea5b213a | 2605 | intel_sdvo->is_tv = false; |
ea5b213a | 2606 | intel_sdvo->is_lvds = false; |
fb7a46f3 | 2607 | |
14571b4c | 2608 | /* SDVO requires XXX1 function may not exist unless it has XXX0 function.*/ |
fb7a46f3 | 2609 | |
14571b4c | 2610 | if (flags & SDVO_OUTPUT_TMDS0) |
ea5b213a | 2611 | if (!intel_sdvo_dvi_init(intel_sdvo, 0)) |
14571b4c ZW |
2612 | return false; |
2613 | ||
2614 | if ((flags & SDVO_TMDS_MASK) == SDVO_TMDS_MASK) | |
ea5b213a | 2615 | if (!intel_sdvo_dvi_init(intel_sdvo, 1)) |
14571b4c ZW |
2616 | return false; |
2617 | ||
2618 | /* TV has no XXX1 function block */ | |
a1f4b7ff | 2619 | if (flags & SDVO_OUTPUT_SVID0) |
ea5b213a | 2620 | if (!intel_sdvo_tv_init(intel_sdvo, SDVO_OUTPUT_SVID0)) |
14571b4c ZW |
2621 | return false; |
2622 | ||
2623 | if (flags & SDVO_OUTPUT_CVBS0) | |
ea5b213a | 2624 | if (!intel_sdvo_tv_init(intel_sdvo, SDVO_OUTPUT_CVBS0)) |
14571b4c | 2625 | return false; |
fb7a46f3 | 2626 | |
a0b1c7a5 CW |
2627 | if (flags & SDVO_OUTPUT_YPRPB0) |
2628 | if (!intel_sdvo_tv_init(intel_sdvo, SDVO_OUTPUT_YPRPB0)) | |
2629 | return false; | |
2630 | ||
14571b4c | 2631 | if (flags & SDVO_OUTPUT_RGB0) |
ea5b213a | 2632 | if (!intel_sdvo_analog_init(intel_sdvo, 0)) |
14571b4c ZW |
2633 | return false; |
2634 | ||
2635 | if ((flags & SDVO_RGB_MASK) == SDVO_RGB_MASK) | |
ea5b213a | 2636 | if (!intel_sdvo_analog_init(intel_sdvo, 1)) |
14571b4c ZW |
2637 | return false; |
2638 | ||
2639 | if (flags & SDVO_OUTPUT_LVDS0) | |
ea5b213a | 2640 | if (!intel_sdvo_lvds_init(intel_sdvo, 0)) |
14571b4c ZW |
2641 | return false; |
2642 | ||
2643 | if ((flags & SDVO_LVDS_MASK) == SDVO_LVDS_MASK) | |
ea5b213a | 2644 | if (!intel_sdvo_lvds_init(intel_sdvo, 1)) |
14571b4c | 2645 | return false; |
fb7a46f3 | 2646 | |
14571b4c | 2647 | if ((flags & SDVO_OUTPUT_MASK) == 0) { |
fb7a46f3 | 2648 | unsigned char bytes[2]; |
2649 | ||
ea5b213a CW |
2650 | intel_sdvo->controlled_output = 0; |
2651 | memcpy(bytes, &intel_sdvo->caps.output_flags, 2); | |
51c8b407 | 2652 | DRM_DEBUG_KMS("%s: Unknown SDVO output type (0x%02x%02x)\n", |
ea5b213a | 2653 | SDVO_NAME(intel_sdvo), |
51c8b407 | 2654 | bytes[0], bytes[1]); |
14571b4c | 2655 | return false; |
fb7a46f3 | 2656 | } |
27f8227b | 2657 | intel_sdvo->base.crtc_mask = (1 << 0) | (1 << 1) | (1 << 2); |
fb7a46f3 | 2658 | |
14571b4c | 2659 | return true; |
fb7a46f3 | 2660 | } |
2661 | ||
d0ddfbd3 JN |
2662 | static void intel_sdvo_output_cleanup(struct intel_sdvo *intel_sdvo) |
2663 | { | |
2664 | struct drm_device *dev = intel_sdvo->base.base.dev; | |
2665 | struct drm_connector *connector, *tmp; | |
2666 | ||
2667 | list_for_each_entry_safe(connector, tmp, | |
2668 | &dev->mode_config.connector_list, head) { | |
d9255d57 | 2669 | if (intel_attached_encoder(connector) == &intel_sdvo->base) { |
34ea3d38 | 2670 | drm_connector_unregister(connector); |
d0ddfbd3 | 2671 | intel_sdvo_destroy(connector); |
d9255d57 | 2672 | } |
d0ddfbd3 JN |
2673 | } |
2674 | } | |
2675 | ||
32aad86f CW |
2676 | static bool intel_sdvo_tv_create_property(struct intel_sdvo *intel_sdvo, |
2677 | struct intel_sdvo_connector *intel_sdvo_connector, | |
2678 | int type) | |
ce6feabd | 2679 | { |
4ef69c7a | 2680 | struct drm_device *dev = intel_sdvo->base.base.dev; |
ce6feabd ZY |
2681 | struct intel_sdvo_tv_format format; |
2682 | uint32_t format_map, i; | |
ce6feabd | 2683 | |
32aad86f CW |
2684 | if (!intel_sdvo_set_target_output(intel_sdvo, type)) |
2685 | return false; | |
ce6feabd | 2686 | |
1a3665c8 | 2687 | BUILD_BUG_ON(sizeof(format) != 6); |
32aad86f CW |
2688 | if (!intel_sdvo_get_value(intel_sdvo, |
2689 | SDVO_CMD_GET_SUPPORTED_TV_FORMATS, | |
2690 | &format, sizeof(format))) | |
2691 | return false; | |
ce6feabd | 2692 | |
32aad86f | 2693 | memcpy(&format_map, &format, min(sizeof(format_map), sizeof(format))); |
ce6feabd ZY |
2694 | |
2695 | if (format_map == 0) | |
32aad86f | 2696 | return false; |
ce6feabd | 2697 | |
615fb93f | 2698 | intel_sdvo_connector->format_supported_num = 0; |
ce6feabd | 2699 | for (i = 0 ; i < TV_FORMAT_NUM; i++) |
40039750 CW |
2700 | if (format_map & (1 << i)) |
2701 | intel_sdvo_connector->tv_format_supported[intel_sdvo_connector->format_supported_num++] = i; | |
ce6feabd ZY |
2702 | |
2703 | ||
c5521706 | 2704 | intel_sdvo_connector->tv_format = |
32aad86f CW |
2705 | drm_property_create(dev, DRM_MODE_PROP_ENUM, |
2706 | "mode", intel_sdvo_connector->format_supported_num); | |
c5521706 | 2707 | if (!intel_sdvo_connector->tv_format) |
fcc8d672 | 2708 | return false; |
ce6feabd | 2709 | |
615fb93f | 2710 | for (i = 0; i < intel_sdvo_connector->format_supported_num; i++) |
ce6feabd | 2711 | drm_property_add_enum( |
c5521706 | 2712 | intel_sdvo_connector->tv_format, i, |
40039750 | 2713 | i, tv_format_names[intel_sdvo_connector->tv_format_supported[i]]); |
ce6feabd | 2714 | |
40039750 | 2715 | intel_sdvo->tv_format_index = intel_sdvo_connector->tv_format_supported[0]; |
662595df | 2716 | drm_object_attach_property(&intel_sdvo_connector->base.base.base, |
c5521706 | 2717 | intel_sdvo_connector->tv_format, 0); |
32aad86f | 2718 | return true; |
ce6feabd ZY |
2719 | |
2720 | } | |
2721 | ||
c5521706 CW |
2722 | #define ENHANCEMENT(name, NAME) do { \ |
2723 | if (enhancements.name) { \ | |
2724 | if (!intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_MAX_##NAME, &data_value, 4) || \ | |
2725 | !intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_##NAME, &response, 2)) \ | |
2726 | return false; \ | |
2727 | intel_sdvo_connector->max_##name = data_value[0]; \ | |
2728 | intel_sdvo_connector->cur_##name = response; \ | |
2729 | intel_sdvo_connector->name = \ | |
d9bc3c02 | 2730 | drm_property_create_range(dev, 0, #name, 0, data_value[0]); \ |
c5521706 | 2731 | if (!intel_sdvo_connector->name) return false; \ |
662595df | 2732 | drm_object_attach_property(&connector->base, \ |
c5521706 CW |
2733 | intel_sdvo_connector->name, \ |
2734 | intel_sdvo_connector->cur_##name); \ | |
2735 | DRM_DEBUG_KMS(#name ": max %d, default %d, current %d\n", \ | |
2736 | data_value[0], data_value[1], response); \ | |
2737 | } \ | |
0206e353 | 2738 | } while (0) |
c5521706 CW |
2739 | |
2740 | static bool | |
2741 | intel_sdvo_create_enhance_property_tv(struct intel_sdvo *intel_sdvo, | |
2742 | struct intel_sdvo_connector *intel_sdvo_connector, | |
2743 | struct intel_sdvo_enhancements_reply enhancements) | |
b9219c5e | 2744 | { |
4ef69c7a | 2745 | struct drm_device *dev = intel_sdvo->base.base.dev; |
32aad86f | 2746 | struct drm_connector *connector = &intel_sdvo_connector->base.base; |
b9219c5e ZY |
2747 | uint16_t response, data_value[2]; |
2748 | ||
c5521706 CW |
2749 | /* when horizontal overscan is supported, Add the left/right property */ |
2750 | if (enhancements.overscan_h) { | |
2751 | if (!intel_sdvo_get_value(intel_sdvo, | |
2752 | SDVO_CMD_GET_MAX_OVERSCAN_H, | |
2753 | &data_value, 4)) | |
2754 | return false; | |
32aad86f | 2755 | |
c5521706 CW |
2756 | if (!intel_sdvo_get_value(intel_sdvo, |
2757 | SDVO_CMD_GET_OVERSCAN_H, | |
2758 | &response, 2)) | |
2759 | return false; | |
fcc8d672 | 2760 | |
c5521706 CW |
2761 | intel_sdvo_connector->max_hscan = data_value[0]; |
2762 | intel_sdvo_connector->left_margin = data_value[0] - response; | |
2763 | intel_sdvo_connector->right_margin = intel_sdvo_connector->left_margin; | |
2764 | intel_sdvo_connector->left = | |
d9bc3c02 | 2765 | drm_property_create_range(dev, 0, "left_margin", 0, data_value[0]); |
c5521706 CW |
2766 | if (!intel_sdvo_connector->left) |
2767 | return false; | |
fcc8d672 | 2768 | |
662595df | 2769 | drm_object_attach_property(&connector->base, |
c5521706 CW |
2770 | intel_sdvo_connector->left, |
2771 | intel_sdvo_connector->left_margin); | |
fcc8d672 | 2772 | |
c5521706 | 2773 | intel_sdvo_connector->right = |
d9bc3c02 | 2774 | drm_property_create_range(dev, 0, "right_margin", 0, data_value[0]); |
c5521706 CW |
2775 | if (!intel_sdvo_connector->right) |
2776 | return false; | |
32aad86f | 2777 | |
662595df | 2778 | drm_object_attach_property(&connector->base, |
c5521706 CW |
2779 | intel_sdvo_connector->right, |
2780 | intel_sdvo_connector->right_margin); | |
2781 | DRM_DEBUG_KMS("h_overscan: max %d, " | |
2782 | "default %d, current %d\n", | |
2783 | data_value[0], data_value[1], response); | |
2784 | } | |
32aad86f | 2785 | |
c5521706 CW |
2786 | if (enhancements.overscan_v) { |
2787 | if (!intel_sdvo_get_value(intel_sdvo, | |
2788 | SDVO_CMD_GET_MAX_OVERSCAN_V, | |
2789 | &data_value, 4)) | |
2790 | return false; | |
fcc8d672 | 2791 | |
c5521706 CW |
2792 | if (!intel_sdvo_get_value(intel_sdvo, |
2793 | SDVO_CMD_GET_OVERSCAN_V, | |
2794 | &response, 2)) | |
2795 | return false; | |
32aad86f | 2796 | |
c5521706 CW |
2797 | intel_sdvo_connector->max_vscan = data_value[0]; |
2798 | intel_sdvo_connector->top_margin = data_value[0] - response; | |
2799 | intel_sdvo_connector->bottom_margin = intel_sdvo_connector->top_margin; | |
2800 | intel_sdvo_connector->top = | |
d9bc3c02 SH |
2801 | drm_property_create_range(dev, 0, |
2802 | "top_margin", 0, data_value[0]); | |
c5521706 CW |
2803 | if (!intel_sdvo_connector->top) |
2804 | return false; | |
32aad86f | 2805 | |
662595df | 2806 | drm_object_attach_property(&connector->base, |
c5521706 CW |
2807 | intel_sdvo_connector->top, |
2808 | intel_sdvo_connector->top_margin); | |
fcc8d672 | 2809 | |
c5521706 | 2810 | intel_sdvo_connector->bottom = |
d9bc3c02 SH |
2811 | drm_property_create_range(dev, 0, |
2812 | "bottom_margin", 0, data_value[0]); | |
c5521706 CW |
2813 | if (!intel_sdvo_connector->bottom) |
2814 | return false; | |
32aad86f | 2815 | |
662595df | 2816 | drm_object_attach_property(&connector->base, |
c5521706 CW |
2817 | intel_sdvo_connector->bottom, |
2818 | intel_sdvo_connector->bottom_margin); | |
2819 | DRM_DEBUG_KMS("v_overscan: max %d, " | |
2820 | "default %d, current %d\n", | |
2821 | data_value[0], data_value[1], response); | |
2822 | } | |
32aad86f | 2823 | |
c5521706 CW |
2824 | ENHANCEMENT(hpos, HPOS); |
2825 | ENHANCEMENT(vpos, VPOS); | |
2826 | ENHANCEMENT(saturation, SATURATION); | |
2827 | ENHANCEMENT(contrast, CONTRAST); | |
2828 | ENHANCEMENT(hue, HUE); | |
2829 | ENHANCEMENT(sharpness, SHARPNESS); | |
2830 | ENHANCEMENT(brightness, BRIGHTNESS); | |
2831 | ENHANCEMENT(flicker_filter, FLICKER_FILTER); | |
2832 | ENHANCEMENT(flicker_filter_adaptive, FLICKER_FILTER_ADAPTIVE); | |
2833 | ENHANCEMENT(flicker_filter_2d, FLICKER_FILTER_2D); | |
2834 | ENHANCEMENT(tv_chroma_filter, TV_CHROMA_FILTER); | |
2835 | ENHANCEMENT(tv_luma_filter, TV_LUMA_FILTER); | |
fcc8d672 | 2836 | |
e044218a CW |
2837 | if (enhancements.dot_crawl) { |
2838 | if (!intel_sdvo_get_value(intel_sdvo, SDVO_CMD_GET_DOT_CRAWL, &response, 2)) | |
2839 | return false; | |
2840 | ||
2841 | intel_sdvo_connector->max_dot_crawl = 1; | |
2842 | intel_sdvo_connector->cur_dot_crawl = response & 0x1; | |
2843 | intel_sdvo_connector->dot_crawl = | |
d9bc3c02 | 2844 | drm_property_create_range(dev, 0, "dot_crawl", 0, 1); |
e044218a CW |
2845 | if (!intel_sdvo_connector->dot_crawl) |
2846 | return false; | |
2847 | ||
662595df | 2848 | drm_object_attach_property(&connector->base, |
e044218a CW |
2849 | intel_sdvo_connector->dot_crawl, |
2850 | intel_sdvo_connector->cur_dot_crawl); | |
2851 | DRM_DEBUG_KMS("dot crawl: current %d\n", response); | |
2852 | } | |
2853 | ||
c5521706 CW |
2854 | return true; |
2855 | } | |
32aad86f | 2856 | |
c5521706 CW |
2857 | static bool |
2858 | intel_sdvo_create_enhance_property_lvds(struct intel_sdvo *intel_sdvo, | |
2859 | struct intel_sdvo_connector *intel_sdvo_connector, | |
2860 | struct intel_sdvo_enhancements_reply enhancements) | |
2861 | { | |
4ef69c7a | 2862 | struct drm_device *dev = intel_sdvo->base.base.dev; |
c5521706 CW |
2863 | struct drm_connector *connector = &intel_sdvo_connector->base.base; |
2864 | uint16_t response, data_value[2]; | |
32aad86f | 2865 | |
c5521706 | 2866 | ENHANCEMENT(brightness, BRIGHTNESS); |
fcc8d672 | 2867 | |
c5521706 CW |
2868 | return true; |
2869 | } | |
2870 | #undef ENHANCEMENT | |
32aad86f | 2871 | |
c5521706 CW |
2872 | static bool intel_sdvo_create_enhance_property(struct intel_sdvo *intel_sdvo, |
2873 | struct intel_sdvo_connector *intel_sdvo_connector) | |
2874 | { | |
2875 | union { | |
2876 | struct intel_sdvo_enhancements_reply reply; | |
2877 | uint16_t response; | |
2878 | } enhancements; | |
32aad86f | 2879 | |
1a3665c8 CW |
2880 | BUILD_BUG_ON(sizeof(enhancements) != 2); |
2881 | ||
cf9a2f3a CW |
2882 | enhancements.response = 0; |
2883 | intel_sdvo_get_value(intel_sdvo, | |
2884 | SDVO_CMD_GET_SUPPORTED_ENHANCEMENTS, | |
2885 | &enhancements, sizeof(enhancements)); | |
c5521706 CW |
2886 | if (enhancements.response == 0) { |
2887 | DRM_DEBUG_KMS("No enhancement is supported\n"); | |
2888 | return true; | |
b9219c5e | 2889 | } |
32aad86f | 2890 | |
c5521706 CW |
2891 | if (IS_TV(intel_sdvo_connector)) |
2892 | return intel_sdvo_create_enhance_property_tv(intel_sdvo, intel_sdvo_connector, enhancements.reply); | |
0206e353 | 2893 | else if (IS_LVDS(intel_sdvo_connector)) |
c5521706 CW |
2894 | return intel_sdvo_create_enhance_property_lvds(intel_sdvo, intel_sdvo_connector, enhancements.reply); |
2895 | else | |
2896 | return true; | |
e957d772 CW |
2897 | } |
2898 | ||
2899 | static int intel_sdvo_ddc_proxy_xfer(struct i2c_adapter *adapter, | |
2900 | struct i2c_msg *msgs, | |
2901 | int num) | |
2902 | { | |
2903 | struct intel_sdvo *sdvo = adapter->algo_data; | |
fcc8d672 | 2904 | |
e957d772 CW |
2905 | if (!intel_sdvo_set_control_bus_switch(sdvo, sdvo->ddc_bus)) |
2906 | return -EIO; | |
2907 | ||
2908 | return sdvo->i2c->algo->master_xfer(sdvo->i2c, msgs, num); | |
2909 | } | |
2910 | ||
2911 | static u32 intel_sdvo_ddc_proxy_func(struct i2c_adapter *adapter) | |
2912 | { | |
2913 | struct intel_sdvo *sdvo = adapter->algo_data; | |
2914 | return sdvo->i2c->algo->functionality(sdvo->i2c); | |
2915 | } | |
2916 | ||
2917 | static const struct i2c_algorithm intel_sdvo_ddc_proxy = { | |
2918 | .master_xfer = intel_sdvo_ddc_proxy_xfer, | |
2919 | .functionality = intel_sdvo_ddc_proxy_func | |
2920 | }; | |
2921 | ||
2922 | static bool | |
2923 | intel_sdvo_init_ddc_proxy(struct intel_sdvo *sdvo, | |
2924 | struct drm_device *dev) | |
2925 | { | |
2926 | sdvo->ddc.owner = THIS_MODULE; | |
2927 | sdvo->ddc.class = I2C_CLASS_DDC; | |
2928 | snprintf(sdvo->ddc.name, I2C_NAME_SIZE, "SDVO DDC proxy"); | |
2929 | sdvo->ddc.dev.parent = &dev->pdev->dev; | |
2930 | sdvo->ddc.algo_data = sdvo; | |
2931 | sdvo->ddc.algo = &intel_sdvo_ddc_proxy; | |
2932 | ||
2933 | return i2c_add_adapter(&sdvo->ddc) == 0; | |
b9219c5e ZY |
2934 | } |
2935 | ||
eef4eacb | 2936 | bool intel_sdvo_init(struct drm_device *dev, uint32_t sdvo_reg, bool is_sdvob) |
79e53945 | 2937 | { |
b01f2c3a | 2938 | struct drm_i915_private *dev_priv = dev->dev_private; |
21d40d37 | 2939 | struct intel_encoder *intel_encoder; |
ea5b213a | 2940 | struct intel_sdvo *intel_sdvo; |
79e53945 | 2941 | int i; |
b14c5679 | 2942 | intel_sdvo = kzalloc(sizeof(*intel_sdvo), GFP_KERNEL); |
ea5b213a | 2943 | if (!intel_sdvo) |
7d57382e | 2944 | return false; |
79e53945 | 2945 | |
56184e3d | 2946 | intel_sdvo->sdvo_reg = sdvo_reg; |
eef4eacb DV |
2947 | intel_sdvo->is_sdvob = is_sdvob; |
2948 | intel_sdvo->slave_addr = intel_sdvo_get_slave_addr(dev, intel_sdvo) >> 1; | |
56184e3d | 2949 | intel_sdvo_select_i2c_bus(dev_priv, intel_sdvo, sdvo_reg); |
fbfcc4f3 JN |
2950 | if (!intel_sdvo_init_ddc_proxy(intel_sdvo, dev)) |
2951 | goto err_i2c_bus; | |
e957d772 | 2952 | |
56184e3d | 2953 | /* encoder type will be decided later */ |
ea5b213a | 2954 | intel_encoder = &intel_sdvo->base; |
21d40d37 | 2955 | intel_encoder->type = INTEL_OUTPUT_SDVO; |
373a3cf7 | 2956 | drm_encoder_init(dev, &intel_encoder->base, &intel_sdvo_enc_funcs, 0); |
79e53945 | 2957 | |
79e53945 JB |
2958 | /* Read the regs to test if we can talk to the device */ |
2959 | for (i = 0; i < 0x40; i++) { | |
f899fc64 CW |
2960 | u8 byte; |
2961 | ||
2962 | if (!intel_sdvo_read_byte(intel_sdvo, i, &byte)) { | |
eef4eacb DV |
2963 | DRM_DEBUG_KMS("No SDVO device found on %s\n", |
2964 | SDVO_NAME(intel_sdvo)); | |
f899fc64 | 2965 | goto err; |
79e53945 JB |
2966 | } |
2967 | } | |
2968 | ||
6cc5f341 | 2969 | intel_encoder->compute_config = intel_sdvo_compute_config; |
ce22c320 | 2970 | intel_encoder->disable = intel_disable_sdvo; |
192d47a6 | 2971 | intel_encoder->pre_enable = intel_sdvo_pre_enable; |
ce22c320 | 2972 | intel_encoder->enable = intel_enable_sdvo; |
4ac41f47 | 2973 | intel_encoder->get_hw_state = intel_sdvo_get_hw_state; |
045ac3b5 | 2974 | intel_encoder->get_config = intel_sdvo_get_config; |
ce22c320 | 2975 | |
af901ca1 | 2976 | /* In default case sdvo lvds is false */ |
32aad86f | 2977 | if (!intel_sdvo_get_capabilities(intel_sdvo, &intel_sdvo->caps)) |
f899fc64 | 2978 | goto err; |
79e53945 | 2979 | |
ea5b213a CW |
2980 | if (intel_sdvo_output_setup(intel_sdvo, |
2981 | intel_sdvo->caps.output_flags) != true) { | |
eef4eacb DV |
2982 | DRM_DEBUG_KMS("SDVO output failed to setup on %s\n", |
2983 | SDVO_NAME(intel_sdvo)); | |
d0ddfbd3 JN |
2984 | /* Output_setup can leave behind connectors! */ |
2985 | goto err_output; | |
79e53945 JB |
2986 | } |
2987 | ||
7ba220ce CW |
2988 | /* Only enable the hotplug irq if we need it, to work around noisy |
2989 | * hotplug lines. | |
2990 | */ | |
2991 | if (intel_sdvo->hotplug_active) { | |
2992 | intel_encoder->hpd_pin = | |
2993 | intel_sdvo->is_sdvob ? HPD_SDVO_B : HPD_SDVO_C; | |
2994 | } | |
2995 | ||
e506d6fd DV |
2996 | /* |
2997 | * Cloning SDVO with anything is often impossible, since the SDVO | |
2998 | * encoder can request a special input timing mode. And even if that's | |
2999 | * not the case we have evidence that cloning a plain unscaled mode with | |
3000 | * VGA doesn't really work. Furthermore the cloning flags are way too | |
3001 | * simplistic anyway to express such constraints, so just give up on | |
3002 | * cloning for SDVO encoders. | |
3003 | */ | |
bc079e8b | 3004 | intel_sdvo->base.cloneable = 0; |
e506d6fd | 3005 | |
ea5b213a | 3006 | intel_sdvo_select_ddc_bus(dev_priv, intel_sdvo, sdvo_reg); |
e2f0ba97 | 3007 | |
79e53945 | 3008 | /* Set the input timing to the screen. Assume always input 0. */ |
32aad86f | 3009 | if (!intel_sdvo_set_target_input(intel_sdvo)) |
d0ddfbd3 | 3010 | goto err_output; |
79e53945 | 3011 | |
32aad86f CW |
3012 | if (!intel_sdvo_get_input_pixel_clock_range(intel_sdvo, |
3013 | &intel_sdvo->pixel_clock_min, | |
3014 | &intel_sdvo->pixel_clock_max)) | |
d0ddfbd3 | 3015 | goto err_output; |
79e53945 | 3016 | |
8a4c47f3 | 3017 | DRM_DEBUG_KMS("%s device VID/DID: %02X:%02X.%02X, " |
342dc382 | 3018 | "clock range %dMHz - %dMHz, " |
3019 | "input 1: %c, input 2: %c, " | |
3020 | "output 1: %c, output 2: %c\n", | |
ea5b213a CW |
3021 | SDVO_NAME(intel_sdvo), |
3022 | intel_sdvo->caps.vendor_id, intel_sdvo->caps.device_id, | |
3023 | intel_sdvo->caps.device_rev_id, | |
3024 | intel_sdvo->pixel_clock_min / 1000, | |
3025 | intel_sdvo->pixel_clock_max / 1000, | |
3026 | (intel_sdvo->caps.sdvo_inputs_mask & 0x1) ? 'Y' : 'N', | |
3027 | (intel_sdvo->caps.sdvo_inputs_mask & 0x2) ? 'Y' : 'N', | |
342dc382 | 3028 | /* check currently supported outputs */ |
ea5b213a | 3029 | intel_sdvo->caps.output_flags & |
79e53945 | 3030 | (SDVO_OUTPUT_TMDS0 | SDVO_OUTPUT_RGB0) ? 'Y' : 'N', |
ea5b213a | 3031 | intel_sdvo->caps.output_flags & |
79e53945 | 3032 | (SDVO_OUTPUT_TMDS1 | SDVO_OUTPUT_RGB1) ? 'Y' : 'N'); |
7d57382e | 3033 | return true; |
79e53945 | 3034 | |
d0ddfbd3 JN |
3035 | err_output: |
3036 | intel_sdvo_output_cleanup(intel_sdvo); | |
3037 | ||
f899fc64 | 3038 | err: |
373a3cf7 | 3039 | drm_encoder_cleanup(&intel_encoder->base); |
e957d772 | 3040 | i2c_del_adapter(&intel_sdvo->ddc); |
fbfcc4f3 JN |
3041 | err_i2c_bus: |
3042 | intel_sdvo_unselect_i2c_bus(intel_sdvo); | |
ea5b213a | 3043 | kfree(intel_sdvo); |
79e53945 | 3044 | |
7d57382e | 3045 | return false; |
79e53945 | 3046 | } |