Commit | Line | Data |
---|---|---|
62fdfeaf EA |
1 | /* |
2 | * Copyright © 2008-2010 Intel Corporation | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice (including the next | |
12 | * paragraph) shall be included in all copies or substantial portions of the | |
13 | * Software. | |
14 | * | |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
18 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
19 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
20 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS | |
21 | * IN THE SOFTWARE. | |
22 | * | |
23 | * Authors: | |
24 | * Eric Anholt <eric@anholt.net> | |
25 | * Zou Nan hai <nanhai.zou@intel.com> | |
26 | * Xiang Hai hao<haihao.xiang@intel.com> | |
27 | * | |
28 | */ | |
29 | ||
760285e7 | 30 | #include <drm/drmP.h> |
62fdfeaf | 31 | #include "i915_drv.h" |
760285e7 | 32 | #include <drm/i915_drm.h> |
62fdfeaf | 33 | #include "i915_trace.h" |
881f47b6 | 34 | #include "intel_drv.h" |
62fdfeaf | 35 | |
c7dca47b CW |
36 | static inline int ring_space(struct intel_ring_buffer *ring) |
37 | { | |
633cf8f5 | 38 | int space = (ring->head & HEAD_ADDR) - (ring->tail + I915_RING_FREE_SPACE); |
c7dca47b CW |
39 | if (space < 0) |
40 | space += ring->size; | |
41 | return space; | |
42 | } | |
43 | ||
09246732 CW |
44 | void __intel_ring_advance(struct intel_ring_buffer *ring) |
45 | { | |
46 | struct drm_i915_private *dev_priv = ring->dev->dev_private; | |
47 | ||
48 | ring->tail &= ring->size - 1; | |
49 | if (dev_priv->gpu_error.stop_rings & intel_ring_flag(ring)) | |
50 | return; | |
51 | ring->write_tail(ring, ring->tail); | |
52 | } | |
53 | ||
b72f3acb | 54 | static int |
46f0f8d1 CW |
55 | gen2_render_ring_flush(struct intel_ring_buffer *ring, |
56 | u32 invalidate_domains, | |
57 | u32 flush_domains) | |
58 | { | |
59 | u32 cmd; | |
60 | int ret; | |
61 | ||
62 | cmd = MI_FLUSH; | |
31b14c9f | 63 | if (((invalidate_domains|flush_domains) & I915_GEM_DOMAIN_RENDER) == 0) |
46f0f8d1 CW |
64 | cmd |= MI_NO_WRITE_FLUSH; |
65 | ||
66 | if (invalidate_domains & I915_GEM_DOMAIN_SAMPLER) | |
67 | cmd |= MI_READ_FLUSH; | |
68 | ||
69 | ret = intel_ring_begin(ring, 2); | |
70 | if (ret) | |
71 | return ret; | |
72 | ||
73 | intel_ring_emit(ring, cmd); | |
74 | intel_ring_emit(ring, MI_NOOP); | |
75 | intel_ring_advance(ring); | |
76 | ||
77 | return 0; | |
78 | } | |
79 | ||
80 | static int | |
81 | gen4_render_ring_flush(struct intel_ring_buffer *ring, | |
82 | u32 invalidate_domains, | |
83 | u32 flush_domains) | |
62fdfeaf | 84 | { |
78501eac | 85 | struct drm_device *dev = ring->dev; |
6f392d54 | 86 | u32 cmd; |
b72f3acb | 87 | int ret; |
6f392d54 | 88 | |
36d527de CW |
89 | /* |
90 | * read/write caches: | |
91 | * | |
92 | * I915_GEM_DOMAIN_RENDER is always invalidated, but is | |
93 | * only flushed if MI_NO_WRITE_FLUSH is unset. On 965, it is | |
94 | * also flushed at 2d versus 3d pipeline switches. | |
95 | * | |
96 | * read-only caches: | |
97 | * | |
98 | * I915_GEM_DOMAIN_SAMPLER is flushed on pre-965 if | |
99 | * MI_READ_FLUSH is set, and is always flushed on 965. | |
100 | * | |
101 | * I915_GEM_DOMAIN_COMMAND may not exist? | |
102 | * | |
103 | * I915_GEM_DOMAIN_INSTRUCTION, which exists on 965, is | |
104 | * invalidated when MI_EXE_FLUSH is set. | |
105 | * | |
106 | * I915_GEM_DOMAIN_VERTEX, which exists on 965, is | |
107 | * invalidated with every MI_FLUSH. | |
108 | * | |
109 | * TLBs: | |
110 | * | |
111 | * On 965, TLBs associated with I915_GEM_DOMAIN_COMMAND | |
112 | * and I915_GEM_DOMAIN_CPU in are invalidated at PTE write and | |
113 | * I915_GEM_DOMAIN_RENDER and I915_GEM_DOMAIN_SAMPLER | |
114 | * are flushed at any MI_FLUSH. | |
115 | */ | |
116 | ||
117 | cmd = MI_FLUSH | MI_NO_WRITE_FLUSH; | |
46f0f8d1 | 118 | if ((invalidate_domains|flush_domains) & I915_GEM_DOMAIN_RENDER) |
36d527de | 119 | cmd &= ~MI_NO_WRITE_FLUSH; |
36d527de CW |
120 | if (invalidate_domains & I915_GEM_DOMAIN_INSTRUCTION) |
121 | cmd |= MI_EXE_FLUSH; | |
62fdfeaf | 122 | |
36d527de CW |
123 | if (invalidate_domains & I915_GEM_DOMAIN_COMMAND && |
124 | (IS_G4X(dev) || IS_GEN5(dev))) | |
125 | cmd |= MI_INVALIDATE_ISP; | |
70eac33e | 126 | |
36d527de CW |
127 | ret = intel_ring_begin(ring, 2); |
128 | if (ret) | |
129 | return ret; | |
b72f3acb | 130 | |
36d527de CW |
131 | intel_ring_emit(ring, cmd); |
132 | intel_ring_emit(ring, MI_NOOP); | |
133 | intel_ring_advance(ring); | |
b72f3acb CW |
134 | |
135 | return 0; | |
8187a2b7 ZN |
136 | } |
137 | ||
8d315287 JB |
138 | /** |
139 | * Emits a PIPE_CONTROL with a non-zero post-sync operation, for | |
140 | * implementing two workarounds on gen6. From section 1.4.7.1 | |
141 | * "PIPE_CONTROL" of the Sandy Bridge PRM volume 2 part 1: | |
142 | * | |
143 | * [DevSNB-C+{W/A}] Before any depth stall flush (including those | |
144 | * produced by non-pipelined state commands), software needs to first | |
145 | * send a PIPE_CONTROL with no bits set except Post-Sync Operation != | |
146 | * 0. | |
147 | * | |
148 | * [Dev-SNB{W/A}]: Before a PIPE_CONTROL with Write Cache Flush Enable | |
149 | * =1, a PIPE_CONTROL with any non-zero post-sync-op is required. | |
150 | * | |
151 | * And the workaround for these two requires this workaround first: | |
152 | * | |
153 | * [Dev-SNB{W/A}]: Pipe-control with CS-stall bit set must be sent | |
154 | * BEFORE the pipe-control with a post-sync op and no write-cache | |
155 | * flushes. | |
156 | * | |
157 | * And this last workaround is tricky because of the requirements on | |
158 | * that bit. From section 1.4.7.2.3 "Stall" of the Sandy Bridge PRM | |
159 | * volume 2 part 1: | |
160 | * | |
161 | * "1 of the following must also be set: | |
162 | * - Render Target Cache Flush Enable ([12] of DW1) | |
163 | * - Depth Cache Flush Enable ([0] of DW1) | |
164 | * - Stall at Pixel Scoreboard ([1] of DW1) | |
165 | * - Depth Stall ([13] of DW1) | |
166 | * - Post-Sync Operation ([13] of DW1) | |
167 | * - Notify Enable ([8] of DW1)" | |
168 | * | |
169 | * The cache flushes require the workaround flush that triggered this | |
170 | * one, so we can't use it. Depth stall would trigger the same. | |
171 | * Post-sync nonzero is what triggered this second workaround, so we | |
172 | * can't use that one either. Notify enable is IRQs, which aren't | |
173 | * really our business. That leaves only stall at scoreboard. | |
174 | */ | |
175 | static int | |
176 | intel_emit_post_sync_nonzero_flush(struct intel_ring_buffer *ring) | |
177 | { | |
0d1aacac | 178 | u32 scratch_addr = ring->scratch.gtt_offset + 128; |
8d315287 JB |
179 | int ret; |
180 | ||
181 | ||
182 | ret = intel_ring_begin(ring, 6); | |
183 | if (ret) | |
184 | return ret; | |
185 | ||
186 | intel_ring_emit(ring, GFX_OP_PIPE_CONTROL(5)); | |
187 | intel_ring_emit(ring, PIPE_CONTROL_CS_STALL | | |
188 | PIPE_CONTROL_STALL_AT_SCOREBOARD); | |
189 | intel_ring_emit(ring, scratch_addr | PIPE_CONTROL_GLOBAL_GTT); /* address */ | |
190 | intel_ring_emit(ring, 0); /* low dword */ | |
191 | intel_ring_emit(ring, 0); /* high dword */ | |
192 | intel_ring_emit(ring, MI_NOOP); | |
193 | intel_ring_advance(ring); | |
194 | ||
195 | ret = intel_ring_begin(ring, 6); | |
196 | if (ret) | |
197 | return ret; | |
198 | ||
199 | intel_ring_emit(ring, GFX_OP_PIPE_CONTROL(5)); | |
200 | intel_ring_emit(ring, PIPE_CONTROL_QW_WRITE); | |
201 | intel_ring_emit(ring, scratch_addr | PIPE_CONTROL_GLOBAL_GTT); /* address */ | |
202 | intel_ring_emit(ring, 0); | |
203 | intel_ring_emit(ring, 0); | |
204 | intel_ring_emit(ring, MI_NOOP); | |
205 | intel_ring_advance(ring); | |
206 | ||
207 | return 0; | |
208 | } | |
209 | ||
210 | static int | |
211 | gen6_render_ring_flush(struct intel_ring_buffer *ring, | |
212 | u32 invalidate_domains, u32 flush_domains) | |
213 | { | |
214 | u32 flags = 0; | |
0d1aacac | 215 | u32 scratch_addr = ring->scratch.gtt_offset + 128; |
8d315287 JB |
216 | int ret; |
217 | ||
b3111509 PZ |
218 | /* Force SNB workarounds for PIPE_CONTROL flushes */ |
219 | ret = intel_emit_post_sync_nonzero_flush(ring); | |
220 | if (ret) | |
221 | return ret; | |
222 | ||
8d315287 JB |
223 | /* Just flush everything. Experiments have shown that reducing the |
224 | * number of bits based on the write domains has little performance | |
225 | * impact. | |
226 | */ | |
7d54a904 CW |
227 | if (flush_domains) { |
228 | flags |= PIPE_CONTROL_RENDER_TARGET_CACHE_FLUSH; | |
229 | flags |= PIPE_CONTROL_DEPTH_CACHE_FLUSH; | |
230 | /* | |
231 | * Ensure that any following seqno writes only happen | |
232 | * when the render cache is indeed flushed. | |
233 | */ | |
97f209bc | 234 | flags |= PIPE_CONTROL_CS_STALL; |
7d54a904 CW |
235 | } |
236 | if (invalidate_domains) { | |
237 | flags |= PIPE_CONTROL_TLB_INVALIDATE; | |
238 | flags |= PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE; | |
239 | flags |= PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE; | |
240 | flags |= PIPE_CONTROL_VF_CACHE_INVALIDATE; | |
241 | flags |= PIPE_CONTROL_CONST_CACHE_INVALIDATE; | |
242 | flags |= PIPE_CONTROL_STATE_CACHE_INVALIDATE; | |
243 | /* | |
244 | * TLB invalidate requires a post-sync write. | |
245 | */ | |
3ac78313 | 246 | flags |= PIPE_CONTROL_QW_WRITE | PIPE_CONTROL_CS_STALL; |
7d54a904 | 247 | } |
8d315287 | 248 | |
6c6cf5aa | 249 | ret = intel_ring_begin(ring, 4); |
8d315287 JB |
250 | if (ret) |
251 | return ret; | |
252 | ||
6c6cf5aa | 253 | intel_ring_emit(ring, GFX_OP_PIPE_CONTROL(4)); |
8d315287 JB |
254 | intel_ring_emit(ring, flags); |
255 | intel_ring_emit(ring, scratch_addr | PIPE_CONTROL_GLOBAL_GTT); | |
6c6cf5aa | 256 | intel_ring_emit(ring, 0); |
8d315287 JB |
257 | intel_ring_advance(ring); |
258 | ||
259 | return 0; | |
260 | } | |
261 | ||
f3987631 PZ |
262 | static int |
263 | gen7_render_ring_cs_stall_wa(struct intel_ring_buffer *ring) | |
264 | { | |
265 | int ret; | |
266 | ||
267 | ret = intel_ring_begin(ring, 4); | |
268 | if (ret) | |
269 | return ret; | |
270 | ||
271 | intel_ring_emit(ring, GFX_OP_PIPE_CONTROL(4)); | |
272 | intel_ring_emit(ring, PIPE_CONTROL_CS_STALL | | |
273 | PIPE_CONTROL_STALL_AT_SCOREBOARD); | |
274 | intel_ring_emit(ring, 0); | |
275 | intel_ring_emit(ring, 0); | |
276 | intel_ring_advance(ring); | |
277 | ||
278 | return 0; | |
279 | } | |
280 | ||
fd3da6c9 RV |
281 | static int gen7_ring_fbc_flush(struct intel_ring_buffer *ring, u32 value) |
282 | { | |
283 | int ret; | |
284 | ||
285 | if (!ring->fbc_dirty) | |
286 | return 0; | |
287 | ||
37c1d94f | 288 | ret = intel_ring_begin(ring, 6); |
fd3da6c9 RV |
289 | if (ret) |
290 | return ret; | |
fd3da6c9 RV |
291 | /* WaFbcNukeOn3DBlt:ivb/hsw */ |
292 | intel_ring_emit(ring, MI_LOAD_REGISTER_IMM(1)); | |
293 | intel_ring_emit(ring, MSG_FBC_REND_STATE); | |
294 | intel_ring_emit(ring, value); | |
37c1d94f VS |
295 | intel_ring_emit(ring, MI_STORE_REGISTER_MEM(1) | MI_SRM_LRM_GLOBAL_GTT); |
296 | intel_ring_emit(ring, MSG_FBC_REND_STATE); | |
297 | intel_ring_emit(ring, ring->scratch.gtt_offset + 256); | |
fd3da6c9 RV |
298 | intel_ring_advance(ring); |
299 | ||
300 | ring->fbc_dirty = false; | |
301 | return 0; | |
302 | } | |
303 | ||
4772eaeb PZ |
304 | static int |
305 | gen7_render_ring_flush(struct intel_ring_buffer *ring, | |
306 | u32 invalidate_domains, u32 flush_domains) | |
307 | { | |
308 | u32 flags = 0; | |
0d1aacac | 309 | u32 scratch_addr = ring->scratch.gtt_offset + 128; |
4772eaeb PZ |
310 | int ret; |
311 | ||
f3987631 PZ |
312 | /* |
313 | * Ensure that any following seqno writes only happen when the render | |
314 | * cache is indeed flushed. | |
315 | * | |
316 | * Workaround: 4th PIPE_CONTROL command (except the ones with only | |
317 | * read-cache invalidate bits set) must have the CS_STALL bit set. We | |
318 | * don't try to be clever and just set it unconditionally. | |
319 | */ | |
320 | flags |= PIPE_CONTROL_CS_STALL; | |
321 | ||
4772eaeb PZ |
322 | /* Just flush everything. Experiments have shown that reducing the |
323 | * number of bits based on the write domains has little performance | |
324 | * impact. | |
325 | */ | |
326 | if (flush_domains) { | |
327 | flags |= PIPE_CONTROL_RENDER_TARGET_CACHE_FLUSH; | |
328 | flags |= PIPE_CONTROL_DEPTH_CACHE_FLUSH; | |
4772eaeb PZ |
329 | } |
330 | if (invalidate_domains) { | |
331 | flags |= PIPE_CONTROL_TLB_INVALIDATE; | |
332 | flags |= PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE; | |
333 | flags |= PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE; | |
334 | flags |= PIPE_CONTROL_VF_CACHE_INVALIDATE; | |
335 | flags |= PIPE_CONTROL_CONST_CACHE_INVALIDATE; | |
336 | flags |= PIPE_CONTROL_STATE_CACHE_INVALIDATE; | |
337 | /* | |
338 | * TLB invalidate requires a post-sync write. | |
339 | */ | |
340 | flags |= PIPE_CONTROL_QW_WRITE; | |
b9e1faa7 | 341 | flags |= PIPE_CONTROL_GLOBAL_GTT_IVB; |
f3987631 PZ |
342 | |
343 | /* Workaround: we must issue a pipe_control with CS-stall bit | |
344 | * set before a pipe_control command that has the state cache | |
345 | * invalidate bit set. */ | |
346 | gen7_render_ring_cs_stall_wa(ring); | |
4772eaeb PZ |
347 | } |
348 | ||
349 | ret = intel_ring_begin(ring, 4); | |
350 | if (ret) | |
351 | return ret; | |
352 | ||
353 | intel_ring_emit(ring, GFX_OP_PIPE_CONTROL(4)); | |
354 | intel_ring_emit(ring, flags); | |
b9e1faa7 | 355 | intel_ring_emit(ring, scratch_addr); |
4772eaeb PZ |
356 | intel_ring_emit(ring, 0); |
357 | intel_ring_advance(ring); | |
358 | ||
9688ecad | 359 | if (!invalidate_domains && flush_domains) |
fd3da6c9 RV |
360 | return gen7_ring_fbc_flush(ring, FBC_REND_NUKE); |
361 | ||
4772eaeb PZ |
362 | return 0; |
363 | } | |
364 | ||
a5f3d68e BW |
365 | static int |
366 | gen8_render_ring_flush(struct intel_ring_buffer *ring, | |
367 | u32 invalidate_domains, u32 flush_domains) | |
368 | { | |
369 | u32 flags = 0; | |
370 | u32 scratch_addr = ring->scratch.gtt_offset + 128; | |
371 | int ret; | |
372 | ||
373 | flags |= PIPE_CONTROL_CS_STALL; | |
374 | ||
375 | if (flush_domains) { | |
376 | flags |= PIPE_CONTROL_RENDER_TARGET_CACHE_FLUSH; | |
377 | flags |= PIPE_CONTROL_DEPTH_CACHE_FLUSH; | |
378 | } | |
379 | if (invalidate_domains) { | |
380 | flags |= PIPE_CONTROL_TLB_INVALIDATE; | |
381 | flags |= PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE; | |
382 | flags |= PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE; | |
383 | flags |= PIPE_CONTROL_VF_CACHE_INVALIDATE; | |
384 | flags |= PIPE_CONTROL_CONST_CACHE_INVALIDATE; | |
385 | flags |= PIPE_CONTROL_STATE_CACHE_INVALIDATE; | |
386 | flags |= PIPE_CONTROL_QW_WRITE; | |
387 | flags |= PIPE_CONTROL_GLOBAL_GTT_IVB; | |
388 | } | |
389 | ||
390 | ret = intel_ring_begin(ring, 6); | |
391 | if (ret) | |
392 | return ret; | |
393 | ||
394 | intel_ring_emit(ring, GFX_OP_PIPE_CONTROL(6)); | |
395 | intel_ring_emit(ring, flags); | |
396 | intel_ring_emit(ring, scratch_addr); | |
397 | intel_ring_emit(ring, 0); | |
398 | intel_ring_emit(ring, 0); | |
399 | intel_ring_emit(ring, 0); | |
400 | intel_ring_advance(ring); | |
401 | ||
402 | return 0; | |
403 | ||
404 | } | |
405 | ||
78501eac | 406 | static void ring_write_tail(struct intel_ring_buffer *ring, |
297b0c5b | 407 | u32 value) |
d46eefa2 | 408 | { |
78501eac | 409 | drm_i915_private_t *dev_priv = ring->dev->dev_private; |
297b0c5b | 410 | I915_WRITE_TAIL(ring, value); |
d46eefa2 XH |
411 | } |
412 | ||
78501eac | 413 | u32 intel_ring_get_active_head(struct intel_ring_buffer *ring) |
8187a2b7 | 414 | { |
78501eac CW |
415 | drm_i915_private_t *dev_priv = ring->dev->dev_private; |
416 | u32 acthd_reg = INTEL_INFO(ring->dev)->gen >= 4 ? | |
3d281d8c | 417 | RING_ACTHD(ring->mmio_base) : ACTHD; |
8187a2b7 ZN |
418 | |
419 | return I915_READ(acthd_reg); | |
420 | } | |
421 | ||
035dc1e0 DV |
422 | static void ring_setup_phys_status_page(struct intel_ring_buffer *ring) |
423 | { | |
424 | struct drm_i915_private *dev_priv = ring->dev->dev_private; | |
425 | u32 addr; | |
426 | ||
427 | addr = dev_priv->status_page_dmah->busaddr; | |
428 | if (INTEL_INFO(ring->dev)->gen >= 4) | |
429 | addr |= (dev_priv->status_page_dmah->busaddr >> 28) & 0xf0; | |
430 | I915_WRITE(HWS_PGA, addr); | |
431 | } | |
432 | ||
78501eac | 433 | static int init_ring_common(struct intel_ring_buffer *ring) |
8187a2b7 | 434 | { |
b7884eb4 DV |
435 | struct drm_device *dev = ring->dev; |
436 | drm_i915_private_t *dev_priv = dev->dev_private; | |
05394f39 | 437 | struct drm_i915_gem_object *obj = ring->obj; |
b7884eb4 | 438 | int ret = 0; |
8187a2b7 | 439 | u32 head; |
8187a2b7 | 440 | |
c8d9a590 | 441 | gen6_gt_force_wake_get(dev_priv, FORCEWAKE_ALL); |
b7884eb4 | 442 | |
8187a2b7 | 443 | /* Stop the ring if it's running. */ |
7f2ab699 | 444 | I915_WRITE_CTL(ring, 0); |
570ef608 | 445 | I915_WRITE_HEAD(ring, 0); |
78501eac | 446 | ring->write_tail(ring, 0); |
e9fea574 NKK |
447 | if (wait_for_atomic((I915_READ_MODE(ring) & MODE_IDLE) != 0, 1000)) |
448 | DRM_ERROR("%s :timed out trying to stop ring\n", ring->name); | |
8187a2b7 | 449 | |
a51435a3 NKK |
450 | if (I915_NEED_GFX_HWS(dev)) |
451 | intel_ring_setup_status_page(ring); | |
452 | else | |
453 | ring_setup_phys_status_page(ring); | |
454 | ||
570ef608 | 455 | head = I915_READ_HEAD(ring) & HEAD_ADDR; |
8187a2b7 ZN |
456 | |
457 | /* G45 ring initialization fails to reset head to zero */ | |
458 | if (head != 0) { | |
6fd0d56e CW |
459 | DRM_DEBUG_KMS("%s head not reset to zero " |
460 | "ctl %08x head %08x tail %08x start %08x\n", | |
461 | ring->name, | |
462 | I915_READ_CTL(ring), | |
463 | I915_READ_HEAD(ring), | |
464 | I915_READ_TAIL(ring), | |
465 | I915_READ_START(ring)); | |
8187a2b7 | 466 | |
570ef608 | 467 | I915_WRITE_HEAD(ring, 0); |
8187a2b7 | 468 | |
6fd0d56e CW |
469 | if (I915_READ_HEAD(ring) & HEAD_ADDR) { |
470 | DRM_ERROR("failed to set %s head to zero " | |
471 | "ctl %08x head %08x tail %08x start %08x\n", | |
472 | ring->name, | |
473 | I915_READ_CTL(ring), | |
474 | I915_READ_HEAD(ring), | |
475 | I915_READ_TAIL(ring), | |
476 | I915_READ_START(ring)); | |
477 | } | |
8187a2b7 ZN |
478 | } |
479 | ||
0d8957c8 DV |
480 | /* Initialize the ring. This must happen _after_ we've cleared the ring |
481 | * registers with the above sequence (the readback of the HEAD registers | |
482 | * also enforces ordering), otherwise the hw might lose the new ring | |
483 | * register values. */ | |
f343c5f6 | 484 | I915_WRITE_START(ring, i915_gem_obj_ggtt_offset(obj)); |
7f2ab699 | 485 | I915_WRITE_CTL(ring, |
ae69b42a | 486 | ((ring->size - PAGE_SIZE) & RING_NR_PAGES) |
5d031e5b | 487 | | RING_VALID); |
8187a2b7 | 488 | |
8187a2b7 | 489 | /* If the head is still not zero, the ring is dead */ |
f01db988 | 490 | if (wait_for((I915_READ_CTL(ring) & RING_VALID) != 0 && |
f343c5f6 | 491 | I915_READ_START(ring) == i915_gem_obj_ggtt_offset(obj) && |
f01db988 | 492 | (I915_READ_HEAD(ring) & HEAD_ADDR) == 0, 50)) { |
e74cfed5 CW |
493 | DRM_ERROR("%s initialization failed " |
494 | "ctl %08x head %08x tail %08x start %08x\n", | |
495 | ring->name, | |
496 | I915_READ_CTL(ring), | |
497 | I915_READ_HEAD(ring), | |
498 | I915_READ_TAIL(ring), | |
499 | I915_READ_START(ring)); | |
b7884eb4 DV |
500 | ret = -EIO; |
501 | goto out; | |
8187a2b7 ZN |
502 | } |
503 | ||
78501eac CW |
504 | if (!drm_core_check_feature(ring->dev, DRIVER_MODESET)) |
505 | i915_kernel_lost_context(ring->dev); | |
8187a2b7 | 506 | else { |
c7dca47b | 507 | ring->head = I915_READ_HEAD(ring); |
870e86dd | 508 | ring->tail = I915_READ_TAIL(ring) & TAIL_ADDR; |
c7dca47b | 509 | ring->space = ring_space(ring); |
c3b20037 | 510 | ring->last_retired_head = -1; |
8187a2b7 | 511 | } |
1ec14ad3 | 512 | |
50f018df CW |
513 | memset(&ring->hangcheck, 0, sizeof(ring->hangcheck)); |
514 | ||
b7884eb4 | 515 | out: |
c8d9a590 | 516 | gen6_gt_force_wake_put(dev_priv, FORCEWAKE_ALL); |
b7884eb4 DV |
517 | |
518 | return ret; | |
8187a2b7 ZN |
519 | } |
520 | ||
c6df541c CW |
521 | static int |
522 | init_pipe_control(struct intel_ring_buffer *ring) | |
523 | { | |
c6df541c CW |
524 | int ret; |
525 | ||
0d1aacac | 526 | if (ring->scratch.obj) |
c6df541c CW |
527 | return 0; |
528 | ||
0d1aacac CW |
529 | ring->scratch.obj = i915_gem_alloc_object(ring->dev, 4096); |
530 | if (ring->scratch.obj == NULL) { | |
c6df541c CW |
531 | DRM_ERROR("Failed to allocate seqno page\n"); |
532 | ret = -ENOMEM; | |
533 | goto err; | |
534 | } | |
e4ffd173 | 535 | |
a9cc726c DV |
536 | ret = i915_gem_object_set_cache_level(ring->scratch.obj, I915_CACHE_LLC); |
537 | if (ret) | |
538 | goto err_unref; | |
c6df541c | 539 | |
1ec9e26d | 540 | ret = i915_gem_obj_ggtt_pin(ring->scratch.obj, 4096, 0); |
c6df541c CW |
541 | if (ret) |
542 | goto err_unref; | |
543 | ||
0d1aacac CW |
544 | ring->scratch.gtt_offset = i915_gem_obj_ggtt_offset(ring->scratch.obj); |
545 | ring->scratch.cpu_page = kmap(sg_page(ring->scratch.obj->pages->sgl)); | |
546 | if (ring->scratch.cpu_page == NULL) { | |
56b085a0 | 547 | ret = -ENOMEM; |
c6df541c | 548 | goto err_unpin; |
56b085a0 | 549 | } |
c6df541c | 550 | |
2b1086cc | 551 | DRM_DEBUG_DRIVER("%s pipe control offset: 0x%08x\n", |
0d1aacac | 552 | ring->name, ring->scratch.gtt_offset); |
c6df541c CW |
553 | return 0; |
554 | ||
555 | err_unpin: | |
d7f46fc4 | 556 | i915_gem_object_ggtt_unpin(ring->scratch.obj); |
c6df541c | 557 | err_unref: |
0d1aacac | 558 | drm_gem_object_unreference(&ring->scratch.obj->base); |
c6df541c | 559 | err: |
c6df541c CW |
560 | return ret; |
561 | } | |
562 | ||
78501eac | 563 | static int init_render_ring(struct intel_ring_buffer *ring) |
8187a2b7 | 564 | { |
78501eac | 565 | struct drm_device *dev = ring->dev; |
1ec14ad3 | 566 | struct drm_i915_private *dev_priv = dev->dev_private; |
78501eac | 567 | int ret = init_ring_common(ring); |
a69ffdbf | 568 | |
61a563a2 AG |
569 | /* WaTimedSingleVertexDispatch:cl,bw,ctg,elk,ilk,snb */ |
570 | if (INTEL_INFO(dev)->gen >= 4 && INTEL_INFO(dev)->gen < 7) | |
6b26c86d | 571 | I915_WRITE(MI_MODE, _MASKED_BIT_ENABLE(VS_TIMER_DISPATCH)); |
1c8c38c5 CW |
572 | |
573 | /* We need to disable the AsyncFlip performance optimisations in order | |
574 | * to use MI_WAIT_FOR_EVENT within the CS. It should already be | |
575 | * programmed to '1' on all products. | |
8693a824 | 576 | * |
8285222c | 577 | * WaDisableAsyncFlipPerfMode:snb,ivb,hsw,vlv,bdw |
1c8c38c5 CW |
578 | */ |
579 | if (INTEL_INFO(dev)->gen >= 6) | |
580 | I915_WRITE(MI_MODE, _MASKED_BIT_ENABLE(ASYNC_FLIP_PERF_DISABLE)); | |
581 | ||
f05bb0c7 CW |
582 | /* Required for the hardware to program scanline values for waiting */ |
583 | if (INTEL_INFO(dev)->gen == 6) | |
584 | I915_WRITE(GFX_MODE, | |
585 | _MASKED_BIT_ENABLE(GFX_TLB_INVALIDATE_ALWAYS)); | |
586 | ||
1c8c38c5 CW |
587 | if (IS_GEN7(dev)) |
588 | I915_WRITE(GFX_MODE_GEN7, | |
589 | _MASKED_BIT_DISABLE(GFX_TLB_INVALIDATE_ALWAYS) | | |
590 | _MASKED_BIT_ENABLE(GFX_REPLAY_MODE)); | |
78501eac | 591 | |
8d315287 | 592 | if (INTEL_INFO(dev)->gen >= 5) { |
c6df541c CW |
593 | ret = init_pipe_control(ring); |
594 | if (ret) | |
595 | return ret; | |
596 | } | |
597 | ||
5e13a0c5 | 598 | if (IS_GEN6(dev)) { |
3a69ddd6 KG |
599 | /* From the Sandybridge PRM, volume 1 part 3, page 24: |
600 | * "If this bit is set, STCunit will have LRA as replacement | |
601 | * policy. [...] This bit must be reset. LRA replacement | |
602 | * policy is not supported." | |
603 | */ | |
604 | I915_WRITE(CACHE_MODE_0, | |
5e13a0c5 | 605 | _MASKED_BIT_DISABLE(CM0_STC_EVICT_DISABLE_LRA_SNB)); |
12b0286f BW |
606 | |
607 | /* This is not explicitly set for GEN6, so read the register. | |
608 | * see intel_ring_mi_set_context() for why we care. | |
609 | * TODO: consider explicitly setting the bit for GEN5 | |
610 | */ | |
611 | ring->itlb_before_ctx_switch = | |
612 | !!(I915_READ(GFX_MODE) & GFX_TLB_INVALIDATE_ALWAYS); | |
84f9f938 BW |
613 | } |
614 | ||
6b26c86d DV |
615 | if (INTEL_INFO(dev)->gen >= 6) |
616 | I915_WRITE(INSTPM, _MASKED_BIT_ENABLE(INSTPM_FORCE_ORDERING)); | |
84f9f938 | 617 | |
040d2baa | 618 | if (HAS_L3_DPF(dev)) |
35a85ac6 | 619 | I915_WRITE_IMR(ring, ~GT_PARITY_ERROR(dev)); |
15b9f80e | 620 | |
8187a2b7 ZN |
621 | return ret; |
622 | } | |
623 | ||
c6df541c CW |
624 | static void render_ring_cleanup(struct intel_ring_buffer *ring) |
625 | { | |
b45305fc DV |
626 | struct drm_device *dev = ring->dev; |
627 | ||
0d1aacac | 628 | if (ring->scratch.obj == NULL) |
c6df541c CW |
629 | return; |
630 | ||
0d1aacac CW |
631 | if (INTEL_INFO(dev)->gen >= 5) { |
632 | kunmap(sg_page(ring->scratch.obj->pages->sgl)); | |
d7f46fc4 | 633 | i915_gem_object_ggtt_unpin(ring->scratch.obj); |
0d1aacac | 634 | } |
aaf8a516 | 635 | |
0d1aacac CW |
636 | drm_gem_object_unreference(&ring->scratch.obj->base); |
637 | ring->scratch.obj = NULL; | |
c6df541c CW |
638 | } |
639 | ||
1ec14ad3 | 640 | static void |
c8c99b0f | 641 | update_mboxes(struct intel_ring_buffer *ring, |
9d773091 | 642 | u32 mmio_offset) |
1ec14ad3 | 643 | { |
ad776f8b BW |
644 | /* NB: In order to be able to do semaphore MBOX updates for varying number |
645 | * of rings, it's easiest if we round up each individual update to a | |
646 | * multiple of 2 (since ring updates must always be a multiple of 2) | |
647 | * even though the actual update only requires 3 dwords. | |
648 | */ | |
649 | #define MBOX_UPDATE_DWORDS 4 | |
1c8b46fc | 650 | intel_ring_emit(ring, MI_LOAD_REGISTER_IMM(1)); |
c8c99b0f | 651 | intel_ring_emit(ring, mmio_offset); |
1823521d | 652 | intel_ring_emit(ring, ring->outstanding_lazy_seqno); |
ad776f8b | 653 | intel_ring_emit(ring, MI_NOOP); |
1ec14ad3 CW |
654 | } |
655 | ||
c8c99b0f BW |
656 | /** |
657 | * gen6_add_request - Update the semaphore mailbox registers | |
658 | * | |
659 | * @ring - ring that is adding a request | |
660 | * @seqno - return seqno stuck into the ring | |
661 | * | |
662 | * Update the mailbox registers in the *other* rings with the current seqno. | |
663 | * This acts like a signal in the canonical semaphore. | |
664 | */ | |
1ec14ad3 | 665 | static int |
9d773091 | 666 | gen6_add_request(struct intel_ring_buffer *ring) |
1ec14ad3 | 667 | { |
ad776f8b BW |
668 | struct drm_device *dev = ring->dev; |
669 | struct drm_i915_private *dev_priv = dev->dev_private; | |
670 | struct intel_ring_buffer *useless; | |
52ed2325 | 671 | int i, ret, num_dwords = 4; |
1ec14ad3 | 672 | |
52ed2325 BW |
673 | if (i915_semaphore_is_enabled(dev)) |
674 | num_dwords += ((I915_NUM_RINGS-1) * MBOX_UPDATE_DWORDS); | |
675 | #undef MBOX_UPDATE_DWORDS | |
676 | ||
677 | ret = intel_ring_begin(ring, num_dwords); | |
1ec14ad3 CW |
678 | if (ret) |
679 | return ret; | |
680 | ||
f0a9f74c BW |
681 | if (i915_semaphore_is_enabled(dev)) { |
682 | for_each_ring(useless, dev_priv, i) { | |
683 | u32 mbox_reg = ring->signal_mbox[i]; | |
684 | if (mbox_reg != GEN6_NOSYNC) | |
685 | update_mboxes(ring, mbox_reg); | |
686 | } | |
ad776f8b | 687 | } |
1ec14ad3 CW |
688 | |
689 | intel_ring_emit(ring, MI_STORE_DWORD_INDEX); | |
690 | intel_ring_emit(ring, I915_GEM_HWS_INDEX << MI_STORE_DWORD_INDEX_SHIFT); | |
1823521d | 691 | intel_ring_emit(ring, ring->outstanding_lazy_seqno); |
1ec14ad3 | 692 | intel_ring_emit(ring, MI_USER_INTERRUPT); |
09246732 | 693 | __intel_ring_advance(ring); |
1ec14ad3 | 694 | |
1ec14ad3 CW |
695 | return 0; |
696 | } | |
697 | ||
f72b3435 MK |
698 | static inline bool i915_gem_has_seqno_wrapped(struct drm_device *dev, |
699 | u32 seqno) | |
700 | { | |
701 | struct drm_i915_private *dev_priv = dev->dev_private; | |
702 | return dev_priv->last_seqno < seqno; | |
703 | } | |
704 | ||
c8c99b0f BW |
705 | /** |
706 | * intel_ring_sync - sync the waiter to the signaller on seqno | |
707 | * | |
708 | * @waiter - ring that is waiting | |
709 | * @signaller - ring which has, or will signal | |
710 | * @seqno - seqno which the waiter will block on | |
711 | */ | |
712 | static int | |
686cb5f9 DV |
713 | gen6_ring_sync(struct intel_ring_buffer *waiter, |
714 | struct intel_ring_buffer *signaller, | |
715 | u32 seqno) | |
1ec14ad3 CW |
716 | { |
717 | int ret; | |
c8c99b0f BW |
718 | u32 dw1 = MI_SEMAPHORE_MBOX | |
719 | MI_SEMAPHORE_COMPARE | | |
720 | MI_SEMAPHORE_REGISTER; | |
1ec14ad3 | 721 | |
1500f7ea BW |
722 | /* Throughout all of the GEM code, seqno passed implies our current |
723 | * seqno is >= the last seqno executed. However for hardware the | |
724 | * comparison is strictly greater than. | |
725 | */ | |
726 | seqno -= 1; | |
727 | ||
686cb5f9 DV |
728 | WARN_ON(signaller->semaphore_register[waiter->id] == |
729 | MI_SEMAPHORE_SYNC_INVALID); | |
730 | ||
c8c99b0f | 731 | ret = intel_ring_begin(waiter, 4); |
1ec14ad3 CW |
732 | if (ret) |
733 | return ret; | |
734 | ||
f72b3435 MK |
735 | /* If seqno wrap happened, omit the wait with no-ops */ |
736 | if (likely(!i915_gem_has_seqno_wrapped(waiter->dev, seqno))) { | |
737 | intel_ring_emit(waiter, | |
738 | dw1 | | |
739 | signaller->semaphore_register[waiter->id]); | |
740 | intel_ring_emit(waiter, seqno); | |
741 | intel_ring_emit(waiter, 0); | |
742 | intel_ring_emit(waiter, MI_NOOP); | |
743 | } else { | |
744 | intel_ring_emit(waiter, MI_NOOP); | |
745 | intel_ring_emit(waiter, MI_NOOP); | |
746 | intel_ring_emit(waiter, MI_NOOP); | |
747 | intel_ring_emit(waiter, MI_NOOP); | |
748 | } | |
c8c99b0f | 749 | intel_ring_advance(waiter); |
1ec14ad3 CW |
750 | |
751 | return 0; | |
752 | } | |
753 | ||
c6df541c CW |
754 | #define PIPE_CONTROL_FLUSH(ring__, addr__) \ |
755 | do { \ | |
fcbc34e4 KG |
756 | intel_ring_emit(ring__, GFX_OP_PIPE_CONTROL(4) | PIPE_CONTROL_QW_WRITE | \ |
757 | PIPE_CONTROL_DEPTH_STALL); \ | |
c6df541c CW |
758 | intel_ring_emit(ring__, (addr__) | PIPE_CONTROL_GLOBAL_GTT); \ |
759 | intel_ring_emit(ring__, 0); \ | |
760 | intel_ring_emit(ring__, 0); \ | |
761 | } while (0) | |
762 | ||
763 | static int | |
9d773091 | 764 | pc_render_add_request(struct intel_ring_buffer *ring) |
c6df541c | 765 | { |
0d1aacac | 766 | u32 scratch_addr = ring->scratch.gtt_offset + 128; |
c6df541c CW |
767 | int ret; |
768 | ||
769 | /* For Ironlake, MI_USER_INTERRUPT was deprecated and apparently | |
770 | * incoherent with writes to memory, i.e. completely fubar, | |
771 | * so we need to use PIPE_NOTIFY instead. | |
772 | * | |
773 | * However, we also need to workaround the qword write | |
774 | * incoherence by flushing the 6 PIPE_NOTIFY buffers out to | |
775 | * memory before requesting an interrupt. | |
776 | */ | |
777 | ret = intel_ring_begin(ring, 32); | |
778 | if (ret) | |
779 | return ret; | |
780 | ||
fcbc34e4 | 781 | intel_ring_emit(ring, GFX_OP_PIPE_CONTROL(4) | PIPE_CONTROL_QW_WRITE | |
9d971b37 KG |
782 | PIPE_CONTROL_WRITE_FLUSH | |
783 | PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE); | |
0d1aacac | 784 | intel_ring_emit(ring, ring->scratch.gtt_offset | PIPE_CONTROL_GLOBAL_GTT); |
1823521d | 785 | intel_ring_emit(ring, ring->outstanding_lazy_seqno); |
c6df541c CW |
786 | intel_ring_emit(ring, 0); |
787 | PIPE_CONTROL_FLUSH(ring, scratch_addr); | |
788 | scratch_addr += 128; /* write to separate cachelines */ | |
789 | PIPE_CONTROL_FLUSH(ring, scratch_addr); | |
790 | scratch_addr += 128; | |
791 | PIPE_CONTROL_FLUSH(ring, scratch_addr); | |
792 | scratch_addr += 128; | |
793 | PIPE_CONTROL_FLUSH(ring, scratch_addr); | |
794 | scratch_addr += 128; | |
795 | PIPE_CONTROL_FLUSH(ring, scratch_addr); | |
796 | scratch_addr += 128; | |
797 | PIPE_CONTROL_FLUSH(ring, scratch_addr); | |
a71d8d94 | 798 | |
fcbc34e4 | 799 | intel_ring_emit(ring, GFX_OP_PIPE_CONTROL(4) | PIPE_CONTROL_QW_WRITE | |
9d971b37 KG |
800 | PIPE_CONTROL_WRITE_FLUSH | |
801 | PIPE_CONTROL_TEXTURE_CACHE_INVALIDATE | | |
c6df541c | 802 | PIPE_CONTROL_NOTIFY); |
0d1aacac | 803 | intel_ring_emit(ring, ring->scratch.gtt_offset | PIPE_CONTROL_GLOBAL_GTT); |
1823521d | 804 | intel_ring_emit(ring, ring->outstanding_lazy_seqno); |
c6df541c | 805 | intel_ring_emit(ring, 0); |
09246732 | 806 | __intel_ring_advance(ring); |
c6df541c | 807 | |
c6df541c CW |
808 | return 0; |
809 | } | |
810 | ||
4cd53c0c | 811 | static u32 |
b2eadbc8 | 812 | gen6_ring_get_seqno(struct intel_ring_buffer *ring, bool lazy_coherency) |
4cd53c0c | 813 | { |
4cd53c0c DV |
814 | /* Workaround to force correct ordering between irq and seqno writes on |
815 | * ivb (and maybe also on snb) by reading from a CS register (like | |
816 | * ACTHD) before reading the status page. */ | |
b2eadbc8 | 817 | if (!lazy_coherency) |
4cd53c0c DV |
818 | intel_ring_get_active_head(ring); |
819 | return intel_read_status_page(ring, I915_GEM_HWS_INDEX); | |
820 | } | |
821 | ||
8187a2b7 | 822 | static u32 |
b2eadbc8 | 823 | ring_get_seqno(struct intel_ring_buffer *ring, bool lazy_coherency) |
8187a2b7 | 824 | { |
1ec14ad3 CW |
825 | return intel_read_status_page(ring, I915_GEM_HWS_INDEX); |
826 | } | |
827 | ||
b70ec5bf MK |
828 | static void |
829 | ring_set_seqno(struct intel_ring_buffer *ring, u32 seqno) | |
830 | { | |
831 | intel_write_status_page(ring, I915_GEM_HWS_INDEX, seqno); | |
832 | } | |
833 | ||
c6df541c | 834 | static u32 |
b2eadbc8 | 835 | pc_render_get_seqno(struct intel_ring_buffer *ring, bool lazy_coherency) |
c6df541c | 836 | { |
0d1aacac | 837 | return ring->scratch.cpu_page[0]; |
c6df541c CW |
838 | } |
839 | ||
b70ec5bf MK |
840 | static void |
841 | pc_render_set_seqno(struct intel_ring_buffer *ring, u32 seqno) | |
842 | { | |
0d1aacac | 843 | ring->scratch.cpu_page[0] = seqno; |
b70ec5bf MK |
844 | } |
845 | ||
e48d8634 DV |
846 | static bool |
847 | gen5_ring_get_irq(struct intel_ring_buffer *ring) | |
848 | { | |
849 | struct drm_device *dev = ring->dev; | |
850 | drm_i915_private_t *dev_priv = dev->dev_private; | |
7338aefa | 851 | unsigned long flags; |
e48d8634 DV |
852 | |
853 | if (!dev->irq_enabled) | |
854 | return false; | |
855 | ||
7338aefa | 856 | spin_lock_irqsave(&dev_priv->irq_lock, flags); |
43eaea13 PZ |
857 | if (ring->irq_refcount++ == 0) |
858 | ilk_enable_gt_irq(dev_priv, ring->irq_enable_mask); | |
7338aefa | 859 | spin_unlock_irqrestore(&dev_priv->irq_lock, flags); |
e48d8634 DV |
860 | |
861 | return true; | |
862 | } | |
863 | ||
864 | static void | |
865 | gen5_ring_put_irq(struct intel_ring_buffer *ring) | |
866 | { | |
867 | struct drm_device *dev = ring->dev; | |
868 | drm_i915_private_t *dev_priv = dev->dev_private; | |
7338aefa | 869 | unsigned long flags; |
e48d8634 | 870 | |
7338aefa | 871 | spin_lock_irqsave(&dev_priv->irq_lock, flags); |
43eaea13 PZ |
872 | if (--ring->irq_refcount == 0) |
873 | ilk_disable_gt_irq(dev_priv, ring->irq_enable_mask); | |
7338aefa | 874 | spin_unlock_irqrestore(&dev_priv->irq_lock, flags); |
e48d8634 DV |
875 | } |
876 | ||
b13c2b96 | 877 | static bool |
e3670319 | 878 | i9xx_ring_get_irq(struct intel_ring_buffer *ring) |
62fdfeaf | 879 | { |
78501eac | 880 | struct drm_device *dev = ring->dev; |
01a03331 | 881 | drm_i915_private_t *dev_priv = dev->dev_private; |
7338aefa | 882 | unsigned long flags; |
62fdfeaf | 883 | |
b13c2b96 CW |
884 | if (!dev->irq_enabled) |
885 | return false; | |
886 | ||
7338aefa | 887 | spin_lock_irqsave(&dev_priv->irq_lock, flags); |
c7113cc3 | 888 | if (ring->irq_refcount++ == 0) { |
f637fde4 DV |
889 | dev_priv->irq_mask &= ~ring->irq_enable_mask; |
890 | I915_WRITE(IMR, dev_priv->irq_mask); | |
891 | POSTING_READ(IMR); | |
892 | } | |
7338aefa | 893 | spin_unlock_irqrestore(&dev_priv->irq_lock, flags); |
b13c2b96 CW |
894 | |
895 | return true; | |
62fdfeaf EA |
896 | } |
897 | ||
8187a2b7 | 898 | static void |
e3670319 | 899 | i9xx_ring_put_irq(struct intel_ring_buffer *ring) |
62fdfeaf | 900 | { |
78501eac | 901 | struct drm_device *dev = ring->dev; |
01a03331 | 902 | drm_i915_private_t *dev_priv = dev->dev_private; |
7338aefa | 903 | unsigned long flags; |
62fdfeaf | 904 | |
7338aefa | 905 | spin_lock_irqsave(&dev_priv->irq_lock, flags); |
c7113cc3 | 906 | if (--ring->irq_refcount == 0) { |
f637fde4 DV |
907 | dev_priv->irq_mask |= ring->irq_enable_mask; |
908 | I915_WRITE(IMR, dev_priv->irq_mask); | |
909 | POSTING_READ(IMR); | |
910 | } | |
7338aefa | 911 | spin_unlock_irqrestore(&dev_priv->irq_lock, flags); |
62fdfeaf EA |
912 | } |
913 | ||
c2798b19 CW |
914 | static bool |
915 | i8xx_ring_get_irq(struct intel_ring_buffer *ring) | |
916 | { | |
917 | struct drm_device *dev = ring->dev; | |
918 | drm_i915_private_t *dev_priv = dev->dev_private; | |
7338aefa | 919 | unsigned long flags; |
c2798b19 CW |
920 | |
921 | if (!dev->irq_enabled) | |
922 | return false; | |
923 | ||
7338aefa | 924 | spin_lock_irqsave(&dev_priv->irq_lock, flags); |
c7113cc3 | 925 | if (ring->irq_refcount++ == 0) { |
c2798b19 CW |
926 | dev_priv->irq_mask &= ~ring->irq_enable_mask; |
927 | I915_WRITE16(IMR, dev_priv->irq_mask); | |
928 | POSTING_READ16(IMR); | |
929 | } | |
7338aefa | 930 | spin_unlock_irqrestore(&dev_priv->irq_lock, flags); |
c2798b19 CW |
931 | |
932 | return true; | |
933 | } | |
934 | ||
935 | static void | |
936 | i8xx_ring_put_irq(struct intel_ring_buffer *ring) | |
937 | { | |
938 | struct drm_device *dev = ring->dev; | |
939 | drm_i915_private_t *dev_priv = dev->dev_private; | |
7338aefa | 940 | unsigned long flags; |
c2798b19 | 941 | |
7338aefa | 942 | spin_lock_irqsave(&dev_priv->irq_lock, flags); |
c7113cc3 | 943 | if (--ring->irq_refcount == 0) { |
c2798b19 CW |
944 | dev_priv->irq_mask |= ring->irq_enable_mask; |
945 | I915_WRITE16(IMR, dev_priv->irq_mask); | |
946 | POSTING_READ16(IMR); | |
947 | } | |
7338aefa | 948 | spin_unlock_irqrestore(&dev_priv->irq_lock, flags); |
c2798b19 CW |
949 | } |
950 | ||
78501eac | 951 | void intel_ring_setup_status_page(struct intel_ring_buffer *ring) |
8187a2b7 | 952 | { |
4593010b | 953 | struct drm_device *dev = ring->dev; |
78501eac | 954 | drm_i915_private_t *dev_priv = ring->dev->dev_private; |
4593010b EA |
955 | u32 mmio = 0; |
956 | ||
957 | /* The ring status page addresses are no longer next to the rest of | |
958 | * the ring registers as of gen7. | |
959 | */ | |
960 | if (IS_GEN7(dev)) { | |
961 | switch (ring->id) { | |
96154f2f | 962 | case RCS: |
4593010b EA |
963 | mmio = RENDER_HWS_PGA_GEN7; |
964 | break; | |
96154f2f | 965 | case BCS: |
4593010b EA |
966 | mmio = BLT_HWS_PGA_GEN7; |
967 | break; | |
96154f2f | 968 | case VCS: |
4593010b EA |
969 | mmio = BSD_HWS_PGA_GEN7; |
970 | break; | |
4a3dd19d | 971 | case VECS: |
9a8a2213 BW |
972 | mmio = VEBOX_HWS_PGA_GEN7; |
973 | break; | |
4593010b EA |
974 | } |
975 | } else if (IS_GEN6(ring->dev)) { | |
976 | mmio = RING_HWS_PGA_GEN6(ring->mmio_base); | |
977 | } else { | |
eb0d4b75 | 978 | /* XXX: gen8 returns to sanity */ |
4593010b EA |
979 | mmio = RING_HWS_PGA(ring->mmio_base); |
980 | } | |
981 | ||
78501eac CW |
982 | I915_WRITE(mmio, (u32)ring->status_page.gfx_addr); |
983 | POSTING_READ(mmio); | |
884020bf | 984 | |
dc616b89 DL |
985 | /* |
986 | * Flush the TLB for this page | |
987 | * | |
988 | * FIXME: These two bits have disappeared on gen8, so a question | |
989 | * arises: do we still need this and if so how should we go about | |
990 | * invalidating the TLB? | |
991 | */ | |
992 | if (INTEL_INFO(dev)->gen >= 6 && INTEL_INFO(dev)->gen < 8) { | |
884020bf | 993 | u32 reg = RING_INSTPM(ring->mmio_base); |
02f6a1e7 NKK |
994 | |
995 | /* ring should be idle before issuing a sync flush*/ | |
996 | WARN_ON((I915_READ_MODE(ring) & MODE_IDLE) == 0); | |
997 | ||
884020bf CW |
998 | I915_WRITE(reg, |
999 | _MASKED_BIT_ENABLE(INSTPM_TLB_INVALIDATE | | |
1000 | INSTPM_SYNC_FLUSH)); | |
1001 | if (wait_for((I915_READ(reg) & INSTPM_SYNC_FLUSH) == 0, | |
1002 | 1000)) | |
1003 | DRM_ERROR("%s: wait for SyncFlush to complete for TLB invalidation timed out\n", | |
1004 | ring->name); | |
1005 | } | |
8187a2b7 ZN |
1006 | } |
1007 | ||
b72f3acb | 1008 | static int |
78501eac CW |
1009 | bsd_ring_flush(struct intel_ring_buffer *ring, |
1010 | u32 invalidate_domains, | |
1011 | u32 flush_domains) | |
d1b851fc | 1012 | { |
b72f3acb CW |
1013 | int ret; |
1014 | ||
b72f3acb CW |
1015 | ret = intel_ring_begin(ring, 2); |
1016 | if (ret) | |
1017 | return ret; | |
1018 | ||
1019 | intel_ring_emit(ring, MI_FLUSH); | |
1020 | intel_ring_emit(ring, MI_NOOP); | |
1021 | intel_ring_advance(ring); | |
1022 | return 0; | |
d1b851fc ZN |
1023 | } |
1024 | ||
3cce469c | 1025 | static int |
9d773091 | 1026 | i9xx_add_request(struct intel_ring_buffer *ring) |
d1b851fc | 1027 | { |
3cce469c CW |
1028 | int ret; |
1029 | ||
1030 | ret = intel_ring_begin(ring, 4); | |
1031 | if (ret) | |
1032 | return ret; | |
6f392d54 | 1033 | |
3cce469c CW |
1034 | intel_ring_emit(ring, MI_STORE_DWORD_INDEX); |
1035 | intel_ring_emit(ring, I915_GEM_HWS_INDEX << MI_STORE_DWORD_INDEX_SHIFT); | |
1823521d | 1036 | intel_ring_emit(ring, ring->outstanding_lazy_seqno); |
3cce469c | 1037 | intel_ring_emit(ring, MI_USER_INTERRUPT); |
09246732 | 1038 | __intel_ring_advance(ring); |
d1b851fc | 1039 | |
3cce469c | 1040 | return 0; |
d1b851fc ZN |
1041 | } |
1042 | ||
0f46832f | 1043 | static bool |
25c06300 | 1044 | gen6_ring_get_irq(struct intel_ring_buffer *ring) |
0f46832f CW |
1045 | { |
1046 | struct drm_device *dev = ring->dev; | |
01a03331 | 1047 | drm_i915_private_t *dev_priv = dev->dev_private; |
7338aefa | 1048 | unsigned long flags; |
0f46832f CW |
1049 | |
1050 | if (!dev->irq_enabled) | |
1051 | return false; | |
1052 | ||
7338aefa | 1053 | spin_lock_irqsave(&dev_priv->irq_lock, flags); |
c7113cc3 | 1054 | if (ring->irq_refcount++ == 0) { |
040d2baa | 1055 | if (HAS_L3_DPF(dev) && ring->id == RCS) |
cc609d5d BW |
1056 | I915_WRITE_IMR(ring, |
1057 | ~(ring->irq_enable_mask | | |
35a85ac6 | 1058 | GT_PARITY_ERROR(dev))); |
15b9f80e BW |
1059 | else |
1060 | I915_WRITE_IMR(ring, ~ring->irq_enable_mask); | |
43eaea13 | 1061 | ilk_enable_gt_irq(dev_priv, ring->irq_enable_mask); |
0f46832f | 1062 | } |
7338aefa | 1063 | spin_unlock_irqrestore(&dev_priv->irq_lock, flags); |
0f46832f CW |
1064 | |
1065 | return true; | |
1066 | } | |
1067 | ||
1068 | static void | |
25c06300 | 1069 | gen6_ring_put_irq(struct intel_ring_buffer *ring) |
0f46832f CW |
1070 | { |
1071 | struct drm_device *dev = ring->dev; | |
01a03331 | 1072 | drm_i915_private_t *dev_priv = dev->dev_private; |
7338aefa | 1073 | unsigned long flags; |
0f46832f | 1074 | |
7338aefa | 1075 | spin_lock_irqsave(&dev_priv->irq_lock, flags); |
c7113cc3 | 1076 | if (--ring->irq_refcount == 0) { |
040d2baa | 1077 | if (HAS_L3_DPF(dev) && ring->id == RCS) |
35a85ac6 | 1078 | I915_WRITE_IMR(ring, ~GT_PARITY_ERROR(dev)); |
15b9f80e BW |
1079 | else |
1080 | I915_WRITE_IMR(ring, ~0); | |
43eaea13 | 1081 | ilk_disable_gt_irq(dev_priv, ring->irq_enable_mask); |
1ec14ad3 | 1082 | } |
7338aefa | 1083 | spin_unlock_irqrestore(&dev_priv->irq_lock, flags); |
d1b851fc ZN |
1084 | } |
1085 | ||
a19d2933 BW |
1086 | static bool |
1087 | hsw_vebox_get_irq(struct intel_ring_buffer *ring) | |
1088 | { | |
1089 | struct drm_device *dev = ring->dev; | |
1090 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1091 | unsigned long flags; | |
1092 | ||
1093 | if (!dev->irq_enabled) | |
1094 | return false; | |
1095 | ||
59cdb63d | 1096 | spin_lock_irqsave(&dev_priv->irq_lock, flags); |
c7113cc3 | 1097 | if (ring->irq_refcount++ == 0) { |
a19d2933 | 1098 | I915_WRITE_IMR(ring, ~ring->irq_enable_mask); |
edbfdb45 | 1099 | snb_enable_pm_irq(dev_priv, ring->irq_enable_mask); |
a19d2933 | 1100 | } |
59cdb63d | 1101 | spin_unlock_irqrestore(&dev_priv->irq_lock, flags); |
a19d2933 BW |
1102 | |
1103 | return true; | |
1104 | } | |
1105 | ||
1106 | static void | |
1107 | hsw_vebox_put_irq(struct intel_ring_buffer *ring) | |
1108 | { | |
1109 | struct drm_device *dev = ring->dev; | |
1110 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1111 | unsigned long flags; | |
1112 | ||
1113 | if (!dev->irq_enabled) | |
1114 | return; | |
1115 | ||
59cdb63d | 1116 | spin_lock_irqsave(&dev_priv->irq_lock, flags); |
c7113cc3 | 1117 | if (--ring->irq_refcount == 0) { |
a19d2933 | 1118 | I915_WRITE_IMR(ring, ~0); |
edbfdb45 | 1119 | snb_disable_pm_irq(dev_priv, ring->irq_enable_mask); |
a19d2933 | 1120 | } |
59cdb63d | 1121 | spin_unlock_irqrestore(&dev_priv->irq_lock, flags); |
a19d2933 BW |
1122 | } |
1123 | ||
abd58f01 BW |
1124 | static bool |
1125 | gen8_ring_get_irq(struct intel_ring_buffer *ring) | |
1126 | { | |
1127 | struct drm_device *dev = ring->dev; | |
1128 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1129 | unsigned long flags; | |
1130 | ||
1131 | if (!dev->irq_enabled) | |
1132 | return false; | |
1133 | ||
1134 | spin_lock_irqsave(&dev_priv->irq_lock, flags); | |
1135 | if (ring->irq_refcount++ == 0) { | |
1136 | if (HAS_L3_DPF(dev) && ring->id == RCS) { | |
1137 | I915_WRITE_IMR(ring, | |
1138 | ~(ring->irq_enable_mask | | |
1139 | GT_RENDER_L3_PARITY_ERROR_INTERRUPT)); | |
1140 | } else { | |
1141 | I915_WRITE_IMR(ring, ~ring->irq_enable_mask); | |
1142 | } | |
1143 | POSTING_READ(RING_IMR(ring->mmio_base)); | |
1144 | } | |
1145 | spin_unlock_irqrestore(&dev_priv->irq_lock, flags); | |
1146 | ||
1147 | return true; | |
1148 | } | |
1149 | ||
1150 | static void | |
1151 | gen8_ring_put_irq(struct intel_ring_buffer *ring) | |
1152 | { | |
1153 | struct drm_device *dev = ring->dev; | |
1154 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1155 | unsigned long flags; | |
1156 | ||
1157 | spin_lock_irqsave(&dev_priv->irq_lock, flags); | |
1158 | if (--ring->irq_refcount == 0) { | |
1159 | if (HAS_L3_DPF(dev) && ring->id == RCS) { | |
1160 | I915_WRITE_IMR(ring, | |
1161 | ~GT_RENDER_L3_PARITY_ERROR_INTERRUPT); | |
1162 | } else { | |
1163 | I915_WRITE_IMR(ring, ~0); | |
1164 | } | |
1165 | POSTING_READ(RING_IMR(ring->mmio_base)); | |
1166 | } | |
1167 | spin_unlock_irqrestore(&dev_priv->irq_lock, flags); | |
1168 | } | |
1169 | ||
d1b851fc | 1170 | static int |
d7d4eedd CW |
1171 | i965_dispatch_execbuffer(struct intel_ring_buffer *ring, |
1172 | u32 offset, u32 length, | |
1173 | unsigned flags) | |
d1b851fc | 1174 | { |
e1f99ce6 | 1175 | int ret; |
78501eac | 1176 | |
e1f99ce6 CW |
1177 | ret = intel_ring_begin(ring, 2); |
1178 | if (ret) | |
1179 | return ret; | |
1180 | ||
78501eac | 1181 | intel_ring_emit(ring, |
65f56876 CW |
1182 | MI_BATCH_BUFFER_START | |
1183 | MI_BATCH_GTT | | |
d7d4eedd | 1184 | (flags & I915_DISPATCH_SECURE ? 0 : MI_BATCH_NON_SECURE_I965)); |
c4e7a414 | 1185 | intel_ring_emit(ring, offset); |
78501eac CW |
1186 | intel_ring_advance(ring); |
1187 | ||
d1b851fc ZN |
1188 | return 0; |
1189 | } | |
1190 | ||
b45305fc DV |
1191 | /* Just userspace ABI convention to limit the wa batch bo to a resonable size */ |
1192 | #define I830_BATCH_LIMIT (256*1024) | |
8187a2b7 | 1193 | static int |
fb3256da | 1194 | i830_dispatch_execbuffer(struct intel_ring_buffer *ring, |
d7d4eedd CW |
1195 | u32 offset, u32 len, |
1196 | unsigned flags) | |
62fdfeaf | 1197 | { |
c4e7a414 | 1198 | int ret; |
62fdfeaf | 1199 | |
b45305fc DV |
1200 | if (flags & I915_DISPATCH_PINNED) { |
1201 | ret = intel_ring_begin(ring, 4); | |
1202 | if (ret) | |
1203 | return ret; | |
62fdfeaf | 1204 | |
b45305fc DV |
1205 | intel_ring_emit(ring, MI_BATCH_BUFFER); |
1206 | intel_ring_emit(ring, offset | (flags & I915_DISPATCH_SECURE ? 0 : MI_BATCH_NON_SECURE)); | |
1207 | intel_ring_emit(ring, offset + len - 8); | |
1208 | intel_ring_emit(ring, MI_NOOP); | |
1209 | intel_ring_advance(ring); | |
1210 | } else { | |
0d1aacac | 1211 | u32 cs_offset = ring->scratch.gtt_offset; |
b45305fc DV |
1212 | |
1213 | if (len > I830_BATCH_LIMIT) | |
1214 | return -ENOSPC; | |
1215 | ||
1216 | ret = intel_ring_begin(ring, 9+3); | |
1217 | if (ret) | |
1218 | return ret; | |
1219 | /* Blit the batch (which has now all relocs applied) to the stable batch | |
1220 | * scratch bo area (so that the CS never stumbles over its tlb | |
1221 | * invalidation bug) ... */ | |
1222 | intel_ring_emit(ring, XY_SRC_COPY_BLT_CMD | | |
1223 | XY_SRC_COPY_BLT_WRITE_ALPHA | | |
1224 | XY_SRC_COPY_BLT_WRITE_RGB); | |
1225 | intel_ring_emit(ring, BLT_DEPTH_32 | BLT_ROP_GXCOPY | 4096); | |
1226 | intel_ring_emit(ring, 0); | |
1227 | intel_ring_emit(ring, (DIV_ROUND_UP(len, 4096) << 16) | 1024); | |
1228 | intel_ring_emit(ring, cs_offset); | |
1229 | intel_ring_emit(ring, 0); | |
1230 | intel_ring_emit(ring, 4096); | |
1231 | intel_ring_emit(ring, offset); | |
1232 | intel_ring_emit(ring, MI_FLUSH); | |
1233 | ||
1234 | /* ... and execute it. */ | |
1235 | intel_ring_emit(ring, MI_BATCH_BUFFER); | |
1236 | intel_ring_emit(ring, cs_offset | (flags & I915_DISPATCH_SECURE ? 0 : MI_BATCH_NON_SECURE)); | |
1237 | intel_ring_emit(ring, cs_offset + len - 8); | |
1238 | intel_ring_advance(ring); | |
1239 | } | |
e1f99ce6 | 1240 | |
fb3256da DV |
1241 | return 0; |
1242 | } | |
1243 | ||
1244 | static int | |
1245 | i915_dispatch_execbuffer(struct intel_ring_buffer *ring, | |
d7d4eedd CW |
1246 | u32 offset, u32 len, |
1247 | unsigned flags) | |
fb3256da DV |
1248 | { |
1249 | int ret; | |
1250 | ||
1251 | ret = intel_ring_begin(ring, 2); | |
1252 | if (ret) | |
1253 | return ret; | |
1254 | ||
65f56876 | 1255 | intel_ring_emit(ring, MI_BATCH_BUFFER_START | MI_BATCH_GTT); |
d7d4eedd | 1256 | intel_ring_emit(ring, offset | (flags & I915_DISPATCH_SECURE ? 0 : MI_BATCH_NON_SECURE)); |
c4e7a414 | 1257 | intel_ring_advance(ring); |
62fdfeaf | 1258 | |
62fdfeaf EA |
1259 | return 0; |
1260 | } | |
1261 | ||
78501eac | 1262 | static void cleanup_status_page(struct intel_ring_buffer *ring) |
62fdfeaf | 1263 | { |
05394f39 | 1264 | struct drm_i915_gem_object *obj; |
62fdfeaf | 1265 | |
8187a2b7 ZN |
1266 | obj = ring->status_page.obj; |
1267 | if (obj == NULL) | |
62fdfeaf | 1268 | return; |
62fdfeaf | 1269 | |
9da3da66 | 1270 | kunmap(sg_page(obj->pages->sgl)); |
d7f46fc4 | 1271 | i915_gem_object_ggtt_unpin(obj); |
05394f39 | 1272 | drm_gem_object_unreference(&obj->base); |
8187a2b7 | 1273 | ring->status_page.obj = NULL; |
62fdfeaf EA |
1274 | } |
1275 | ||
78501eac | 1276 | static int init_status_page(struct intel_ring_buffer *ring) |
62fdfeaf | 1277 | { |
78501eac | 1278 | struct drm_device *dev = ring->dev; |
05394f39 | 1279 | struct drm_i915_gem_object *obj; |
62fdfeaf EA |
1280 | int ret; |
1281 | ||
62fdfeaf EA |
1282 | obj = i915_gem_alloc_object(dev, 4096); |
1283 | if (obj == NULL) { | |
1284 | DRM_ERROR("Failed to allocate status page\n"); | |
1285 | ret = -ENOMEM; | |
1286 | goto err; | |
1287 | } | |
e4ffd173 | 1288 | |
e01f6929 DV |
1289 | ret = i915_gem_object_set_cache_level(obj, I915_CACHE_LLC); |
1290 | if (ret) | |
1291 | goto err_unref; | |
62fdfeaf | 1292 | |
9a6bbb62 | 1293 | ret = i915_gem_obj_ggtt_pin(obj, 4096, 0); |
1ec9e26d | 1294 | if (ret) |
62fdfeaf | 1295 | goto err_unref; |
62fdfeaf | 1296 | |
f343c5f6 | 1297 | ring->status_page.gfx_addr = i915_gem_obj_ggtt_offset(obj); |
9da3da66 | 1298 | ring->status_page.page_addr = kmap(sg_page(obj->pages->sgl)); |
8187a2b7 | 1299 | if (ring->status_page.page_addr == NULL) { |
2e6c21ed | 1300 | ret = -ENOMEM; |
62fdfeaf EA |
1301 | goto err_unpin; |
1302 | } | |
8187a2b7 ZN |
1303 | ring->status_page.obj = obj; |
1304 | memset(ring->status_page.page_addr, 0, PAGE_SIZE); | |
62fdfeaf | 1305 | |
8187a2b7 ZN |
1306 | DRM_DEBUG_DRIVER("%s hws offset: 0x%08x\n", |
1307 | ring->name, ring->status_page.gfx_addr); | |
62fdfeaf EA |
1308 | |
1309 | return 0; | |
1310 | ||
1311 | err_unpin: | |
d7f46fc4 | 1312 | i915_gem_object_ggtt_unpin(obj); |
62fdfeaf | 1313 | err_unref: |
05394f39 | 1314 | drm_gem_object_unreference(&obj->base); |
62fdfeaf | 1315 | err: |
8187a2b7 | 1316 | return ret; |
62fdfeaf EA |
1317 | } |
1318 | ||
035dc1e0 | 1319 | static int init_phys_status_page(struct intel_ring_buffer *ring) |
6b8294a4 CW |
1320 | { |
1321 | struct drm_i915_private *dev_priv = ring->dev->dev_private; | |
6b8294a4 CW |
1322 | |
1323 | if (!dev_priv->status_page_dmah) { | |
1324 | dev_priv->status_page_dmah = | |
1325 | drm_pci_alloc(ring->dev, PAGE_SIZE, PAGE_SIZE); | |
1326 | if (!dev_priv->status_page_dmah) | |
1327 | return -ENOMEM; | |
1328 | } | |
1329 | ||
6b8294a4 CW |
1330 | ring->status_page.page_addr = dev_priv->status_page_dmah->vaddr; |
1331 | memset(ring->status_page.page_addr, 0, PAGE_SIZE); | |
1332 | ||
1333 | return 0; | |
1334 | } | |
1335 | ||
c43b5634 BW |
1336 | static int intel_init_ring_buffer(struct drm_device *dev, |
1337 | struct intel_ring_buffer *ring) | |
62fdfeaf | 1338 | { |
05394f39 | 1339 | struct drm_i915_gem_object *obj; |
dd2757f8 | 1340 | struct drm_i915_private *dev_priv = dev->dev_private; |
dd785e35 CW |
1341 | int ret; |
1342 | ||
8187a2b7 | 1343 | ring->dev = dev; |
23bc5982 CW |
1344 | INIT_LIST_HEAD(&ring->active_list); |
1345 | INIT_LIST_HEAD(&ring->request_list); | |
dfc9ef2f | 1346 | ring->size = 32 * PAGE_SIZE; |
9d773091 | 1347 | memset(ring->sync_seqno, 0, sizeof(ring->sync_seqno)); |
0dc79fb2 | 1348 | |
b259f673 | 1349 | init_waitqueue_head(&ring->irq_queue); |
62fdfeaf | 1350 | |
8187a2b7 | 1351 | if (I915_NEED_GFX_HWS(dev)) { |
78501eac | 1352 | ret = init_status_page(ring); |
8187a2b7 ZN |
1353 | if (ret) |
1354 | return ret; | |
6b8294a4 CW |
1355 | } else { |
1356 | BUG_ON(ring->id != RCS); | |
035dc1e0 | 1357 | ret = init_phys_status_page(ring); |
6b8294a4 CW |
1358 | if (ret) |
1359 | return ret; | |
8187a2b7 | 1360 | } |
62fdfeaf | 1361 | |
ebc052e0 CW |
1362 | obj = NULL; |
1363 | if (!HAS_LLC(dev)) | |
1364 | obj = i915_gem_object_create_stolen(dev, ring->size); | |
1365 | if (obj == NULL) | |
1366 | obj = i915_gem_alloc_object(dev, ring->size); | |
62fdfeaf EA |
1367 | if (obj == NULL) { |
1368 | DRM_ERROR("Failed to allocate ringbuffer\n"); | |
8187a2b7 | 1369 | ret = -ENOMEM; |
dd785e35 | 1370 | goto err_hws; |
62fdfeaf | 1371 | } |
62fdfeaf | 1372 | |
05394f39 | 1373 | ring->obj = obj; |
8187a2b7 | 1374 | |
1ec9e26d | 1375 | ret = i915_gem_obj_ggtt_pin(obj, PAGE_SIZE, PIN_MAPPABLE); |
dd785e35 CW |
1376 | if (ret) |
1377 | goto err_unref; | |
62fdfeaf | 1378 | |
3eef8918 CW |
1379 | ret = i915_gem_object_set_to_gtt_domain(obj, true); |
1380 | if (ret) | |
1381 | goto err_unpin; | |
1382 | ||
dd2757f8 | 1383 | ring->virtual_start = |
f343c5f6 | 1384 | ioremap_wc(dev_priv->gtt.mappable_base + i915_gem_obj_ggtt_offset(obj), |
dd2757f8 | 1385 | ring->size); |
4225d0f2 | 1386 | if (ring->virtual_start == NULL) { |
62fdfeaf | 1387 | DRM_ERROR("Failed to map ringbuffer.\n"); |
8187a2b7 | 1388 | ret = -EINVAL; |
dd785e35 | 1389 | goto err_unpin; |
62fdfeaf EA |
1390 | } |
1391 | ||
78501eac | 1392 | ret = ring->init(ring); |
dd785e35 CW |
1393 | if (ret) |
1394 | goto err_unmap; | |
62fdfeaf | 1395 | |
55249baa CW |
1396 | /* Workaround an erratum on the i830 which causes a hang if |
1397 | * the TAIL pointer points to within the last 2 cachelines | |
1398 | * of the buffer. | |
1399 | */ | |
1400 | ring->effective_size = ring->size; | |
27c1cbd0 | 1401 | if (IS_I830(ring->dev) || IS_845G(ring->dev)) |
55249baa CW |
1402 | ring->effective_size -= 128; |
1403 | ||
351e3db2 BV |
1404 | i915_cmd_parser_init_ring(ring); |
1405 | ||
c584fe47 | 1406 | return 0; |
dd785e35 CW |
1407 | |
1408 | err_unmap: | |
4225d0f2 | 1409 | iounmap(ring->virtual_start); |
dd785e35 | 1410 | err_unpin: |
d7f46fc4 | 1411 | i915_gem_object_ggtt_unpin(obj); |
dd785e35 | 1412 | err_unref: |
05394f39 CW |
1413 | drm_gem_object_unreference(&obj->base); |
1414 | ring->obj = NULL; | |
dd785e35 | 1415 | err_hws: |
78501eac | 1416 | cleanup_status_page(ring); |
8187a2b7 | 1417 | return ret; |
62fdfeaf EA |
1418 | } |
1419 | ||
78501eac | 1420 | void intel_cleanup_ring_buffer(struct intel_ring_buffer *ring) |
62fdfeaf | 1421 | { |
33626e6a CW |
1422 | struct drm_i915_private *dev_priv; |
1423 | int ret; | |
1424 | ||
05394f39 | 1425 | if (ring->obj == NULL) |
62fdfeaf EA |
1426 | return; |
1427 | ||
33626e6a CW |
1428 | /* Disable the ring buffer. The ring must be idle at this point */ |
1429 | dev_priv = ring->dev->dev_private; | |
3e960501 | 1430 | ret = intel_ring_idle(ring); |
3d57e5bd | 1431 | if (ret && !i915_reset_in_progress(&dev_priv->gpu_error)) |
29ee3991 CW |
1432 | DRM_ERROR("failed to quiesce %s whilst cleaning up: %d\n", |
1433 | ring->name, ret); | |
1434 | ||
33626e6a CW |
1435 | I915_WRITE_CTL(ring, 0); |
1436 | ||
4225d0f2 | 1437 | iounmap(ring->virtual_start); |
62fdfeaf | 1438 | |
d7f46fc4 | 1439 | i915_gem_object_ggtt_unpin(ring->obj); |
05394f39 CW |
1440 | drm_gem_object_unreference(&ring->obj->base); |
1441 | ring->obj = NULL; | |
3d57e5bd BW |
1442 | ring->preallocated_lazy_request = NULL; |
1443 | ring->outstanding_lazy_seqno = 0; | |
78501eac | 1444 | |
8d19215b ZN |
1445 | if (ring->cleanup) |
1446 | ring->cleanup(ring); | |
1447 | ||
78501eac | 1448 | cleanup_status_page(ring); |
62fdfeaf EA |
1449 | } |
1450 | ||
a71d8d94 CW |
1451 | static int intel_ring_wait_request(struct intel_ring_buffer *ring, int n) |
1452 | { | |
1453 | struct drm_i915_gem_request *request; | |
1f70999f | 1454 | u32 seqno = 0, tail; |
a71d8d94 CW |
1455 | int ret; |
1456 | ||
a71d8d94 CW |
1457 | if (ring->last_retired_head != -1) { |
1458 | ring->head = ring->last_retired_head; | |
1459 | ring->last_retired_head = -1; | |
1f70999f | 1460 | |
a71d8d94 CW |
1461 | ring->space = ring_space(ring); |
1462 | if (ring->space >= n) | |
1463 | return 0; | |
1464 | } | |
1465 | ||
1466 | list_for_each_entry(request, &ring->request_list, list) { | |
1467 | int space; | |
1468 | ||
1469 | if (request->tail == -1) | |
1470 | continue; | |
1471 | ||
633cf8f5 | 1472 | space = request->tail - (ring->tail + I915_RING_FREE_SPACE); |
a71d8d94 CW |
1473 | if (space < 0) |
1474 | space += ring->size; | |
1475 | if (space >= n) { | |
1476 | seqno = request->seqno; | |
1f70999f | 1477 | tail = request->tail; |
a71d8d94 CW |
1478 | break; |
1479 | } | |
1480 | ||
1481 | /* Consume this request in case we need more space than | |
1482 | * is available and so need to prevent a race between | |
1483 | * updating last_retired_head and direct reads of | |
1484 | * I915_RING_HEAD. It also provides a nice sanity check. | |
1485 | */ | |
1486 | request->tail = -1; | |
1487 | } | |
1488 | ||
1489 | if (seqno == 0) | |
1490 | return -ENOSPC; | |
1491 | ||
1f70999f | 1492 | ret = i915_wait_seqno(ring, seqno); |
a71d8d94 CW |
1493 | if (ret) |
1494 | return ret; | |
1495 | ||
1f70999f | 1496 | ring->head = tail; |
a71d8d94 CW |
1497 | ring->space = ring_space(ring); |
1498 | if (WARN_ON(ring->space < n)) | |
1499 | return -ENOSPC; | |
1500 | ||
1501 | return 0; | |
1502 | } | |
1503 | ||
3e960501 | 1504 | static int ring_wait_for_space(struct intel_ring_buffer *ring, int n) |
62fdfeaf | 1505 | { |
78501eac | 1506 | struct drm_device *dev = ring->dev; |
cae5852d | 1507 | struct drm_i915_private *dev_priv = dev->dev_private; |
78501eac | 1508 | unsigned long end; |
a71d8d94 | 1509 | int ret; |
c7dca47b | 1510 | |
a71d8d94 CW |
1511 | ret = intel_ring_wait_request(ring, n); |
1512 | if (ret != -ENOSPC) | |
1513 | return ret; | |
1514 | ||
09246732 CW |
1515 | /* force the tail write in case we have been skipping them */ |
1516 | __intel_ring_advance(ring); | |
1517 | ||
db53a302 | 1518 | trace_i915_ring_wait_begin(ring); |
63ed2cb2 DV |
1519 | /* With GEM the hangcheck timer should kick us out of the loop, |
1520 | * leaving it early runs the risk of corrupting GEM state (due | |
1521 | * to running on almost untested codepaths). But on resume | |
1522 | * timers don't work yet, so prevent a complete hang in that | |
1523 | * case by choosing an insanely large timeout. */ | |
1524 | end = jiffies + 60 * HZ; | |
e6bfaf85 | 1525 | |
8187a2b7 | 1526 | do { |
c7dca47b CW |
1527 | ring->head = I915_READ_HEAD(ring); |
1528 | ring->space = ring_space(ring); | |
62fdfeaf | 1529 | if (ring->space >= n) { |
db53a302 | 1530 | trace_i915_ring_wait_end(ring); |
62fdfeaf EA |
1531 | return 0; |
1532 | } | |
1533 | ||
fb19e2ac DV |
1534 | if (!drm_core_check_feature(dev, DRIVER_MODESET) && |
1535 | dev->primary->master) { | |
62fdfeaf EA |
1536 | struct drm_i915_master_private *master_priv = dev->primary->master->driver_priv; |
1537 | if (master_priv->sarea_priv) | |
1538 | master_priv->sarea_priv->perf_boxes |= I915_BOX_WAIT; | |
1539 | } | |
d1b851fc | 1540 | |
e60a0b10 | 1541 | msleep(1); |
d6b2c790 | 1542 | |
33196ded DV |
1543 | ret = i915_gem_check_wedge(&dev_priv->gpu_error, |
1544 | dev_priv->mm.interruptible); | |
d6b2c790 DV |
1545 | if (ret) |
1546 | return ret; | |
8187a2b7 | 1547 | } while (!time_after(jiffies, end)); |
db53a302 | 1548 | trace_i915_ring_wait_end(ring); |
8187a2b7 ZN |
1549 | return -EBUSY; |
1550 | } | |
62fdfeaf | 1551 | |
3e960501 CW |
1552 | static int intel_wrap_ring_buffer(struct intel_ring_buffer *ring) |
1553 | { | |
1554 | uint32_t __iomem *virt; | |
1555 | int rem = ring->size - ring->tail; | |
1556 | ||
1557 | if (ring->space < rem) { | |
1558 | int ret = ring_wait_for_space(ring, rem); | |
1559 | if (ret) | |
1560 | return ret; | |
1561 | } | |
1562 | ||
1563 | virt = ring->virtual_start + ring->tail; | |
1564 | rem /= 4; | |
1565 | while (rem--) | |
1566 | iowrite32(MI_NOOP, virt++); | |
1567 | ||
1568 | ring->tail = 0; | |
1569 | ring->space = ring_space(ring); | |
1570 | ||
1571 | return 0; | |
1572 | } | |
1573 | ||
1574 | int intel_ring_idle(struct intel_ring_buffer *ring) | |
1575 | { | |
1576 | u32 seqno; | |
1577 | int ret; | |
1578 | ||
1579 | /* We need to add any requests required to flush the objects and ring */ | |
1823521d | 1580 | if (ring->outstanding_lazy_seqno) { |
0025c077 | 1581 | ret = i915_add_request(ring, NULL); |
3e960501 CW |
1582 | if (ret) |
1583 | return ret; | |
1584 | } | |
1585 | ||
1586 | /* Wait upon the last request to be completed */ | |
1587 | if (list_empty(&ring->request_list)) | |
1588 | return 0; | |
1589 | ||
1590 | seqno = list_entry(ring->request_list.prev, | |
1591 | struct drm_i915_gem_request, | |
1592 | list)->seqno; | |
1593 | ||
1594 | return i915_wait_seqno(ring, seqno); | |
1595 | } | |
1596 | ||
9d773091 CW |
1597 | static int |
1598 | intel_ring_alloc_seqno(struct intel_ring_buffer *ring) | |
1599 | { | |
1823521d | 1600 | if (ring->outstanding_lazy_seqno) |
9d773091 CW |
1601 | return 0; |
1602 | ||
3c0e234c CW |
1603 | if (ring->preallocated_lazy_request == NULL) { |
1604 | struct drm_i915_gem_request *request; | |
1605 | ||
1606 | request = kmalloc(sizeof(*request), GFP_KERNEL); | |
1607 | if (request == NULL) | |
1608 | return -ENOMEM; | |
1609 | ||
1610 | ring->preallocated_lazy_request = request; | |
1611 | } | |
1612 | ||
1823521d | 1613 | return i915_gem_get_seqno(ring->dev, &ring->outstanding_lazy_seqno); |
9d773091 CW |
1614 | } |
1615 | ||
304d695c CW |
1616 | static int __intel_ring_prepare(struct intel_ring_buffer *ring, |
1617 | int bytes) | |
cbcc80df MK |
1618 | { |
1619 | int ret; | |
1620 | ||
1621 | if (unlikely(ring->tail + bytes > ring->effective_size)) { | |
1622 | ret = intel_wrap_ring_buffer(ring); | |
1623 | if (unlikely(ret)) | |
1624 | return ret; | |
1625 | } | |
1626 | ||
1627 | if (unlikely(ring->space < bytes)) { | |
1628 | ret = ring_wait_for_space(ring, bytes); | |
1629 | if (unlikely(ret)) | |
1630 | return ret; | |
1631 | } | |
1632 | ||
cbcc80df MK |
1633 | return 0; |
1634 | } | |
1635 | ||
e1f99ce6 CW |
1636 | int intel_ring_begin(struct intel_ring_buffer *ring, |
1637 | int num_dwords) | |
8187a2b7 | 1638 | { |
de2b9985 | 1639 | drm_i915_private_t *dev_priv = ring->dev->dev_private; |
e1f99ce6 | 1640 | int ret; |
78501eac | 1641 | |
33196ded DV |
1642 | ret = i915_gem_check_wedge(&dev_priv->gpu_error, |
1643 | dev_priv->mm.interruptible); | |
de2b9985 DV |
1644 | if (ret) |
1645 | return ret; | |
21dd3734 | 1646 | |
304d695c CW |
1647 | ret = __intel_ring_prepare(ring, num_dwords * sizeof(uint32_t)); |
1648 | if (ret) | |
1649 | return ret; | |
1650 | ||
9d773091 CW |
1651 | /* Preallocate the olr before touching the ring */ |
1652 | ret = intel_ring_alloc_seqno(ring); | |
1653 | if (ret) | |
1654 | return ret; | |
1655 | ||
304d695c CW |
1656 | ring->space -= num_dwords * sizeof(uint32_t); |
1657 | return 0; | |
8187a2b7 | 1658 | } |
78501eac | 1659 | |
753b1ad4 VS |
1660 | /* Align the ring tail to a cacheline boundary */ |
1661 | int intel_ring_cacheline_align(struct intel_ring_buffer *ring) | |
1662 | { | |
1663 | int num_dwords = (64 - (ring->tail & 63)) / sizeof(uint32_t); | |
1664 | int ret; | |
1665 | ||
1666 | if (num_dwords == 0) | |
1667 | return 0; | |
1668 | ||
1669 | ret = intel_ring_begin(ring, num_dwords); | |
1670 | if (ret) | |
1671 | return ret; | |
1672 | ||
1673 | while (num_dwords--) | |
1674 | intel_ring_emit(ring, MI_NOOP); | |
1675 | ||
1676 | intel_ring_advance(ring); | |
1677 | ||
1678 | return 0; | |
1679 | } | |
1680 | ||
f7e98ad4 | 1681 | void intel_ring_init_seqno(struct intel_ring_buffer *ring, u32 seqno) |
498d2ac1 | 1682 | { |
f7e98ad4 | 1683 | struct drm_i915_private *dev_priv = ring->dev->dev_private; |
498d2ac1 | 1684 | |
1823521d | 1685 | BUG_ON(ring->outstanding_lazy_seqno); |
498d2ac1 | 1686 | |
f7e98ad4 MK |
1687 | if (INTEL_INFO(ring->dev)->gen >= 6) { |
1688 | I915_WRITE(RING_SYNC_0(ring->mmio_base), 0); | |
1689 | I915_WRITE(RING_SYNC_1(ring->mmio_base), 0); | |
5020150b BW |
1690 | if (HAS_VEBOX(ring->dev)) |
1691 | I915_WRITE(RING_SYNC_2(ring->mmio_base), 0); | |
e1f99ce6 | 1692 | } |
d97ed339 | 1693 | |
f7e98ad4 | 1694 | ring->set_seqno(ring, seqno); |
92cab734 | 1695 | ring->hangcheck.seqno = seqno; |
8187a2b7 | 1696 | } |
62fdfeaf | 1697 | |
78501eac | 1698 | static void gen6_bsd_ring_write_tail(struct intel_ring_buffer *ring, |
297b0c5b | 1699 | u32 value) |
881f47b6 | 1700 | { |
0206e353 | 1701 | drm_i915_private_t *dev_priv = ring->dev->dev_private; |
881f47b6 XH |
1702 | |
1703 | /* Every tail move must follow the sequence below */ | |
12f55818 CW |
1704 | |
1705 | /* Disable notification that the ring is IDLE. The GT | |
1706 | * will then assume that it is busy and bring it out of rc6. | |
1707 | */ | |
0206e353 | 1708 | I915_WRITE(GEN6_BSD_SLEEP_PSMI_CONTROL, |
12f55818 CW |
1709 | _MASKED_BIT_ENABLE(GEN6_BSD_SLEEP_MSG_DISABLE)); |
1710 | ||
1711 | /* Clear the context id. Here be magic! */ | |
1712 | I915_WRITE64(GEN6_BSD_RNCID, 0x0); | |
0206e353 | 1713 | |
12f55818 | 1714 | /* Wait for the ring not to be idle, i.e. for it to wake up. */ |
0206e353 | 1715 | if (wait_for((I915_READ(GEN6_BSD_SLEEP_PSMI_CONTROL) & |
12f55818 CW |
1716 | GEN6_BSD_SLEEP_INDICATOR) == 0, |
1717 | 50)) | |
1718 | DRM_ERROR("timed out waiting for the BSD ring to wake up\n"); | |
0206e353 | 1719 | |
12f55818 | 1720 | /* Now that the ring is fully powered up, update the tail */ |
0206e353 | 1721 | I915_WRITE_TAIL(ring, value); |
12f55818 CW |
1722 | POSTING_READ(RING_TAIL(ring->mmio_base)); |
1723 | ||
1724 | /* Let the ring send IDLE messages to the GT again, | |
1725 | * and so let it sleep to conserve power when idle. | |
1726 | */ | |
0206e353 | 1727 | I915_WRITE(GEN6_BSD_SLEEP_PSMI_CONTROL, |
12f55818 | 1728 | _MASKED_BIT_DISABLE(GEN6_BSD_SLEEP_MSG_DISABLE)); |
881f47b6 XH |
1729 | } |
1730 | ||
ea251324 BW |
1731 | static int gen6_bsd_ring_flush(struct intel_ring_buffer *ring, |
1732 | u32 invalidate, u32 flush) | |
881f47b6 | 1733 | { |
71a77e07 | 1734 | uint32_t cmd; |
b72f3acb CW |
1735 | int ret; |
1736 | ||
b72f3acb CW |
1737 | ret = intel_ring_begin(ring, 4); |
1738 | if (ret) | |
1739 | return ret; | |
1740 | ||
71a77e07 | 1741 | cmd = MI_FLUSH_DW; |
075b3bba BW |
1742 | if (INTEL_INFO(ring->dev)->gen >= 8) |
1743 | cmd += 1; | |
9a289771 JB |
1744 | /* |
1745 | * Bspec vol 1c.5 - video engine command streamer: | |
1746 | * "If ENABLED, all TLBs will be invalidated once the flush | |
1747 | * operation is complete. This bit is only valid when the | |
1748 | * Post-Sync Operation field is a value of 1h or 3h." | |
1749 | */ | |
71a77e07 | 1750 | if (invalidate & I915_GEM_GPU_DOMAINS) |
9a289771 JB |
1751 | cmd |= MI_INVALIDATE_TLB | MI_INVALIDATE_BSD | |
1752 | MI_FLUSH_DW_STORE_INDEX | MI_FLUSH_DW_OP_STOREDW; | |
71a77e07 | 1753 | intel_ring_emit(ring, cmd); |
9a289771 | 1754 | intel_ring_emit(ring, I915_GEM_HWS_SCRATCH_ADDR | MI_FLUSH_DW_USE_GTT); |
075b3bba BW |
1755 | if (INTEL_INFO(ring->dev)->gen >= 8) { |
1756 | intel_ring_emit(ring, 0); /* upper addr */ | |
1757 | intel_ring_emit(ring, 0); /* value */ | |
1758 | } else { | |
1759 | intel_ring_emit(ring, 0); | |
1760 | intel_ring_emit(ring, MI_NOOP); | |
1761 | } | |
b72f3acb CW |
1762 | intel_ring_advance(ring); |
1763 | return 0; | |
881f47b6 XH |
1764 | } |
1765 | ||
1c7a0623 BW |
1766 | static int |
1767 | gen8_ring_dispatch_execbuffer(struct intel_ring_buffer *ring, | |
1768 | u32 offset, u32 len, | |
1769 | unsigned flags) | |
1770 | { | |
28cf5415 BW |
1771 | struct drm_i915_private *dev_priv = ring->dev->dev_private; |
1772 | bool ppgtt = dev_priv->mm.aliasing_ppgtt != NULL && | |
1773 | !(flags & I915_DISPATCH_SECURE); | |
1c7a0623 BW |
1774 | int ret; |
1775 | ||
1776 | ret = intel_ring_begin(ring, 4); | |
1777 | if (ret) | |
1778 | return ret; | |
1779 | ||
1780 | /* FIXME(BDW): Address space and security selectors. */ | |
28cf5415 | 1781 | intel_ring_emit(ring, MI_BATCH_BUFFER_START_GEN8 | (ppgtt<<8)); |
1c7a0623 BW |
1782 | intel_ring_emit(ring, offset); |
1783 | intel_ring_emit(ring, 0); | |
1784 | intel_ring_emit(ring, MI_NOOP); | |
1785 | intel_ring_advance(ring); | |
1786 | ||
1787 | return 0; | |
1788 | } | |
1789 | ||
d7d4eedd CW |
1790 | static int |
1791 | hsw_ring_dispatch_execbuffer(struct intel_ring_buffer *ring, | |
1792 | u32 offset, u32 len, | |
1793 | unsigned flags) | |
1794 | { | |
1795 | int ret; | |
1796 | ||
1797 | ret = intel_ring_begin(ring, 2); | |
1798 | if (ret) | |
1799 | return ret; | |
1800 | ||
1801 | intel_ring_emit(ring, | |
1802 | MI_BATCH_BUFFER_START | MI_BATCH_PPGTT_HSW | | |
1803 | (flags & I915_DISPATCH_SECURE ? 0 : MI_BATCH_NON_SECURE_HSW)); | |
1804 | /* bit0-7 is the length on GEN6+ */ | |
1805 | intel_ring_emit(ring, offset); | |
1806 | intel_ring_advance(ring); | |
1807 | ||
1808 | return 0; | |
1809 | } | |
1810 | ||
881f47b6 | 1811 | static int |
78501eac | 1812 | gen6_ring_dispatch_execbuffer(struct intel_ring_buffer *ring, |
d7d4eedd CW |
1813 | u32 offset, u32 len, |
1814 | unsigned flags) | |
881f47b6 | 1815 | { |
0206e353 | 1816 | int ret; |
ab6f8e32 | 1817 | |
0206e353 AJ |
1818 | ret = intel_ring_begin(ring, 2); |
1819 | if (ret) | |
1820 | return ret; | |
e1f99ce6 | 1821 | |
d7d4eedd CW |
1822 | intel_ring_emit(ring, |
1823 | MI_BATCH_BUFFER_START | | |
1824 | (flags & I915_DISPATCH_SECURE ? 0 : MI_BATCH_NON_SECURE_I965)); | |
0206e353 AJ |
1825 | /* bit0-7 is the length on GEN6+ */ |
1826 | intel_ring_emit(ring, offset); | |
1827 | intel_ring_advance(ring); | |
ab6f8e32 | 1828 | |
0206e353 | 1829 | return 0; |
881f47b6 XH |
1830 | } |
1831 | ||
549f7365 CW |
1832 | /* Blitter support (SandyBridge+) */ |
1833 | ||
ea251324 BW |
1834 | static int gen6_ring_flush(struct intel_ring_buffer *ring, |
1835 | u32 invalidate, u32 flush) | |
8d19215b | 1836 | { |
fd3da6c9 | 1837 | struct drm_device *dev = ring->dev; |
71a77e07 | 1838 | uint32_t cmd; |
b72f3acb CW |
1839 | int ret; |
1840 | ||
6a233c78 | 1841 | ret = intel_ring_begin(ring, 4); |
b72f3acb CW |
1842 | if (ret) |
1843 | return ret; | |
1844 | ||
71a77e07 | 1845 | cmd = MI_FLUSH_DW; |
075b3bba BW |
1846 | if (INTEL_INFO(ring->dev)->gen >= 8) |
1847 | cmd += 1; | |
9a289771 JB |
1848 | /* |
1849 | * Bspec vol 1c.3 - blitter engine command streamer: | |
1850 | * "If ENABLED, all TLBs will be invalidated once the flush | |
1851 | * operation is complete. This bit is only valid when the | |
1852 | * Post-Sync Operation field is a value of 1h or 3h." | |
1853 | */ | |
71a77e07 | 1854 | if (invalidate & I915_GEM_DOMAIN_RENDER) |
9a289771 | 1855 | cmd |= MI_INVALIDATE_TLB | MI_FLUSH_DW_STORE_INDEX | |
b3fcabb1 | 1856 | MI_FLUSH_DW_OP_STOREDW; |
71a77e07 | 1857 | intel_ring_emit(ring, cmd); |
9a289771 | 1858 | intel_ring_emit(ring, I915_GEM_HWS_SCRATCH_ADDR | MI_FLUSH_DW_USE_GTT); |
075b3bba BW |
1859 | if (INTEL_INFO(ring->dev)->gen >= 8) { |
1860 | intel_ring_emit(ring, 0); /* upper addr */ | |
1861 | intel_ring_emit(ring, 0); /* value */ | |
1862 | } else { | |
1863 | intel_ring_emit(ring, 0); | |
1864 | intel_ring_emit(ring, MI_NOOP); | |
1865 | } | |
b72f3acb | 1866 | intel_ring_advance(ring); |
fd3da6c9 | 1867 | |
9688ecad | 1868 | if (IS_GEN7(dev) && !invalidate && flush) |
fd3da6c9 RV |
1869 | return gen7_ring_fbc_flush(ring, FBC_REND_CACHE_CLEAN); |
1870 | ||
b72f3acb | 1871 | return 0; |
8d19215b ZN |
1872 | } |
1873 | ||
5c1143bb XH |
1874 | int intel_init_render_ring_buffer(struct drm_device *dev) |
1875 | { | |
1876 | drm_i915_private_t *dev_priv = dev->dev_private; | |
1ec14ad3 | 1877 | struct intel_ring_buffer *ring = &dev_priv->ring[RCS]; |
5c1143bb | 1878 | |
59465b5f DV |
1879 | ring->name = "render ring"; |
1880 | ring->id = RCS; | |
1881 | ring->mmio_base = RENDER_RING_BASE; | |
1882 | ||
1ec14ad3 CW |
1883 | if (INTEL_INFO(dev)->gen >= 6) { |
1884 | ring->add_request = gen6_add_request; | |
4772eaeb | 1885 | ring->flush = gen7_render_ring_flush; |
6c6cf5aa | 1886 | if (INTEL_INFO(dev)->gen == 6) |
b3111509 | 1887 | ring->flush = gen6_render_ring_flush; |
abd58f01 | 1888 | if (INTEL_INFO(dev)->gen >= 8) { |
a5f3d68e | 1889 | ring->flush = gen8_render_ring_flush; |
abd58f01 BW |
1890 | ring->irq_get = gen8_ring_get_irq; |
1891 | ring->irq_put = gen8_ring_put_irq; | |
1892 | } else { | |
1893 | ring->irq_get = gen6_ring_get_irq; | |
1894 | ring->irq_put = gen6_ring_put_irq; | |
1895 | } | |
cc609d5d | 1896 | ring->irq_enable_mask = GT_RENDER_USER_INTERRUPT; |
4cd53c0c | 1897 | ring->get_seqno = gen6_ring_get_seqno; |
b70ec5bf | 1898 | ring->set_seqno = ring_set_seqno; |
686cb5f9 | 1899 | ring->sync_to = gen6_ring_sync; |
5586181f BW |
1900 | ring->semaphore_register[RCS] = MI_SEMAPHORE_SYNC_INVALID; |
1901 | ring->semaphore_register[VCS] = MI_SEMAPHORE_SYNC_RV; | |
1902 | ring->semaphore_register[BCS] = MI_SEMAPHORE_SYNC_RB; | |
1950de14 | 1903 | ring->semaphore_register[VECS] = MI_SEMAPHORE_SYNC_RVE; |
ad776f8b BW |
1904 | ring->signal_mbox[RCS] = GEN6_NOSYNC; |
1905 | ring->signal_mbox[VCS] = GEN6_VRSYNC; | |
1906 | ring->signal_mbox[BCS] = GEN6_BRSYNC; | |
1950de14 | 1907 | ring->signal_mbox[VECS] = GEN6_VERSYNC; |
c6df541c CW |
1908 | } else if (IS_GEN5(dev)) { |
1909 | ring->add_request = pc_render_add_request; | |
46f0f8d1 | 1910 | ring->flush = gen4_render_ring_flush; |
c6df541c | 1911 | ring->get_seqno = pc_render_get_seqno; |
b70ec5bf | 1912 | ring->set_seqno = pc_render_set_seqno; |
e48d8634 DV |
1913 | ring->irq_get = gen5_ring_get_irq; |
1914 | ring->irq_put = gen5_ring_put_irq; | |
cc609d5d BW |
1915 | ring->irq_enable_mask = GT_RENDER_USER_INTERRUPT | |
1916 | GT_RENDER_PIPECTL_NOTIFY_INTERRUPT; | |
59465b5f | 1917 | } else { |
8620a3a9 | 1918 | ring->add_request = i9xx_add_request; |
46f0f8d1 CW |
1919 | if (INTEL_INFO(dev)->gen < 4) |
1920 | ring->flush = gen2_render_ring_flush; | |
1921 | else | |
1922 | ring->flush = gen4_render_ring_flush; | |
59465b5f | 1923 | ring->get_seqno = ring_get_seqno; |
b70ec5bf | 1924 | ring->set_seqno = ring_set_seqno; |
c2798b19 CW |
1925 | if (IS_GEN2(dev)) { |
1926 | ring->irq_get = i8xx_ring_get_irq; | |
1927 | ring->irq_put = i8xx_ring_put_irq; | |
1928 | } else { | |
1929 | ring->irq_get = i9xx_ring_get_irq; | |
1930 | ring->irq_put = i9xx_ring_put_irq; | |
1931 | } | |
e3670319 | 1932 | ring->irq_enable_mask = I915_USER_INTERRUPT; |
1ec14ad3 | 1933 | } |
59465b5f | 1934 | ring->write_tail = ring_write_tail; |
d7d4eedd CW |
1935 | if (IS_HASWELL(dev)) |
1936 | ring->dispatch_execbuffer = hsw_ring_dispatch_execbuffer; | |
1c7a0623 BW |
1937 | else if (IS_GEN8(dev)) |
1938 | ring->dispatch_execbuffer = gen8_ring_dispatch_execbuffer; | |
d7d4eedd | 1939 | else if (INTEL_INFO(dev)->gen >= 6) |
fb3256da DV |
1940 | ring->dispatch_execbuffer = gen6_ring_dispatch_execbuffer; |
1941 | else if (INTEL_INFO(dev)->gen >= 4) | |
1942 | ring->dispatch_execbuffer = i965_dispatch_execbuffer; | |
1943 | else if (IS_I830(dev) || IS_845G(dev)) | |
1944 | ring->dispatch_execbuffer = i830_dispatch_execbuffer; | |
1945 | else | |
1946 | ring->dispatch_execbuffer = i915_dispatch_execbuffer; | |
59465b5f DV |
1947 | ring->init = init_render_ring; |
1948 | ring->cleanup = render_ring_cleanup; | |
1949 | ||
b45305fc DV |
1950 | /* Workaround batchbuffer to combat CS tlb bug. */ |
1951 | if (HAS_BROKEN_CS_TLB(dev)) { | |
1952 | struct drm_i915_gem_object *obj; | |
1953 | int ret; | |
1954 | ||
1955 | obj = i915_gem_alloc_object(dev, I830_BATCH_LIMIT); | |
1956 | if (obj == NULL) { | |
1957 | DRM_ERROR("Failed to allocate batch bo\n"); | |
1958 | return -ENOMEM; | |
1959 | } | |
1960 | ||
be1fa129 | 1961 | ret = i915_gem_obj_ggtt_pin(obj, 0, 0); |
b45305fc DV |
1962 | if (ret != 0) { |
1963 | drm_gem_object_unreference(&obj->base); | |
1964 | DRM_ERROR("Failed to ping batch bo\n"); | |
1965 | return ret; | |
1966 | } | |
1967 | ||
0d1aacac CW |
1968 | ring->scratch.obj = obj; |
1969 | ring->scratch.gtt_offset = i915_gem_obj_ggtt_offset(obj); | |
b45305fc DV |
1970 | } |
1971 | ||
1ec14ad3 | 1972 | return intel_init_ring_buffer(dev, ring); |
5c1143bb XH |
1973 | } |
1974 | ||
e8616b6c CW |
1975 | int intel_render_ring_init_dri(struct drm_device *dev, u64 start, u32 size) |
1976 | { | |
1977 | drm_i915_private_t *dev_priv = dev->dev_private; | |
1978 | struct intel_ring_buffer *ring = &dev_priv->ring[RCS]; | |
6b8294a4 | 1979 | int ret; |
e8616b6c | 1980 | |
59465b5f DV |
1981 | ring->name = "render ring"; |
1982 | ring->id = RCS; | |
1983 | ring->mmio_base = RENDER_RING_BASE; | |
1984 | ||
e8616b6c | 1985 | if (INTEL_INFO(dev)->gen >= 6) { |
b4178f8a DV |
1986 | /* non-kms not supported on gen6+ */ |
1987 | return -ENODEV; | |
e8616b6c | 1988 | } |
28f0cbf7 DV |
1989 | |
1990 | /* Note: gem is not supported on gen5/ilk without kms (the corresponding | |
1991 | * gem_init ioctl returns with -ENODEV). Hence we do not need to set up | |
1992 | * the special gen5 functions. */ | |
1993 | ring->add_request = i9xx_add_request; | |
46f0f8d1 CW |
1994 | if (INTEL_INFO(dev)->gen < 4) |
1995 | ring->flush = gen2_render_ring_flush; | |
1996 | else | |
1997 | ring->flush = gen4_render_ring_flush; | |
28f0cbf7 | 1998 | ring->get_seqno = ring_get_seqno; |
b70ec5bf | 1999 | ring->set_seqno = ring_set_seqno; |
c2798b19 CW |
2000 | if (IS_GEN2(dev)) { |
2001 | ring->irq_get = i8xx_ring_get_irq; | |
2002 | ring->irq_put = i8xx_ring_put_irq; | |
2003 | } else { | |
2004 | ring->irq_get = i9xx_ring_get_irq; | |
2005 | ring->irq_put = i9xx_ring_put_irq; | |
2006 | } | |
28f0cbf7 | 2007 | ring->irq_enable_mask = I915_USER_INTERRUPT; |
59465b5f | 2008 | ring->write_tail = ring_write_tail; |
fb3256da DV |
2009 | if (INTEL_INFO(dev)->gen >= 4) |
2010 | ring->dispatch_execbuffer = i965_dispatch_execbuffer; | |
2011 | else if (IS_I830(dev) || IS_845G(dev)) | |
2012 | ring->dispatch_execbuffer = i830_dispatch_execbuffer; | |
2013 | else | |
2014 | ring->dispatch_execbuffer = i915_dispatch_execbuffer; | |
59465b5f DV |
2015 | ring->init = init_render_ring; |
2016 | ring->cleanup = render_ring_cleanup; | |
e8616b6c CW |
2017 | |
2018 | ring->dev = dev; | |
2019 | INIT_LIST_HEAD(&ring->active_list); | |
2020 | INIT_LIST_HEAD(&ring->request_list); | |
e8616b6c CW |
2021 | |
2022 | ring->size = size; | |
2023 | ring->effective_size = ring->size; | |
17f10fdc | 2024 | if (IS_I830(ring->dev) || IS_845G(ring->dev)) |
e8616b6c CW |
2025 | ring->effective_size -= 128; |
2026 | ||
4225d0f2 DV |
2027 | ring->virtual_start = ioremap_wc(start, size); |
2028 | if (ring->virtual_start == NULL) { | |
e8616b6c CW |
2029 | DRM_ERROR("can not ioremap virtual address for" |
2030 | " ring buffer\n"); | |
2031 | return -ENOMEM; | |
2032 | } | |
2033 | ||
6b8294a4 | 2034 | if (!I915_NEED_GFX_HWS(dev)) { |
035dc1e0 | 2035 | ret = init_phys_status_page(ring); |
6b8294a4 CW |
2036 | if (ret) |
2037 | return ret; | |
2038 | } | |
2039 | ||
e8616b6c CW |
2040 | return 0; |
2041 | } | |
2042 | ||
5c1143bb XH |
2043 | int intel_init_bsd_ring_buffer(struct drm_device *dev) |
2044 | { | |
2045 | drm_i915_private_t *dev_priv = dev->dev_private; | |
1ec14ad3 | 2046 | struct intel_ring_buffer *ring = &dev_priv->ring[VCS]; |
5c1143bb | 2047 | |
58fa3835 DV |
2048 | ring->name = "bsd ring"; |
2049 | ring->id = VCS; | |
2050 | ||
0fd2c201 | 2051 | ring->write_tail = ring_write_tail; |
780f18c8 | 2052 | if (INTEL_INFO(dev)->gen >= 6) { |
58fa3835 | 2053 | ring->mmio_base = GEN6_BSD_RING_BASE; |
0fd2c201 DV |
2054 | /* gen6 bsd needs a special wa for tail updates */ |
2055 | if (IS_GEN6(dev)) | |
2056 | ring->write_tail = gen6_bsd_ring_write_tail; | |
ea251324 | 2057 | ring->flush = gen6_bsd_ring_flush; |
58fa3835 DV |
2058 | ring->add_request = gen6_add_request; |
2059 | ring->get_seqno = gen6_ring_get_seqno; | |
b70ec5bf | 2060 | ring->set_seqno = ring_set_seqno; |
abd58f01 BW |
2061 | if (INTEL_INFO(dev)->gen >= 8) { |
2062 | ring->irq_enable_mask = | |
2063 | GT_RENDER_USER_INTERRUPT << GEN8_VCS1_IRQ_SHIFT; | |
2064 | ring->irq_get = gen8_ring_get_irq; | |
2065 | ring->irq_put = gen8_ring_put_irq; | |
1c7a0623 BW |
2066 | ring->dispatch_execbuffer = |
2067 | gen8_ring_dispatch_execbuffer; | |
abd58f01 BW |
2068 | } else { |
2069 | ring->irq_enable_mask = GT_BSD_USER_INTERRUPT; | |
2070 | ring->irq_get = gen6_ring_get_irq; | |
2071 | ring->irq_put = gen6_ring_put_irq; | |
1c7a0623 BW |
2072 | ring->dispatch_execbuffer = |
2073 | gen6_ring_dispatch_execbuffer; | |
abd58f01 | 2074 | } |
686cb5f9 | 2075 | ring->sync_to = gen6_ring_sync; |
5586181f BW |
2076 | ring->semaphore_register[RCS] = MI_SEMAPHORE_SYNC_VR; |
2077 | ring->semaphore_register[VCS] = MI_SEMAPHORE_SYNC_INVALID; | |
2078 | ring->semaphore_register[BCS] = MI_SEMAPHORE_SYNC_VB; | |
1950de14 | 2079 | ring->semaphore_register[VECS] = MI_SEMAPHORE_SYNC_VVE; |
ad776f8b BW |
2080 | ring->signal_mbox[RCS] = GEN6_RVSYNC; |
2081 | ring->signal_mbox[VCS] = GEN6_NOSYNC; | |
2082 | ring->signal_mbox[BCS] = GEN6_BVSYNC; | |
1950de14 | 2083 | ring->signal_mbox[VECS] = GEN6_VEVSYNC; |
58fa3835 DV |
2084 | } else { |
2085 | ring->mmio_base = BSD_RING_BASE; | |
58fa3835 | 2086 | ring->flush = bsd_ring_flush; |
8620a3a9 | 2087 | ring->add_request = i9xx_add_request; |
58fa3835 | 2088 | ring->get_seqno = ring_get_seqno; |
b70ec5bf | 2089 | ring->set_seqno = ring_set_seqno; |
e48d8634 | 2090 | if (IS_GEN5(dev)) { |
cc609d5d | 2091 | ring->irq_enable_mask = ILK_BSD_USER_INTERRUPT; |
e48d8634 DV |
2092 | ring->irq_get = gen5_ring_get_irq; |
2093 | ring->irq_put = gen5_ring_put_irq; | |
2094 | } else { | |
e3670319 | 2095 | ring->irq_enable_mask = I915_BSD_USER_INTERRUPT; |
e48d8634 DV |
2096 | ring->irq_get = i9xx_ring_get_irq; |
2097 | ring->irq_put = i9xx_ring_put_irq; | |
2098 | } | |
fb3256da | 2099 | ring->dispatch_execbuffer = i965_dispatch_execbuffer; |
58fa3835 DV |
2100 | } |
2101 | ring->init = init_ring_common; | |
2102 | ||
1ec14ad3 | 2103 | return intel_init_ring_buffer(dev, ring); |
5c1143bb | 2104 | } |
549f7365 CW |
2105 | |
2106 | int intel_init_blt_ring_buffer(struct drm_device *dev) | |
2107 | { | |
2108 | drm_i915_private_t *dev_priv = dev->dev_private; | |
1ec14ad3 | 2109 | struct intel_ring_buffer *ring = &dev_priv->ring[BCS]; |
549f7365 | 2110 | |
3535d9dd DV |
2111 | ring->name = "blitter ring"; |
2112 | ring->id = BCS; | |
2113 | ||
2114 | ring->mmio_base = BLT_RING_BASE; | |
2115 | ring->write_tail = ring_write_tail; | |
ea251324 | 2116 | ring->flush = gen6_ring_flush; |
3535d9dd DV |
2117 | ring->add_request = gen6_add_request; |
2118 | ring->get_seqno = gen6_ring_get_seqno; | |
b70ec5bf | 2119 | ring->set_seqno = ring_set_seqno; |
abd58f01 BW |
2120 | if (INTEL_INFO(dev)->gen >= 8) { |
2121 | ring->irq_enable_mask = | |
2122 | GT_RENDER_USER_INTERRUPT << GEN8_BCS_IRQ_SHIFT; | |
2123 | ring->irq_get = gen8_ring_get_irq; | |
2124 | ring->irq_put = gen8_ring_put_irq; | |
1c7a0623 | 2125 | ring->dispatch_execbuffer = gen8_ring_dispatch_execbuffer; |
abd58f01 BW |
2126 | } else { |
2127 | ring->irq_enable_mask = GT_BLT_USER_INTERRUPT; | |
2128 | ring->irq_get = gen6_ring_get_irq; | |
2129 | ring->irq_put = gen6_ring_put_irq; | |
1c7a0623 | 2130 | ring->dispatch_execbuffer = gen6_ring_dispatch_execbuffer; |
abd58f01 | 2131 | } |
686cb5f9 | 2132 | ring->sync_to = gen6_ring_sync; |
5586181f BW |
2133 | ring->semaphore_register[RCS] = MI_SEMAPHORE_SYNC_BR; |
2134 | ring->semaphore_register[VCS] = MI_SEMAPHORE_SYNC_BV; | |
2135 | ring->semaphore_register[BCS] = MI_SEMAPHORE_SYNC_INVALID; | |
1950de14 | 2136 | ring->semaphore_register[VECS] = MI_SEMAPHORE_SYNC_BVE; |
ad776f8b BW |
2137 | ring->signal_mbox[RCS] = GEN6_RBSYNC; |
2138 | ring->signal_mbox[VCS] = GEN6_VBSYNC; | |
2139 | ring->signal_mbox[BCS] = GEN6_NOSYNC; | |
1950de14 | 2140 | ring->signal_mbox[VECS] = GEN6_VEBSYNC; |
3535d9dd | 2141 | ring->init = init_ring_common; |
549f7365 | 2142 | |
1ec14ad3 | 2143 | return intel_init_ring_buffer(dev, ring); |
549f7365 | 2144 | } |
a7b9761d | 2145 | |
9a8a2213 BW |
2146 | int intel_init_vebox_ring_buffer(struct drm_device *dev) |
2147 | { | |
2148 | drm_i915_private_t *dev_priv = dev->dev_private; | |
2149 | struct intel_ring_buffer *ring = &dev_priv->ring[VECS]; | |
2150 | ||
2151 | ring->name = "video enhancement ring"; | |
2152 | ring->id = VECS; | |
2153 | ||
2154 | ring->mmio_base = VEBOX_RING_BASE; | |
2155 | ring->write_tail = ring_write_tail; | |
2156 | ring->flush = gen6_ring_flush; | |
2157 | ring->add_request = gen6_add_request; | |
2158 | ring->get_seqno = gen6_ring_get_seqno; | |
2159 | ring->set_seqno = ring_set_seqno; | |
abd58f01 BW |
2160 | |
2161 | if (INTEL_INFO(dev)->gen >= 8) { | |
2162 | ring->irq_enable_mask = | |
40c499f9 | 2163 | GT_RENDER_USER_INTERRUPT << GEN8_VECS_IRQ_SHIFT; |
abd58f01 BW |
2164 | ring->irq_get = gen8_ring_get_irq; |
2165 | ring->irq_put = gen8_ring_put_irq; | |
1c7a0623 | 2166 | ring->dispatch_execbuffer = gen8_ring_dispatch_execbuffer; |
abd58f01 BW |
2167 | } else { |
2168 | ring->irq_enable_mask = PM_VEBOX_USER_INTERRUPT; | |
2169 | ring->irq_get = hsw_vebox_get_irq; | |
2170 | ring->irq_put = hsw_vebox_put_irq; | |
1c7a0623 | 2171 | ring->dispatch_execbuffer = gen6_ring_dispatch_execbuffer; |
abd58f01 | 2172 | } |
9a8a2213 BW |
2173 | ring->sync_to = gen6_ring_sync; |
2174 | ring->semaphore_register[RCS] = MI_SEMAPHORE_SYNC_VER; | |
2175 | ring->semaphore_register[VCS] = MI_SEMAPHORE_SYNC_VEV; | |
2176 | ring->semaphore_register[BCS] = MI_SEMAPHORE_SYNC_VEB; | |
2177 | ring->semaphore_register[VECS] = MI_SEMAPHORE_SYNC_INVALID; | |
2178 | ring->signal_mbox[RCS] = GEN6_RVESYNC; | |
2179 | ring->signal_mbox[VCS] = GEN6_VVESYNC; | |
2180 | ring->signal_mbox[BCS] = GEN6_BVESYNC; | |
2181 | ring->signal_mbox[VECS] = GEN6_NOSYNC; | |
2182 | ring->init = init_ring_common; | |
2183 | ||
2184 | return intel_init_ring_buffer(dev, ring); | |
2185 | } | |
2186 | ||
a7b9761d CW |
2187 | int |
2188 | intel_ring_flush_all_caches(struct intel_ring_buffer *ring) | |
2189 | { | |
2190 | int ret; | |
2191 | ||
2192 | if (!ring->gpu_caches_dirty) | |
2193 | return 0; | |
2194 | ||
2195 | ret = ring->flush(ring, 0, I915_GEM_GPU_DOMAINS); | |
2196 | if (ret) | |
2197 | return ret; | |
2198 | ||
2199 | trace_i915_gem_ring_flush(ring, 0, I915_GEM_GPU_DOMAINS); | |
2200 | ||
2201 | ring->gpu_caches_dirty = false; | |
2202 | return 0; | |
2203 | } | |
2204 | ||
2205 | int | |
2206 | intel_ring_invalidate_all_caches(struct intel_ring_buffer *ring) | |
2207 | { | |
2208 | uint32_t flush_domains; | |
2209 | int ret; | |
2210 | ||
2211 | flush_domains = 0; | |
2212 | if (ring->gpu_caches_dirty) | |
2213 | flush_domains = I915_GEM_GPU_DOMAINS; | |
2214 | ||
2215 | ret = ring->flush(ring, I915_GEM_GPU_DOMAINS, flush_domains); | |
2216 | if (ret) | |
2217 | return ret; | |
2218 | ||
2219 | trace_i915_gem_ring_flush(ring, I915_GEM_GPU_DOMAINS, flush_domains); | |
2220 | ||
2221 | ring->gpu_caches_dirty = false; | |
2222 | return 0; | |
2223 | } |