Commit | Line | Data |
---|---|---|
7ff89ca2 VS |
1 | /* |
2 | * Copyright © 2006-2017 Intel Corporation | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice (including the next | |
12 | * paragraph) shall be included in all copies or substantial portions of the | |
13 | * Software. | |
14 | * | |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
18 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
19 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
20 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER | |
21 | * DEALINGS IN THE SOFTWARE. | |
22 | */ | |
23 | ||
24 | #include "intel_drv.h" | |
25 | ||
26 | /** | |
27 | * DOC: CDCLK / RAWCLK | |
28 | * | |
29 | * The display engine uses several different clocks to do its work. There | |
30 | * are two main clocks involved that aren't directly related to the actual | |
31 | * pixel clock or any symbol/bit clock of the actual output port. These | |
32 | * are the core display clock (CDCLK) and RAWCLK. | |
33 | * | |
34 | * CDCLK clocks most of the display pipe logic, and thus its frequency | |
35 | * must be high enough to support the rate at which pixels are flowing | |
36 | * through the pipes. Downscaling must also be accounted as that increases | |
37 | * the effective pixel rate. | |
38 | * | |
39 | * On several platforms the CDCLK frequency can be changed dynamically | |
40 | * to minimize power consumption for a given display configuration. | |
41 | * Typically changes to the CDCLK frequency require all the display pipes | |
42 | * to be shut down while the frequency is being changed. | |
43 | * | |
44 | * On SKL+ the DMC will toggle the CDCLK off/on during DC5/6 entry/exit. | |
45 | * DMC will not change the active CDCLK frequency however, so that part | |
46 | * will still be performed by the driver directly. | |
47 | * | |
48 | * RAWCLK is a fixed frequency clock, often used by various auxiliary | |
49 | * blocks such as AUX CH or backlight PWM. Hence the only thing we | |
50 | * really need to know about RAWCLK is its frequency so that various | |
51 | * dividers can be programmed correctly. | |
52 | */ | |
53 | ||
49cd97a3 VS |
54 | static void fixed_133mhz_get_cdclk(struct drm_i915_private *dev_priv, |
55 | struct intel_cdclk_state *cdclk_state) | |
7ff89ca2 | 56 | { |
49cd97a3 | 57 | cdclk_state->cdclk = 133333; |
7ff89ca2 VS |
58 | } |
59 | ||
49cd97a3 VS |
60 | static void fixed_200mhz_get_cdclk(struct drm_i915_private *dev_priv, |
61 | struct intel_cdclk_state *cdclk_state) | |
7ff89ca2 | 62 | { |
49cd97a3 | 63 | cdclk_state->cdclk = 200000; |
7ff89ca2 VS |
64 | } |
65 | ||
49cd97a3 VS |
66 | static void fixed_266mhz_get_cdclk(struct drm_i915_private *dev_priv, |
67 | struct intel_cdclk_state *cdclk_state) | |
7ff89ca2 | 68 | { |
49cd97a3 | 69 | cdclk_state->cdclk = 266667; |
7ff89ca2 VS |
70 | } |
71 | ||
49cd97a3 VS |
72 | static void fixed_333mhz_get_cdclk(struct drm_i915_private *dev_priv, |
73 | struct intel_cdclk_state *cdclk_state) | |
7ff89ca2 | 74 | { |
49cd97a3 | 75 | cdclk_state->cdclk = 333333; |
7ff89ca2 VS |
76 | } |
77 | ||
49cd97a3 VS |
78 | static void fixed_400mhz_get_cdclk(struct drm_i915_private *dev_priv, |
79 | struct intel_cdclk_state *cdclk_state) | |
7ff89ca2 | 80 | { |
49cd97a3 | 81 | cdclk_state->cdclk = 400000; |
7ff89ca2 VS |
82 | } |
83 | ||
49cd97a3 VS |
84 | static void fixed_450mhz_get_cdclk(struct drm_i915_private *dev_priv, |
85 | struct intel_cdclk_state *cdclk_state) | |
7ff89ca2 | 86 | { |
49cd97a3 | 87 | cdclk_state->cdclk = 450000; |
7ff89ca2 VS |
88 | } |
89 | ||
49cd97a3 VS |
90 | static void i85x_get_cdclk(struct drm_i915_private *dev_priv, |
91 | struct intel_cdclk_state *cdclk_state) | |
7ff89ca2 VS |
92 | { |
93 | struct pci_dev *pdev = dev_priv->drm.pdev; | |
94 | u16 hpllcc = 0; | |
95 | ||
96 | /* | |
97 | * 852GM/852GMV only supports 133 MHz and the HPLLCC | |
98 | * encoding is different :( | |
99 | * FIXME is this the right way to detect 852GM/852GMV? | |
100 | */ | |
49cd97a3 VS |
101 | if (pdev->revision == 0x1) { |
102 | cdclk_state->cdclk = 133333; | |
103 | return; | |
104 | } | |
7ff89ca2 VS |
105 | |
106 | pci_bus_read_config_word(pdev->bus, | |
107 | PCI_DEVFN(0, 3), HPLLCC, &hpllcc); | |
108 | ||
109 | /* Assume that the hardware is in the high speed state. This | |
110 | * should be the default. | |
111 | */ | |
112 | switch (hpllcc & GC_CLOCK_CONTROL_MASK) { | |
113 | case GC_CLOCK_133_200: | |
114 | case GC_CLOCK_133_200_2: | |
115 | case GC_CLOCK_100_200: | |
49cd97a3 VS |
116 | cdclk_state->cdclk = 200000; |
117 | break; | |
7ff89ca2 | 118 | case GC_CLOCK_166_250: |
49cd97a3 VS |
119 | cdclk_state->cdclk = 250000; |
120 | break; | |
7ff89ca2 | 121 | case GC_CLOCK_100_133: |
49cd97a3 VS |
122 | cdclk_state->cdclk = 133333; |
123 | break; | |
7ff89ca2 VS |
124 | case GC_CLOCK_133_266: |
125 | case GC_CLOCK_133_266_2: | |
126 | case GC_CLOCK_166_266: | |
49cd97a3 VS |
127 | cdclk_state->cdclk = 266667; |
128 | break; | |
7ff89ca2 | 129 | } |
7ff89ca2 VS |
130 | } |
131 | ||
49cd97a3 VS |
132 | static void i915gm_get_cdclk(struct drm_i915_private *dev_priv, |
133 | struct intel_cdclk_state *cdclk_state) | |
7ff89ca2 VS |
134 | { |
135 | struct pci_dev *pdev = dev_priv->drm.pdev; | |
136 | u16 gcfgc = 0; | |
137 | ||
138 | pci_read_config_word(pdev, GCFGC, &gcfgc); | |
139 | ||
49cd97a3 VS |
140 | if (gcfgc & GC_LOW_FREQUENCY_ENABLE) { |
141 | cdclk_state->cdclk = 133333; | |
142 | return; | |
143 | } | |
7ff89ca2 VS |
144 | |
145 | switch (gcfgc & GC_DISPLAY_CLOCK_MASK) { | |
146 | case GC_DISPLAY_CLOCK_333_320_MHZ: | |
49cd97a3 VS |
147 | cdclk_state->cdclk = 333333; |
148 | break; | |
7ff89ca2 VS |
149 | default: |
150 | case GC_DISPLAY_CLOCK_190_200_MHZ: | |
49cd97a3 VS |
151 | cdclk_state->cdclk = 190000; |
152 | break; | |
7ff89ca2 VS |
153 | } |
154 | } | |
155 | ||
49cd97a3 VS |
156 | static void i945gm_get_cdclk(struct drm_i915_private *dev_priv, |
157 | struct intel_cdclk_state *cdclk_state) | |
7ff89ca2 VS |
158 | { |
159 | struct pci_dev *pdev = dev_priv->drm.pdev; | |
160 | u16 gcfgc = 0; | |
161 | ||
162 | pci_read_config_word(pdev, GCFGC, &gcfgc); | |
163 | ||
49cd97a3 VS |
164 | if (gcfgc & GC_LOW_FREQUENCY_ENABLE) { |
165 | cdclk_state->cdclk = 133333; | |
166 | return; | |
167 | } | |
7ff89ca2 VS |
168 | |
169 | switch (gcfgc & GC_DISPLAY_CLOCK_MASK) { | |
170 | case GC_DISPLAY_CLOCK_333_320_MHZ: | |
49cd97a3 VS |
171 | cdclk_state->cdclk = 320000; |
172 | break; | |
7ff89ca2 VS |
173 | default: |
174 | case GC_DISPLAY_CLOCK_190_200_MHZ: | |
49cd97a3 VS |
175 | cdclk_state->cdclk = 200000; |
176 | break; | |
7ff89ca2 VS |
177 | } |
178 | } | |
179 | ||
180 | static unsigned int intel_hpll_vco(struct drm_i915_private *dev_priv) | |
181 | { | |
182 | static const unsigned int blb_vco[8] = { | |
183 | [0] = 3200000, | |
184 | [1] = 4000000, | |
185 | [2] = 5333333, | |
186 | [3] = 4800000, | |
187 | [4] = 6400000, | |
188 | }; | |
189 | static const unsigned int pnv_vco[8] = { | |
190 | [0] = 3200000, | |
191 | [1] = 4000000, | |
192 | [2] = 5333333, | |
193 | [3] = 4800000, | |
194 | [4] = 2666667, | |
195 | }; | |
196 | static const unsigned int cl_vco[8] = { | |
197 | [0] = 3200000, | |
198 | [1] = 4000000, | |
199 | [2] = 5333333, | |
200 | [3] = 6400000, | |
201 | [4] = 3333333, | |
202 | [5] = 3566667, | |
203 | [6] = 4266667, | |
204 | }; | |
205 | static const unsigned int elk_vco[8] = { | |
206 | [0] = 3200000, | |
207 | [1] = 4000000, | |
208 | [2] = 5333333, | |
209 | [3] = 4800000, | |
210 | }; | |
211 | static const unsigned int ctg_vco[8] = { | |
212 | [0] = 3200000, | |
213 | [1] = 4000000, | |
214 | [2] = 5333333, | |
215 | [3] = 6400000, | |
216 | [4] = 2666667, | |
217 | [5] = 4266667, | |
218 | }; | |
219 | const unsigned int *vco_table; | |
220 | unsigned int vco; | |
221 | uint8_t tmp = 0; | |
222 | ||
223 | /* FIXME other chipsets? */ | |
224 | if (IS_GM45(dev_priv)) | |
225 | vco_table = ctg_vco; | |
226 | else if (IS_G4X(dev_priv)) | |
227 | vco_table = elk_vco; | |
228 | else if (IS_I965GM(dev_priv)) | |
229 | vco_table = cl_vco; | |
230 | else if (IS_PINEVIEW(dev_priv)) | |
231 | vco_table = pnv_vco; | |
232 | else if (IS_G33(dev_priv)) | |
233 | vco_table = blb_vco; | |
234 | else | |
235 | return 0; | |
236 | ||
237 | tmp = I915_READ(IS_MOBILE(dev_priv) ? HPLLVCO_MOBILE : HPLLVCO); | |
238 | ||
239 | vco = vco_table[tmp & 0x7]; | |
240 | if (vco == 0) | |
241 | DRM_ERROR("Bad HPLL VCO (HPLLVCO=0x%02x)\n", tmp); | |
242 | else | |
243 | DRM_DEBUG_KMS("HPLL VCO %u kHz\n", vco); | |
244 | ||
245 | return vco; | |
246 | } | |
247 | ||
49cd97a3 VS |
248 | static void g33_get_cdclk(struct drm_i915_private *dev_priv, |
249 | struct intel_cdclk_state *cdclk_state) | |
7ff89ca2 VS |
250 | { |
251 | struct pci_dev *pdev = dev_priv->drm.pdev; | |
252 | static const uint8_t div_3200[] = { 12, 10, 8, 7, 5, 16 }; | |
253 | static const uint8_t div_4000[] = { 14, 12, 10, 8, 6, 20 }; | |
254 | static const uint8_t div_4800[] = { 20, 14, 12, 10, 8, 24 }; | |
255 | static const uint8_t div_5333[] = { 20, 16, 12, 12, 8, 28 }; | |
256 | const uint8_t *div_table; | |
49cd97a3 | 257 | unsigned int cdclk_sel; |
7ff89ca2 VS |
258 | uint16_t tmp = 0; |
259 | ||
49cd97a3 VS |
260 | cdclk_state->vco = intel_hpll_vco(dev_priv); |
261 | ||
7ff89ca2 VS |
262 | pci_read_config_word(pdev, GCFGC, &tmp); |
263 | ||
264 | cdclk_sel = (tmp >> 4) & 0x7; | |
265 | ||
266 | if (cdclk_sel >= ARRAY_SIZE(div_3200)) | |
267 | goto fail; | |
268 | ||
49cd97a3 | 269 | switch (cdclk_state->vco) { |
7ff89ca2 VS |
270 | case 3200000: |
271 | div_table = div_3200; | |
272 | break; | |
273 | case 4000000: | |
274 | div_table = div_4000; | |
275 | break; | |
276 | case 4800000: | |
277 | div_table = div_4800; | |
278 | break; | |
279 | case 5333333: | |
280 | div_table = div_5333; | |
281 | break; | |
282 | default: | |
283 | goto fail; | |
284 | } | |
285 | ||
49cd97a3 VS |
286 | cdclk_state->cdclk = DIV_ROUND_CLOSEST(cdclk_state->vco, |
287 | div_table[cdclk_sel]); | |
288 | return; | |
7ff89ca2 VS |
289 | |
290 | fail: | |
291 | DRM_ERROR("Unable to determine CDCLK. HPLL VCO=%u kHz, CFGC=0x%08x\n", | |
49cd97a3 VS |
292 | cdclk_state->vco, tmp); |
293 | cdclk_state->cdclk = 190476; | |
7ff89ca2 VS |
294 | } |
295 | ||
49cd97a3 VS |
296 | static void pnv_get_cdclk(struct drm_i915_private *dev_priv, |
297 | struct intel_cdclk_state *cdclk_state) | |
7ff89ca2 VS |
298 | { |
299 | struct pci_dev *pdev = dev_priv->drm.pdev; | |
300 | u16 gcfgc = 0; | |
301 | ||
302 | pci_read_config_word(pdev, GCFGC, &gcfgc); | |
303 | ||
304 | switch (gcfgc & GC_DISPLAY_CLOCK_MASK) { | |
305 | case GC_DISPLAY_CLOCK_267_MHZ_PNV: | |
49cd97a3 VS |
306 | cdclk_state->cdclk = 266667; |
307 | break; | |
7ff89ca2 | 308 | case GC_DISPLAY_CLOCK_333_MHZ_PNV: |
49cd97a3 VS |
309 | cdclk_state->cdclk = 333333; |
310 | break; | |
7ff89ca2 | 311 | case GC_DISPLAY_CLOCK_444_MHZ_PNV: |
49cd97a3 VS |
312 | cdclk_state->cdclk = 444444; |
313 | break; | |
7ff89ca2 | 314 | case GC_DISPLAY_CLOCK_200_MHZ_PNV: |
49cd97a3 VS |
315 | cdclk_state->cdclk = 200000; |
316 | break; | |
7ff89ca2 VS |
317 | default: |
318 | DRM_ERROR("Unknown pnv display core clock 0x%04x\n", gcfgc); | |
319 | case GC_DISPLAY_CLOCK_133_MHZ_PNV: | |
49cd97a3 VS |
320 | cdclk_state->cdclk = 133333; |
321 | break; | |
7ff89ca2 | 322 | case GC_DISPLAY_CLOCK_167_MHZ_PNV: |
49cd97a3 VS |
323 | cdclk_state->cdclk = 166667; |
324 | break; | |
7ff89ca2 VS |
325 | } |
326 | } | |
327 | ||
49cd97a3 VS |
328 | static void i965gm_get_cdclk(struct drm_i915_private *dev_priv, |
329 | struct intel_cdclk_state *cdclk_state) | |
7ff89ca2 VS |
330 | { |
331 | struct pci_dev *pdev = dev_priv->drm.pdev; | |
332 | static const uint8_t div_3200[] = { 16, 10, 8 }; | |
333 | static const uint8_t div_4000[] = { 20, 12, 10 }; | |
334 | static const uint8_t div_5333[] = { 24, 16, 14 }; | |
335 | const uint8_t *div_table; | |
49cd97a3 | 336 | unsigned int cdclk_sel; |
7ff89ca2 VS |
337 | uint16_t tmp = 0; |
338 | ||
49cd97a3 VS |
339 | cdclk_state->vco = intel_hpll_vco(dev_priv); |
340 | ||
7ff89ca2 VS |
341 | pci_read_config_word(pdev, GCFGC, &tmp); |
342 | ||
343 | cdclk_sel = ((tmp >> 8) & 0x1f) - 1; | |
344 | ||
345 | if (cdclk_sel >= ARRAY_SIZE(div_3200)) | |
346 | goto fail; | |
347 | ||
49cd97a3 | 348 | switch (cdclk_state->vco) { |
7ff89ca2 VS |
349 | case 3200000: |
350 | div_table = div_3200; | |
351 | break; | |
352 | case 4000000: | |
353 | div_table = div_4000; | |
354 | break; | |
355 | case 5333333: | |
356 | div_table = div_5333; | |
357 | break; | |
358 | default: | |
359 | goto fail; | |
360 | } | |
361 | ||
49cd97a3 VS |
362 | cdclk_state->cdclk = DIV_ROUND_CLOSEST(cdclk_state->vco, |
363 | div_table[cdclk_sel]); | |
364 | return; | |
7ff89ca2 VS |
365 | |
366 | fail: | |
367 | DRM_ERROR("Unable to determine CDCLK. HPLL VCO=%u kHz, CFGC=0x%04x\n", | |
49cd97a3 VS |
368 | cdclk_state->vco, tmp); |
369 | cdclk_state->cdclk = 200000; | |
7ff89ca2 VS |
370 | } |
371 | ||
49cd97a3 VS |
372 | static void gm45_get_cdclk(struct drm_i915_private *dev_priv, |
373 | struct intel_cdclk_state *cdclk_state) | |
7ff89ca2 VS |
374 | { |
375 | struct pci_dev *pdev = dev_priv->drm.pdev; | |
49cd97a3 | 376 | unsigned int cdclk_sel; |
7ff89ca2 VS |
377 | uint16_t tmp = 0; |
378 | ||
49cd97a3 VS |
379 | cdclk_state->vco = intel_hpll_vco(dev_priv); |
380 | ||
7ff89ca2 VS |
381 | pci_read_config_word(pdev, GCFGC, &tmp); |
382 | ||
383 | cdclk_sel = (tmp >> 12) & 0x1; | |
384 | ||
49cd97a3 | 385 | switch (cdclk_state->vco) { |
7ff89ca2 VS |
386 | case 2666667: |
387 | case 4000000: | |
388 | case 5333333: | |
49cd97a3 VS |
389 | cdclk_state->cdclk = cdclk_sel ? 333333 : 222222; |
390 | break; | |
7ff89ca2 | 391 | case 3200000: |
49cd97a3 VS |
392 | cdclk_state->cdclk = cdclk_sel ? 320000 : 228571; |
393 | break; | |
7ff89ca2 VS |
394 | default: |
395 | DRM_ERROR("Unable to determine CDCLK. HPLL VCO=%u, CFGC=0x%04x\n", | |
49cd97a3 VS |
396 | cdclk_state->vco, tmp); |
397 | cdclk_state->cdclk = 222222; | |
398 | break; | |
7ff89ca2 VS |
399 | } |
400 | } | |
401 | ||
49cd97a3 VS |
402 | static void hsw_get_cdclk(struct drm_i915_private *dev_priv, |
403 | struct intel_cdclk_state *cdclk_state) | |
7ff89ca2 VS |
404 | { |
405 | uint32_t lcpll = I915_READ(LCPLL_CTL); | |
406 | uint32_t freq = lcpll & LCPLL_CLK_FREQ_MASK; | |
407 | ||
408 | if (lcpll & LCPLL_CD_SOURCE_FCLK) | |
49cd97a3 | 409 | cdclk_state->cdclk = 800000; |
7ff89ca2 | 410 | else if (I915_READ(FUSE_STRAP) & HSW_CDCLK_LIMIT) |
49cd97a3 | 411 | cdclk_state->cdclk = 450000; |
7ff89ca2 | 412 | else if (freq == LCPLL_CLK_FREQ_450) |
49cd97a3 | 413 | cdclk_state->cdclk = 450000; |
7ff89ca2 | 414 | else if (IS_HSW_ULT(dev_priv)) |
49cd97a3 | 415 | cdclk_state->cdclk = 337500; |
7ff89ca2 | 416 | else |
49cd97a3 | 417 | cdclk_state->cdclk = 540000; |
7ff89ca2 VS |
418 | } |
419 | ||
420 | static int vlv_calc_cdclk(struct drm_i915_private *dev_priv, | |
421 | int max_pixclk) | |
422 | { | |
423 | int freq_320 = (dev_priv->hpll_freq << 1) % 320000 != 0 ? | |
424 | 333333 : 320000; | |
425 | int limit = IS_CHERRYVIEW(dev_priv) ? 95 : 90; | |
426 | ||
427 | /* | |
428 | * We seem to get an unstable or solid color picture at 200MHz. | |
429 | * Not sure what's wrong. For now use 200MHz only when all pipes | |
430 | * are off. | |
431 | */ | |
432 | if (!IS_CHERRYVIEW(dev_priv) && | |
433 | max_pixclk > freq_320*limit/100) | |
434 | return 400000; | |
435 | else if (max_pixclk > 266667*limit/100) | |
436 | return freq_320; | |
437 | else if (max_pixclk > 0) | |
438 | return 266667; | |
439 | else | |
440 | return 200000; | |
441 | } | |
442 | ||
49cd97a3 VS |
443 | static void vlv_get_cdclk(struct drm_i915_private *dev_priv, |
444 | struct intel_cdclk_state *cdclk_state) | |
7ff89ca2 | 445 | { |
49cd97a3 VS |
446 | cdclk_state->vco = vlv_get_hpll_vco(dev_priv); |
447 | cdclk_state->cdclk = vlv_get_cck_clock(dev_priv, "cdclk", | |
448 | CCK_DISPLAY_CLOCK_CONTROL, | |
449 | cdclk_state->vco); | |
7ff89ca2 VS |
450 | } |
451 | ||
452 | static void vlv_program_pfi_credits(struct drm_i915_private *dev_priv) | |
453 | { | |
454 | unsigned int credits, default_credits; | |
455 | ||
456 | if (IS_CHERRYVIEW(dev_priv)) | |
457 | default_credits = PFI_CREDIT(12); | |
458 | else | |
459 | default_credits = PFI_CREDIT(8); | |
460 | ||
49cd97a3 | 461 | if (dev_priv->cdclk.hw.cdclk >= dev_priv->czclk_freq) { |
7ff89ca2 VS |
462 | /* CHV suggested value is 31 or 63 */ |
463 | if (IS_CHERRYVIEW(dev_priv)) | |
464 | credits = PFI_CREDIT_63; | |
465 | else | |
466 | credits = PFI_CREDIT(15); | |
467 | } else { | |
468 | credits = default_credits; | |
469 | } | |
470 | ||
471 | /* | |
472 | * WA - write default credits before re-programming | |
473 | * FIXME: should we also set the resend bit here? | |
474 | */ | |
475 | I915_WRITE(GCI_CONTROL, VGA_FAST_MODE_DISABLE | | |
476 | default_credits); | |
477 | ||
478 | I915_WRITE(GCI_CONTROL, VGA_FAST_MODE_DISABLE | | |
479 | credits | PFI_CREDIT_RESEND); | |
480 | ||
481 | /* | |
482 | * FIXME is this guaranteed to clear | |
483 | * immediately or should we poll for it? | |
484 | */ | |
485 | WARN_ON(I915_READ(GCI_CONTROL) & PFI_CREDIT_RESEND); | |
486 | } | |
487 | ||
83c5fda7 VS |
488 | static void vlv_set_cdclk(struct drm_i915_private *dev_priv, |
489 | const struct intel_cdclk_state *cdclk_state) | |
7ff89ca2 | 490 | { |
83c5fda7 | 491 | int cdclk = cdclk_state->cdclk; |
7ff89ca2 VS |
492 | u32 val, cmd; |
493 | ||
7ff89ca2 VS |
494 | if (cdclk >= 320000) /* jump to highest voltage for 400MHz too */ |
495 | cmd = 2; | |
496 | else if (cdclk == 266667) | |
497 | cmd = 1; | |
498 | else | |
499 | cmd = 0; | |
500 | ||
501 | mutex_lock(&dev_priv->rps.hw_lock); | |
502 | val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ); | |
503 | val &= ~DSPFREQGUAR_MASK; | |
504 | val |= (cmd << DSPFREQGUAR_SHIFT); | |
505 | vlv_punit_write(dev_priv, PUNIT_REG_DSPFREQ, val); | |
506 | if (wait_for((vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ) & | |
507 | DSPFREQSTAT_MASK) == (cmd << DSPFREQSTAT_SHIFT), | |
508 | 50)) { | |
509 | DRM_ERROR("timed out waiting for CDclk change\n"); | |
510 | } | |
511 | mutex_unlock(&dev_priv->rps.hw_lock); | |
512 | ||
513 | mutex_lock(&dev_priv->sb_lock); | |
514 | ||
515 | if (cdclk == 400000) { | |
516 | u32 divider; | |
517 | ||
518 | divider = DIV_ROUND_CLOSEST(dev_priv->hpll_freq << 1, | |
519 | cdclk) - 1; | |
520 | ||
521 | /* adjust cdclk divider */ | |
522 | val = vlv_cck_read(dev_priv, CCK_DISPLAY_CLOCK_CONTROL); | |
523 | val &= ~CCK_FREQUENCY_VALUES; | |
524 | val |= divider; | |
525 | vlv_cck_write(dev_priv, CCK_DISPLAY_CLOCK_CONTROL, val); | |
526 | ||
527 | if (wait_for((vlv_cck_read(dev_priv, CCK_DISPLAY_CLOCK_CONTROL) & | |
528 | CCK_FREQUENCY_STATUS) == (divider << CCK_FREQUENCY_STATUS_SHIFT), | |
529 | 50)) | |
530 | DRM_ERROR("timed out waiting for CDclk change\n"); | |
531 | } | |
532 | ||
533 | /* adjust self-refresh exit latency value */ | |
534 | val = vlv_bunit_read(dev_priv, BUNIT_REG_BISOC); | |
535 | val &= ~0x7f; | |
536 | ||
537 | /* | |
538 | * For high bandwidth configs, we set a higher latency in the bunit | |
539 | * so that the core display fetch happens in time to avoid underruns. | |
540 | */ | |
541 | if (cdclk == 400000) | |
542 | val |= 4500 / 250; /* 4.5 usec */ | |
543 | else | |
544 | val |= 3000 / 250; /* 3.0 usec */ | |
545 | vlv_bunit_write(dev_priv, BUNIT_REG_BISOC, val); | |
546 | ||
547 | mutex_unlock(&dev_priv->sb_lock); | |
548 | ||
549 | intel_update_cdclk(dev_priv); | |
1a5301a5 VS |
550 | |
551 | vlv_program_pfi_credits(dev_priv); | |
7ff89ca2 VS |
552 | } |
553 | ||
83c5fda7 VS |
554 | static void chv_set_cdclk(struct drm_i915_private *dev_priv, |
555 | const struct intel_cdclk_state *cdclk_state) | |
7ff89ca2 | 556 | { |
83c5fda7 | 557 | int cdclk = cdclk_state->cdclk; |
7ff89ca2 VS |
558 | u32 val, cmd; |
559 | ||
7ff89ca2 VS |
560 | switch (cdclk) { |
561 | case 333333: | |
562 | case 320000: | |
563 | case 266667: | |
564 | case 200000: | |
565 | break; | |
566 | default: | |
567 | MISSING_CASE(cdclk); | |
568 | return; | |
569 | } | |
570 | ||
571 | /* | |
572 | * Specs are full of misinformation, but testing on actual | |
573 | * hardware has shown that we just need to write the desired | |
574 | * CCK divider into the Punit register. | |
575 | */ | |
576 | cmd = DIV_ROUND_CLOSEST(dev_priv->hpll_freq << 1, cdclk) - 1; | |
577 | ||
578 | mutex_lock(&dev_priv->rps.hw_lock); | |
579 | val = vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ); | |
580 | val &= ~DSPFREQGUAR_MASK_CHV; | |
581 | val |= (cmd << DSPFREQGUAR_SHIFT_CHV); | |
582 | vlv_punit_write(dev_priv, PUNIT_REG_DSPFREQ, val); | |
583 | if (wait_for((vlv_punit_read(dev_priv, PUNIT_REG_DSPFREQ) & | |
584 | DSPFREQSTAT_MASK_CHV) == (cmd << DSPFREQSTAT_SHIFT_CHV), | |
585 | 50)) { | |
586 | DRM_ERROR("timed out waiting for CDclk change\n"); | |
587 | } | |
588 | mutex_unlock(&dev_priv->rps.hw_lock); | |
589 | ||
590 | intel_update_cdclk(dev_priv); | |
1a5301a5 VS |
591 | |
592 | vlv_program_pfi_credits(dev_priv); | |
7ff89ca2 VS |
593 | } |
594 | ||
595 | static int bdw_calc_cdclk(int max_pixclk) | |
596 | { | |
597 | if (max_pixclk > 540000) | |
598 | return 675000; | |
599 | else if (max_pixclk > 450000) | |
600 | return 540000; | |
601 | else if (max_pixclk > 337500) | |
602 | return 450000; | |
603 | else | |
604 | return 337500; | |
605 | } | |
606 | ||
49cd97a3 VS |
607 | static void bdw_get_cdclk(struct drm_i915_private *dev_priv, |
608 | struct intel_cdclk_state *cdclk_state) | |
7ff89ca2 VS |
609 | { |
610 | uint32_t lcpll = I915_READ(LCPLL_CTL); | |
611 | uint32_t freq = lcpll & LCPLL_CLK_FREQ_MASK; | |
612 | ||
613 | if (lcpll & LCPLL_CD_SOURCE_FCLK) | |
49cd97a3 | 614 | cdclk_state->cdclk = 800000; |
7ff89ca2 | 615 | else if (I915_READ(FUSE_STRAP) & HSW_CDCLK_LIMIT) |
49cd97a3 | 616 | cdclk_state->cdclk = 450000; |
7ff89ca2 | 617 | else if (freq == LCPLL_CLK_FREQ_450) |
49cd97a3 | 618 | cdclk_state->cdclk = 450000; |
7ff89ca2 | 619 | else if (freq == LCPLL_CLK_FREQ_54O_BDW) |
49cd97a3 | 620 | cdclk_state->cdclk = 540000; |
7ff89ca2 | 621 | else if (freq == LCPLL_CLK_FREQ_337_5_BDW) |
49cd97a3 | 622 | cdclk_state->cdclk = 337500; |
7ff89ca2 | 623 | else |
49cd97a3 | 624 | cdclk_state->cdclk = 675000; |
7ff89ca2 VS |
625 | } |
626 | ||
83c5fda7 VS |
627 | static void bdw_set_cdclk(struct drm_i915_private *dev_priv, |
628 | const struct intel_cdclk_state *cdclk_state) | |
7ff89ca2 | 629 | { |
83c5fda7 | 630 | int cdclk = cdclk_state->cdclk; |
7ff89ca2 VS |
631 | uint32_t val, data; |
632 | int ret; | |
633 | ||
634 | if (WARN((I915_READ(LCPLL_CTL) & | |
635 | (LCPLL_PLL_DISABLE | LCPLL_PLL_LOCK | | |
636 | LCPLL_CD_CLOCK_DISABLE | LCPLL_ROOT_CD_CLOCK_DISABLE | | |
637 | LCPLL_CD2X_CLOCK_DISABLE | LCPLL_POWER_DOWN_ALLOW | | |
638 | LCPLL_CD_SOURCE_FCLK)) != LCPLL_PLL_LOCK, | |
639 | "trying to change cdclk frequency with cdclk not enabled\n")) | |
640 | return; | |
641 | ||
642 | mutex_lock(&dev_priv->rps.hw_lock); | |
643 | ret = sandybridge_pcode_write(dev_priv, | |
644 | BDW_PCODE_DISPLAY_FREQ_CHANGE_REQ, 0x0); | |
645 | mutex_unlock(&dev_priv->rps.hw_lock); | |
646 | if (ret) { | |
647 | DRM_ERROR("failed to inform pcode about cdclk change\n"); | |
648 | return; | |
649 | } | |
650 | ||
651 | val = I915_READ(LCPLL_CTL); | |
652 | val |= LCPLL_CD_SOURCE_FCLK; | |
653 | I915_WRITE(LCPLL_CTL, val); | |
654 | ||
655 | if (wait_for_us(I915_READ(LCPLL_CTL) & | |
656 | LCPLL_CD_SOURCE_FCLK_DONE, 1)) | |
657 | DRM_ERROR("Switching to FCLK failed\n"); | |
658 | ||
659 | val = I915_READ(LCPLL_CTL); | |
660 | val &= ~LCPLL_CLK_FREQ_MASK; | |
661 | ||
662 | switch (cdclk) { | |
663 | case 450000: | |
664 | val |= LCPLL_CLK_FREQ_450; | |
665 | data = 0; | |
666 | break; | |
667 | case 540000: | |
668 | val |= LCPLL_CLK_FREQ_54O_BDW; | |
669 | data = 1; | |
670 | break; | |
671 | case 337500: | |
672 | val |= LCPLL_CLK_FREQ_337_5_BDW; | |
673 | data = 2; | |
674 | break; | |
675 | case 675000: | |
676 | val |= LCPLL_CLK_FREQ_675_BDW; | |
677 | data = 3; | |
678 | break; | |
679 | default: | |
680 | WARN(1, "invalid cdclk frequency\n"); | |
681 | return; | |
682 | } | |
683 | ||
684 | I915_WRITE(LCPLL_CTL, val); | |
685 | ||
686 | val = I915_READ(LCPLL_CTL); | |
687 | val &= ~LCPLL_CD_SOURCE_FCLK; | |
688 | I915_WRITE(LCPLL_CTL, val); | |
689 | ||
690 | if (wait_for_us((I915_READ(LCPLL_CTL) & | |
691 | LCPLL_CD_SOURCE_FCLK_DONE) == 0, 1)) | |
692 | DRM_ERROR("Switching back to LCPLL failed\n"); | |
693 | ||
694 | mutex_lock(&dev_priv->rps.hw_lock); | |
695 | sandybridge_pcode_write(dev_priv, HSW_PCODE_DE_WRITE_FREQ_REQ, data); | |
696 | mutex_unlock(&dev_priv->rps.hw_lock); | |
697 | ||
698 | I915_WRITE(CDCLK_FREQ, DIV_ROUND_CLOSEST(cdclk, 1000) - 1); | |
699 | ||
700 | intel_update_cdclk(dev_priv); | |
701 | ||
49cd97a3 | 702 | WARN(cdclk != dev_priv->cdclk.hw.cdclk, |
7ff89ca2 | 703 | "cdclk requested %d kHz but got %d kHz\n", |
49cd97a3 | 704 | cdclk, dev_priv->cdclk.hw.cdclk); |
7ff89ca2 VS |
705 | } |
706 | ||
707 | static int skl_calc_cdclk(int max_pixclk, int vco) | |
708 | { | |
709 | if (vco == 8640000) { | |
710 | if (max_pixclk > 540000) | |
711 | return 617143; | |
712 | else if (max_pixclk > 432000) | |
713 | return 540000; | |
714 | else if (max_pixclk > 308571) | |
715 | return 432000; | |
716 | else | |
717 | return 308571; | |
718 | } else { | |
719 | if (max_pixclk > 540000) | |
720 | return 675000; | |
721 | else if (max_pixclk > 450000) | |
722 | return 540000; | |
723 | else if (max_pixclk > 337500) | |
724 | return 450000; | |
725 | else | |
726 | return 337500; | |
727 | } | |
728 | } | |
729 | ||
49cd97a3 VS |
730 | static void skl_dpll0_update(struct drm_i915_private *dev_priv, |
731 | struct intel_cdclk_state *cdclk_state) | |
7ff89ca2 VS |
732 | { |
733 | u32 val; | |
734 | ||
49cd97a3 VS |
735 | cdclk_state->ref = 24000; |
736 | cdclk_state->vco = 0; | |
7ff89ca2 VS |
737 | |
738 | val = I915_READ(LCPLL1_CTL); | |
739 | if ((val & LCPLL_PLL_ENABLE) == 0) | |
740 | return; | |
741 | ||
742 | if (WARN_ON((val & LCPLL_PLL_LOCK) == 0)) | |
743 | return; | |
744 | ||
745 | val = I915_READ(DPLL_CTRL1); | |
746 | ||
747 | if (WARN_ON((val & (DPLL_CTRL1_HDMI_MODE(SKL_DPLL0) | | |
748 | DPLL_CTRL1_SSC(SKL_DPLL0) | | |
749 | DPLL_CTRL1_OVERRIDE(SKL_DPLL0))) != | |
750 | DPLL_CTRL1_OVERRIDE(SKL_DPLL0))) | |
751 | return; | |
752 | ||
753 | switch (val & DPLL_CTRL1_LINK_RATE_MASK(SKL_DPLL0)) { | |
754 | case DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_810, SKL_DPLL0): | |
755 | case DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_1350, SKL_DPLL0): | |
756 | case DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_1620, SKL_DPLL0): | |
757 | case DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_2700, SKL_DPLL0): | |
49cd97a3 | 758 | cdclk_state->vco = 8100000; |
7ff89ca2 VS |
759 | break; |
760 | case DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_1080, SKL_DPLL0): | |
761 | case DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_2160, SKL_DPLL0): | |
49cd97a3 | 762 | cdclk_state->vco = 8640000; |
7ff89ca2 VS |
763 | break; |
764 | default: | |
765 | MISSING_CASE(val & DPLL_CTRL1_LINK_RATE_MASK(SKL_DPLL0)); | |
766 | break; | |
767 | } | |
768 | } | |
769 | ||
49cd97a3 VS |
770 | static void skl_get_cdclk(struct drm_i915_private *dev_priv, |
771 | struct intel_cdclk_state *cdclk_state) | |
7ff89ca2 VS |
772 | { |
773 | u32 cdctl; | |
774 | ||
49cd97a3 | 775 | skl_dpll0_update(dev_priv, cdclk_state); |
7ff89ca2 | 776 | |
49cd97a3 VS |
777 | cdclk_state->cdclk = cdclk_state->ref; |
778 | ||
779 | if (cdclk_state->vco == 0) | |
780 | return; | |
7ff89ca2 VS |
781 | |
782 | cdctl = I915_READ(CDCLK_CTL); | |
783 | ||
49cd97a3 | 784 | if (cdclk_state->vco == 8640000) { |
7ff89ca2 VS |
785 | switch (cdctl & CDCLK_FREQ_SEL_MASK) { |
786 | case CDCLK_FREQ_450_432: | |
49cd97a3 VS |
787 | cdclk_state->cdclk = 432000; |
788 | break; | |
7ff89ca2 | 789 | case CDCLK_FREQ_337_308: |
49cd97a3 VS |
790 | cdclk_state->cdclk = 308571; |
791 | break; | |
7ff89ca2 | 792 | case CDCLK_FREQ_540: |
49cd97a3 VS |
793 | cdclk_state->cdclk = 540000; |
794 | break; | |
7ff89ca2 | 795 | case CDCLK_FREQ_675_617: |
49cd97a3 VS |
796 | cdclk_state->cdclk = 617143; |
797 | break; | |
7ff89ca2 VS |
798 | default: |
799 | MISSING_CASE(cdctl & CDCLK_FREQ_SEL_MASK); | |
49cd97a3 | 800 | break; |
7ff89ca2 VS |
801 | } |
802 | } else { | |
803 | switch (cdctl & CDCLK_FREQ_SEL_MASK) { | |
804 | case CDCLK_FREQ_450_432: | |
49cd97a3 VS |
805 | cdclk_state->cdclk = 450000; |
806 | break; | |
7ff89ca2 | 807 | case CDCLK_FREQ_337_308: |
49cd97a3 VS |
808 | cdclk_state->cdclk = 337500; |
809 | break; | |
7ff89ca2 | 810 | case CDCLK_FREQ_540: |
49cd97a3 VS |
811 | cdclk_state->cdclk = 540000; |
812 | break; | |
7ff89ca2 | 813 | case CDCLK_FREQ_675_617: |
49cd97a3 VS |
814 | cdclk_state->cdclk = 675000; |
815 | break; | |
7ff89ca2 VS |
816 | default: |
817 | MISSING_CASE(cdctl & CDCLK_FREQ_SEL_MASK); | |
49cd97a3 | 818 | break; |
7ff89ca2 VS |
819 | } |
820 | } | |
7ff89ca2 VS |
821 | } |
822 | ||
823 | /* convert from kHz to .1 fixpoint MHz with -1MHz offset */ | |
824 | static int skl_cdclk_decimal(int cdclk) | |
825 | { | |
826 | return DIV_ROUND_CLOSEST(cdclk - 1000, 500); | |
827 | } | |
828 | ||
829 | static void skl_set_preferred_cdclk_vco(struct drm_i915_private *dev_priv, | |
830 | int vco) | |
831 | { | |
832 | bool changed = dev_priv->skl_preferred_vco_freq != vco; | |
833 | ||
834 | dev_priv->skl_preferred_vco_freq = vco; | |
835 | ||
836 | if (changed) | |
837 | intel_update_max_cdclk(dev_priv); | |
838 | } | |
839 | ||
840 | static void skl_dpll0_enable(struct drm_i915_private *dev_priv, int vco) | |
841 | { | |
842 | int min_cdclk = skl_calc_cdclk(0, vco); | |
843 | u32 val; | |
844 | ||
845 | WARN_ON(vco != 8100000 && vco != 8640000); | |
846 | ||
847 | /* select the minimum CDCLK before enabling DPLL 0 */ | |
848 | val = CDCLK_FREQ_337_308 | skl_cdclk_decimal(min_cdclk); | |
849 | I915_WRITE(CDCLK_CTL, val); | |
850 | POSTING_READ(CDCLK_CTL); | |
851 | ||
852 | /* | |
853 | * We always enable DPLL0 with the lowest link rate possible, but still | |
854 | * taking into account the VCO required to operate the eDP panel at the | |
855 | * desired frequency. The usual DP link rates operate with a VCO of | |
856 | * 8100 while the eDP 1.4 alternate link rates need a VCO of 8640. | |
857 | * The modeset code is responsible for the selection of the exact link | |
858 | * rate later on, with the constraint of choosing a frequency that | |
859 | * works with vco. | |
860 | */ | |
861 | val = I915_READ(DPLL_CTRL1); | |
862 | ||
863 | val &= ~(DPLL_CTRL1_HDMI_MODE(SKL_DPLL0) | DPLL_CTRL1_SSC(SKL_DPLL0) | | |
864 | DPLL_CTRL1_LINK_RATE_MASK(SKL_DPLL0)); | |
865 | val |= DPLL_CTRL1_OVERRIDE(SKL_DPLL0); | |
866 | if (vco == 8640000) | |
867 | val |= DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_1080, | |
868 | SKL_DPLL0); | |
869 | else | |
870 | val |= DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_810, | |
871 | SKL_DPLL0); | |
872 | ||
873 | I915_WRITE(DPLL_CTRL1, val); | |
874 | POSTING_READ(DPLL_CTRL1); | |
875 | ||
876 | I915_WRITE(LCPLL1_CTL, I915_READ(LCPLL1_CTL) | LCPLL_PLL_ENABLE); | |
877 | ||
878 | if (intel_wait_for_register(dev_priv, | |
879 | LCPLL1_CTL, LCPLL_PLL_LOCK, LCPLL_PLL_LOCK, | |
880 | 5)) | |
881 | DRM_ERROR("DPLL0 not locked\n"); | |
882 | ||
49cd97a3 | 883 | dev_priv->cdclk.hw.vco = vco; |
7ff89ca2 VS |
884 | |
885 | /* We'll want to keep using the current vco from now on. */ | |
886 | skl_set_preferred_cdclk_vco(dev_priv, vco); | |
887 | } | |
888 | ||
889 | static void skl_dpll0_disable(struct drm_i915_private *dev_priv) | |
890 | { | |
891 | I915_WRITE(LCPLL1_CTL, I915_READ(LCPLL1_CTL) & ~LCPLL_PLL_ENABLE); | |
892 | if (intel_wait_for_register(dev_priv, | |
893 | LCPLL1_CTL, LCPLL_PLL_LOCK, 0, | |
894 | 1)) | |
895 | DRM_ERROR("Couldn't disable DPLL0\n"); | |
896 | ||
49cd97a3 | 897 | dev_priv->cdclk.hw.vco = 0; |
7ff89ca2 VS |
898 | } |
899 | ||
900 | static void skl_set_cdclk(struct drm_i915_private *dev_priv, | |
83c5fda7 | 901 | const struct intel_cdclk_state *cdclk_state) |
7ff89ca2 | 902 | { |
83c5fda7 VS |
903 | int cdclk = cdclk_state->cdclk; |
904 | int vco = cdclk_state->vco; | |
7ff89ca2 VS |
905 | u32 freq_select, pcu_ack; |
906 | int ret; | |
907 | ||
908 | WARN_ON((cdclk == 24000) != (vco == 0)); | |
909 | ||
910 | DRM_DEBUG_DRIVER("Changing CDCLK to %d kHz (VCO %d kHz)\n", | |
911 | cdclk, vco); | |
912 | ||
913 | mutex_lock(&dev_priv->rps.hw_lock); | |
914 | ret = skl_pcode_request(dev_priv, SKL_PCODE_CDCLK_CONTROL, | |
915 | SKL_CDCLK_PREPARE_FOR_CHANGE, | |
916 | SKL_CDCLK_READY_FOR_CHANGE, | |
917 | SKL_CDCLK_READY_FOR_CHANGE, 3); | |
918 | mutex_unlock(&dev_priv->rps.hw_lock); | |
919 | if (ret) { | |
920 | DRM_ERROR("Failed to inform PCU about cdclk change (%d)\n", | |
921 | ret); | |
922 | return; | |
923 | } | |
924 | ||
925 | /* set CDCLK_CTL */ | |
926 | switch (cdclk) { | |
927 | case 450000: | |
928 | case 432000: | |
929 | freq_select = CDCLK_FREQ_450_432; | |
930 | pcu_ack = 1; | |
931 | break; | |
932 | case 540000: | |
933 | freq_select = CDCLK_FREQ_540; | |
934 | pcu_ack = 2; | |
935 | break; | |
936 | case 308571: | |
937 | case 337500: | |
938 | default: | |
939 | freq_select = CDCLK_FREQ_337_308; | |
940 | pcu_ack = 0; | |
941 | break; | |
942 | case 617143: | |
943 | case 675000: | |
944 | freq_select = CDCLK_FREQ_675_617; | |
945 | pcu_ack = 3; | |
946 | break; | |
947 | } | |
948 | ||
49cd97a3 VS |
949 | if (dev_priv->cdclk.hw.vco != 0 && |
950 | dev_priv->cdclk.hw.vco != vco) | |
7ff89ca2 VS |
951 | skl_dpll0_disable(dev_priv); |
952 | ||
49cd97a3 | 953 | if (dev_priv->cdclk.hw.vco != vco) |
7ff89ca2 VS |
954 | skl_dpll0_enable(dev_priv, vco); |
955 | ||
956 | I915_WRITE(CDCLK_CTL, freq_select | skl_cdclk_decimal(cdclk)); | |
957 | POSTING_READ(CDCLK_CTL); | |
958 | ||
959 | /* inform PCU of the change */ | |
960 | mutex_lock(&dev_priv->rps.hw_lock); | |
961 | sandybridge_pcode_write(dev_priv, SKL_PCODE_CDCLK_CONTROL, pcu_ack); | |
962 | mutex_unlock(&dev_priv->rps.hw_lock); | |
963 | ||
964 | intel_update_cdclk(dev_priv); | |
965 | } | |
966 | ||
967 | static void skl_sanitize_cdclk(struct drm_i915_private *dev_priv) | |
968 | { | |
969 | uint32_t cdctl, expected; | |
970 | ||
971 | /* | |
972 | * check if the pre-os initialized the display | |
973 | * There is SWF18 scratchpad register defined which is set by the | |
974 | * pre-os which can be used by the OS drivers to check the status | |
975 | */ | |
976 | if ((I915_READ(SWF_ILK(0x18)) & 0x00FFFFFF) == 0) | |
977 | goto sanitize; | |
978 | ||
979 | intel_update_cdclk(dev_priv); | |
980 | /* Is PLL enabled and locked ? */ | |
49cd97a3 VS |
981 | if (dev_priv->cdclk.hw.vco == 0 || |
982 | dev_priv->cdclk.hw.cdclk == dev_priv->cdclk.hw.ref) | |
7ff89ca2 VS |
983 | goto sanitize; |
984 | ||
985 | /* DPLL okay; verify the cdclock | |
986 | * | |
987 | * Noticed in some instances that the freq selection is correct but | |
988 | * decimal part is programmed wrong from BIOS where pre-os does not | |
989 | * enable display. Verify the same as well. | |
990 | */ | |
991 | cdctl = I915_READ(CDCLK_CTL); | |
992 | expected = (cdctl & CDCLK_FREQ_SEL_MASK) | | |
49cd97a3 | 993 | skl_cdclk_decimal(dev_priv->cdclk.hw.cdclk); |
7ff89ca2 VS |
994 | if (cdctl == expected) |
995 | /* All well; nothing to sanitize */ | |
996 | return; | |
997 | ||
998 | sanitize: | |
999 | DRM_DEBUG_KMS("Sanitizing cdclk programmed by pre-os\n"); | |
1000 | ||
1001 | /* force cdclk programming */ | |
49cd97a3 | 1002 | dev_priv->cdclk.hw.cdclk = 0; |
7ff89ca2 | 1003 | /* force full PLL disable + enable */ |
49cd97a3 | 1004 | dev_priv->cdclk.hw.vco = -1; |
7ff89ca2 VS |
1005 | } |
1006 | ||
1007 | /** | |
1008 | * skl_init_cdclk - Initialize CDCLK on SKL | |
1009 | * @dev_priv: i915 device | |
1010 | * | |
1011 | * Initialize CDCLK for SKL and derivatives. This is generally | |
1012 | * done only during the display core initialization sequence, | |
1013 | * after which the DMC will take care of turning CDCLK off/on | |
1014 | * as needed. | |
1015 | */ | |
1016 | void skl_init_cdclk(struct drm_i915_private *dev_priv) | |
1017 | { | |
83c5fda7 | 1018 | struct intel_cdclk_state cdclk_state; |
7ff89ca2 VS |
1019 | |
1020 | skl_sanitize_cdclk(dev_priv); | |
1021 | ||
49cd97a3 VS |
1022 | if (dev_priv->cdclk.hw.cdclk != 0 && |
1023 | dev_priv->cdclk.hw.vco != 0) { | |
7ff89ca2 VS |
1024 | /* |
1025 | * Use the current vco as our initial | |
1026 | * guess as to what the preferred vco is. | |
1027 | */ | |
1028 | if (dev_priv->skl_preferred_vco_freq == 0) | |
1029 | skl_set_preferred_cdclk_vco(dev_priv, | |
49cd97a3 | 1030 | dev_priv->cdclk.hw.vco); |
7ff89ca2 VS |
1031 | return; |
1032 | } | |
1033 | ||
83c5fda7 VS |
1034 | cdclk_state = dev_priv->cdclk.hw; |
1035 | ||
1036 | cdclk_state.vco = dev_priv->skl_preferred_vco_freq; | |
1037 | if (cdclk_state.vco == 0) | |
1038 | cdclk_state.vco = 8100000; | |
1039 | cdclk_state.cdclk = skl_calc_cdclk(0, cdclk_state.vco); | |
7ff89ca2 | 1040 | |
83c5fda7 | 1041 | skl_set_cdclk(dev_priv, &cdclk_state); |
7ff89ca2 VS |
1042 | } |
1043 | ||
1044 | /** | |
1045 | * skl_uninit_cdclk - Uninitialize CDCLK on SKL | |
1046 | * @dev_priv: i915 device | |
1047 | * | |
1048 | * Uninitialize CDCLK for SKL and derivatives. This is done only | |
1049 | * during the display core uninitialization sequence. | |
1050 | */ | |
1051 | void skl_uninit_cdclk(struct drm_i915_private *dev_priv) | |
1052 | { | |
83c5fda7 VS |
1053 | struct intel_cdclk_state cdclk_state = dev_priv->cdclk.hw; |
1054 | ||
1055 | cdclk_state.cdclk = cdclk_state.ref; | |
1056 | cdclk_state.vco = 0; | |
1057 | ||
1058 | skl_set_cdclk(dev_priv, &cdclk_state); | |
7ff89ca2 VS |
1059 | } |
1060 | ||
1061 | static int bxt_calc_cdclk(int max_pixclk) | |
1062 | { | |
1063 | if (max_pixclk > 576000) | |
1064 | return 624000; | |
1065 | else if (max_pixclk > 384000) | |
1066 | return 576000; | |
1067 | else if (max_pixclk > 288000) | |
1068 | return 384000; | |
1069 | else if (max_pixclk > 144000) | |
1070 | return 288000; | |
1071 | else | |
1072 | return 144000; | |
1073 | } | |
1074 | ||
1075 | static int glk_calc_cdclk(int max_pixclk) | |
1076 | { | |
1077 | if (max_pixclk > 2 * 158400) | |
1078 | return 316800; | |
1079 | else if (max_pixclk > 2 * 79200) | |
1080 | return 158400; | |
1081 | else | |
1082 | return 79200; | |
1083 | } | |
1084 | ||
1085 | static int bxt_de_pll_vco(struct drm_i915_private *dev_priv, int cdclk) | |
1086 | { | |
1087 | int ratio; | |
1088 | ||
49cd97a3 | 1089 | if (cdclk == dev_priv->cdclk.hw.ref) |
7ff89ca2 VS |
1090 | return 0; |
1091 | ||
1092 | switch (cdclk) { | |
1093 | default: | |
1094 | MISSING_CASE(cdclk); | |
1095 | case 144000: | |
1096 | case 288000: | |
1097 | case 384000: | |
1098 | case 576000: | |
1099 | ratio = 60; | |
1100 | break; | |
1101 | case 624000: | |
1102 | ratio = 65; | |
1103 | break; | |
1104 | } | |
1105 | ||
49cd97a3 | 1106 | return dev_priv->cdclk.hw.ref * ratio; |
7ff89ca2 VS |
1107 | } |
1108 | ||
1109 | static int glk_de_pll_vco(struct drm_i915_private *dev_priv, int cdclk) | |
1110 | { | |
1111 | int ratio; | |
1112 | ||
49cd97a3 | 1113 | if (cdclk == dev_priv->cdclk.hw.ref) |
7ff89ca2 VS |
1114 | return 0; |
1115 | ||
1116 | switch (cdclk) { | |
1117 | default: | |
1118 | MISSING_CASE(cdclk); | |
1119 | case 79200: | |
1120 | case 158400: | |
1121 | case 316800: | |
1122 | ratio = 33; | |
1123 | break; | |
1124 | } | |
1125 | ||
49cd97a3 | 1126 | return dev_priv->cdclk.hw.ref * ratio; |
7ff89ca2 VS |
1127 | } |
1128 | ||
49cd97a3 VS |
1129 | static void bxt_de_pll_update(struct drm_i915_private *dev_priv, |
1130 | struct intel_cdclk_state *cdclk_state) | |
7ff89ca2 VS |
1131 | { |
1132 | u32 val; | |
1133 | ||
49cd97a3 VS |
1134 | cdclk_state->ref = 19200; |
1135 | cdclk_state->vco = 0; | |
7ff89ca2 VS |
1136 | |
1137 | val = I915_READ(BXT_DE_PLL_ENABLE); | |
1138 | if ((val & BXT_DE_PLL_PLL_ENABLE) == 0) | |
1139 | return; | |
1140 | ||
1141 | if (WARN_ON((val & BXT_DE_PLL_LOCK) == 0)) | |
1142 | return; | |
1143 | ||
1144 | val = I915_READ(BXT_DE_PLL_CTL); | |
49cd97a3 | 1145 | cdclk_state->vco = (val & BXT_DE_PLL_RATIO_MASK) * cdclk_state->ref; |
7ff89ca2 VS |
1146 | } |
1147 | ||
49cd97a3 VS |
1148 | static void bxt_get_cdclk(struct drm_i915_private *dev_priv, |
1149 | struct intel_cdclk_state *cdclk_state) | |
7ff89ca2 VS |
1150 | { |
1151 | u32 divider; | |
49cd97a3 | 1152 | int div; |
7ff89ca2 | 1153 | |
49cd97a3 | 1154 | bxt_de_pll_update(dev_priv, cdclk_state); |
7ff89ca2 | 1155 | |
49cd97a3 VS |
1156 | cdclk_state->cdclk = cdclk_state->ref; |
1157 | ||
1158 | if (cdclk_state->vco == 0) | |
1159 | return; | |
7ff89ca2 VS |
1160 | |
1161 | divider = I915_READ(CDCLK_CTL) & BXT_CDCLK_CD2X_DIV_SEL_MASK; | |
1162 | ||
1163 | switch (divider) { | |
1164 | case BXT_CDCLK_CD2X_DIV_SEL_1: | |
1165 | div = 2; | |
1166 | break; | |
1167 | case BXT_CDCLK_CD2X_DIV_SEL_1_5: | |
1168 | WARN(IS_GEMINILAKE(dev_priv), "Unsupported divider\n"); | |
1169 | div = 3; | |
1170 | break; | |
1171 | case BXT_CDCLK_CD2X_DIV_SEL_2: | |
1172 | div = 4; | |
1173 | break; | |
1174 | case BXT_CDCLK_CD2X_DIV_SEL_4: | |
1175 | div = 8; | |
1176 | break; | |
1177 | default: | |
1178 | MISSING_CASE(divider); | |
49cd97a3 | 1179 | return; |
7ff89ca2 VS |
1180 | } |
1181 | ||
49cd97a3 | 1182 | cdclk_state->cdclk = DIV_ROUND_CLOSEST(cdclk_state->vco, div); |
7ff89ca2 VS |
1183 | } |
1184 | ||
1185 | static void bxt_de_pll_disable(struct drm_i915_private *dev_priv) | |
1186 | { | |
1187 | I915_WRITE(BXT_DE_PLL_ENABLE, 0); | |
1188 | ||
1189 | /* Timeout 200us */ | |
1190 | if (intel_wait_for_register(dev_priv, | |
1191 | BXT_DE_PLL_ENABLE, BXT_DE_PLL_LOCK, 0, | |
1192 | 1)) | |
1193 | DRM_ERROR("timeout waiting for DE PLL unlock\n"); | |
1194 | ||
49cd97a3 | 1195 | dev_priv->cdclk.hw.vco = 0; |
7ff89ca2 VS |
1196 | } |
1197 | ||
1198 | static void bxt_de_pll_enable(struct drm_i915_private *dev_priv, int vco) | |
1199 | { | |
49cd97a3 | 1200 | int ratio = DIV_ROUND_CLOSEST(vco, dev_priv->cdclk.hw.ref); |
7ff89ca2 VS |
1201 | u32 val; |
1202 | ||
1203 | val = I915_READ(BXT_DE_PLL_CTL); | |
1204 | val &= ~BXT_DE_PLL_RATIO_MASK; | |
1205 | val |= BXT_DE_PLL_RATIO(ratio); | |
1206 | I915_WRITE(BXT_DE_PLL_CTL, val); | |
1207 | ||
1208 | I915_WRITE(BXT_DE_PLL_ENABLE, BXT_DE_PLL_PLL_ENABLE); | |
1209 | ||
1210 | /* Timeout 200us */ | |
1211 | if (intel_wait_for_register(dev_priv, | |
1212 | BXT_DE_PLL_ENABLE, | |
1213 | BXT_DE_PLL_LOCK, | |
1214 | BXT_DE_PLL_LOCK, | |
1215 | 1)) | |
1216 | DRM_ERROR("timeout waiting for DE PLL lock\n"); | |
1217 | ||
49cd97a3 | 1218 | dev_priv->cdclk.hw.vco = vco; |
7ff89ca2 VS |
1219 | } |
1220 | ||
8f0cfa4d | 1221 | static void bxt_set_cdclk(struct drm_i915_private *dev_priv, |
83c5fda7 | 1222 | const struct intel_cdclk_state *cdclk_state) |
7ff89ca2 | 1223 | { |
83c5fda7 VS |
1224 | int cdclk = cdclk_state->cdclk; |
1225 | int vco = cdclk_state->vco; | |
7ff89ca2 | 1226 | u32 val, divider; |
8f0cfa4d | 1227 | int ret; |
7ff89ca2 VS |
1228 | |
1229 | DRM_DEBUG_DRIVER("Changing CDCLK to %d kHz (VCO %d kHz)\n", | |
1230 | cdclk, vco); | |
1231 | ||
1232 | /* cdclk = vco / 2 / div{1,1.5,2,4} */ | |
1233 | switch (DIV_ROUND_CLOSEST(vco, cdclk)) { | |
1234 | case 8: | |
1235 | divider = BXT_CDCLK_CD2X_DIV_SEL_4; | |
1236 | break; | |
1237 | case 4: | |
1238 | divider = BXT_CDCLK_CD2X_DIV_SEL_2; | |
1239 | break; | |
1240 | case 3: | |
1241 | WARN(IS_GEMINILAKE(dev_priv), "Unsupported divider\n"); | |
1242 | divider = BXT_CDCLK_CD2X_DIV_SEL_1_5; | |
1243 | break; | |
1244 | case 2: | |
1245 | divider = BXT_CDCLK_CD2X_DIV_SEL_1; | |
1246 | break; | |
1247 | default: | |
49cd97a3 | 1248 | WARN_ON(cdclk != dev_priv->cdclk.hw.ref); |
7ff89ca2 VS |
1249 | WARN_ON(vco != 0); |
1250 | ||
1251 | divider = BXT_CDCLK_CD2X_DIV_SEL_1; | |
1252 | break; | |
1253 | } | |
1254 | ||
1255 | /* Inform power controller of upcoming frequency change */ | |
1256 | mutex_lock(&dev_priv->rps.hw_lock); | |
1257 | ret = sandybridge_pcode_write(dev_priv, HSW_PCODE_DE_WRITE_FREQ_REQ, | |
1258 | 0x80000000); | |
1259 | mutex_unlock(&dev_priv->rps.hw_lock); | |
1260 | ||
1261 | if (ret) { | |
1262 | DRM_ERROR("PCode CDCLK freq change notify failed (err %d, freq %d)\n", | |
1263 | ret, cdclk); | |
1264 | return; | |
1265 | } | |
1266 | ||
49cd97a3 VS |
1267 | if (dev_priv->cdclk.hw.vco != 0 && |
1268 | dev_priv->cdclk.hw.vco != vco) | |
7ff89ca2 VS |
1269 | bxt_de_pll_disable(dev_priv); |
1270 | ||
49cd97a3 | 1271 | if (dev_priv->cdclk.hw.vco != vco) |
7ff89ca2 VS |
1272 | bxt_de_pll_enable(dev_priv, vco); |
1273 | ||
1274 | val = divider | skl_cdclk_decimal(cdclk); | |
1275 | /* | |
1276 | * FIXME if only the cd2x divider needs changing, it could be done | |
1277 | * without shutting off the pipe (if only one pipe is active). | |
1278 | */ | |
1279 | val |= BXT_CDCLK_CD2X_PIPE_NONE; | |
1280 | /* | |
1281 | * Disable SSA Precharge when CD clock frequency < 500 MHz, | |
1282 | * enable otherwise. | |
1283 | */ | |
1284 | if (cdclk >= 500000) | |
1285 | val |= BXT_CDCLK_SSA_PRECHARGE_ENABLE; | |
1286 | I915_WRITE(CDCLK_CTL, val); | |
1287 | ||
1288 | mutex_lock(&dev_priv->rps.hw_lock); | |
1289 | ret = sandybridge_pcode_write(dev_priv, HSW_PCODE_DE_WRITE_FREQ_REQ, | |
1290 | DIV_ROUND_UP(cdclk, 25000)); | |
1291 | mutex_unlock(&dev_priv->rps.hw_lock); | |
1292 | ||
1293 | if (ret) { | |
1294 | DRM_ERROR("PCode CDCLK freq set failed, (err %d, freq %d)\n", | |
1295 | ret, cdclk); | |
1296 | return; | |
1297 | } | |
1298 | ||
1299 | intel_update_cdclk(dev_priv); | |
1300 | } | |
1301 | ||
1302 | static void bxt_sanitize_cdclk(struct drm_i915_private *dev_priv) | |
1303 | { | |
1304 | u32 cdctl, expected; | |
1305 | ||
1306 | intel_update_cdclk(dev_priv); | |
1307 | ||
49cd97a3 VS |
1308 | if (dev_priv->cdclk.hw.vco == 0 || |
1309 | dev_priv->cdclk.hw.cdclk == dev_priv->cdclk.hw.ref) | |
7ff89ca2 VS |
1310 | goto sanitize; |
1311 | ||
1312 | /* DPLL okay; verify the cdclock | |
1313 | * | |
1314 | * Some BIOS versions leave an incorrect decimal frequency value and | |
1315 | * set reserved MBZ bits in CDCLK_CTL at least during exiting from S4, | |
1316 | * so sanitize this register. | |
1317 | */ | |
1318 | cdctl = I915_READ(CDCLK_CTL); | |
1319 | /* | |
1320 | * Let's ignore the pipe field, since BIOS could have configured the | |
1321 | * dividers both synching to an active pipe, or asynchronously | |
1322 | * (PIPE_NONE). | |
1323 | */ | |
1324 | cdctl &= ~BXT_CDCLK_CD2X_PIPE_NONE; | |
1325 | ||
1326 | expected = (cdctl & BXT_CDCLK_CD2X_DIV_SEL_MASK) | | |
49cd97a3 | 1327 | skl_cdclk_decimal(dev_priv->cdclk.hw.cdclk); |
7ff89ca2 VS |
1328 | /* |
1329 | * Disable SSA Precharge when CD clock frequency < 500 MHz, | |
1330 | * enable otherwise. | |
1331 | */ | |
49cd97a3 | 1332 | if (dev_priv->cdclk.hw.cdclk >= 500000) |
7ff89ca2 VS |
1333 | expected |= BXT_CDCLK_SSA_PRECHARGE_ENABLE; |
1334 | ||
1335 | if (cdctl == expected) | |
1336 | /* All well; nothing to sanitize */ | |
1337 | return; | |
1338 | ||
1339 | sanitize: | |
1340 | DRM_DEBUG_KMS("Sanitizing cdclk programmed by pre-os\n"); | |
1341 | ||
1342 | /* force cdclk programming */ | |
49cd97a3 | 1343 | dev_priv->cdclk.hw.cdclk = 0; |
7ff89ca2 VS |
1344 | |
1345 | /* force full PLL disable + enable */ | |
49cd97a3 | 1346 | dev_priv->cdclk.hw.vco = -1; |
7ff89ca2 VS |
1347 | } |
1348 | ||
1349 | /** | |
1350 | * bxt_init_cdclk - Initialize CDCLK on BXT | |
1351 | * @dev_priv: i915 device | |
1352 | * | |
1353 | * Initialize CDCLK for BXT and derivatives. This is generally | |
1354 | * done only during the display core initialization sequence, | |
1355 | * after which the DMC will take care of turning CDCLK off/on | |
1356 | * as needed. | |
1357 | */ | |
1358 | void bxt_init_cdclk(struct drm_i915_private *dev_priv) | |
1359 | { | |
83c5fda7 | 1360 | struct intel_cdclk_state cdclk_state; |
7ff89ca2 VS |
1361 | |
1362 | bxt_sanitize_cdclk(dev_priv); | |
1363 | ||
49cd97a3 VS |
1364 | if (dev_priv->cdclk.hw.cdclk != 0 && |
1365 | dev_priv->cdclk.hw.vco != 0) | |
7ff89ca2 VS |
1366 | return; |
1367 | ||
83c5fda7 VS |
1368 | cdclk_state = dev_priv->cdclk.hw; |
1369 | ||
7ff89ca2 VS |
1370 | /* |
1371 | * FIXME: | |
1372 | * - The initial CDCLK needs to be read from VBT. | |
1373 | * Need to make this change after VBT has changes for BXT. | |
1374 | */ | |
8f0cfa4d | 1375 | if (IS_GEMINILAKE(dev_priv)) { |
83c5fda7 VS |
1376 | cdclk_state.cdclk = glk_calc_cdclk(0); |
1377 | cdclk_state.vco = glk_de_pll_vco(dev_priv, cdclk_state.cdclk); | |
8f0cfa4d | 1378 | } else { |
83c5fda7 VS |
1379 | cdclk_state.cdclk = bxt_calc_cdclk(0); |
1380 | cdclk_state.vco = bxt_de_pll_vco(dev_priv, cdclk_state.cdclk); | |
8f0cfa4d | 1381 | } |
7ff89ca2 | 1382 | |
83c5fda7 | 1383 | bxt_set_cdclk(dev_priv, &cdclk_state); |
7ff89ca2 VS |
1384 | } |
1385 | ||
1386 | /** | |
1387 | * bxt_uninit_cdclk - Uninitialize CDCLK on BXT | |
1388 | * @dev_priv: i915 device | |
1389 | * | |
1390 | * Uninitialize CDCLK for BXT and derivatives. This is done only | |
1391 | * during the display core uninitialization sequence. | |
1392 | */ | |
1393 | void bxt_uninit_cdclk(struct drm_i915_private *dev_priv) | |
1394 | { | |
83c5fda7 VS |
1395 | struct intel_cdclk_state cdclk_state = dev_priv->cdclk.hw; |
1396 | ||
1397 | cdclk_state.cdclk = cdclk_state.ref; | |
1398 | cdclk_state.vco = 0; | |
1399 | ||
1400 | bxt_set_cdclk(dev_priv, &cdclk_state); | |
49cd97a3 VS |
1401 | } |
1402 | ||
1403 | /** | |
1404 | * intel_cdclk_state_compare - Determine if two CDCLK states differ | |
1405 | * @a: first CDCLK state | |
1406 | * @b: second CDCLK state | |
1407 | * | |
1408 | * Returns: | |
1409 | * True if the CDCLK states are identical, false if they differ. | |
1410 | */ | |
1411 | bool intel_cdclk_state_compare(const struct intel_cdclk_state *a, | |
1412 | const struct intel_cdclk_state *b) | |
1413 | { | |
1414 | return memcmp(a, b, sizeof(*a)) == 0; | |
7ff89ca2 VS |
1415 | } |
1416 | ||
1417 | static int bdw_adjust_min_pipe_pixel_rate(struct intel_crtc_state *crtc_state, | |
1418 | int pixel_rate) | |
1419 | { | |
1420 | struct drm_i915_private *dev_priv = | |
1421 | to_i915(crtc_state->base.crtc->dev); | |
1422 | ||
1423 | /* pixel rate mustn't exceed 95% of cdclk with IPS on BDW */ | |
1424 | if (IS_BROADWELL(dev_priv) && crtc_state->ips_enabled) | |
1425 | pixel_rate = DIV_ROUND_UP(pixel_rate * 100, 95); | |
1426 | ||
1427 | /* BSpec says "Do not use DisplayPort with CDCLK less than | |
1428 | * 432 MHz, audio enabled, port width x4, and link rate | |
1429 | * HBR2 (5.4 GHz), or else there may be audio corruption or | |
1430 | * screen corruption." | |
1431 | */ | |
1432 | if (intel_crtc_has_dp_encoder(crtc_state) && | |
1433 | crtc_state->has_audio && | |
1434 | crtc_state->port_clock >= 540000 && | |
1435 | crtc_state->lane_count == 4) | |
1436 | pixel_rate = max(432000, pixel_rate); | |
1437 | ||
1438 | return pixel_rate; | |
1439 | } | |
1440 | ||
1441 | /* compute the max rate for new configuration */ | |
1442 | static int intel_max_pixel_rate(struct drm_atomic_state *state) | |
1443 | { | |
1444 | struct intel_atomic_state *intel_state = to_intel_atomic_state(state); | |
1445 | struct drm_i915_private *dev_priv = to_i915(state->dev); | |
1446 | struct drm_crtc *crtc; | |
1447 | struct drm_crtc_state *cstate; | |
1448 | struct intel_crtc_state *crtc_state; | |
1449 | unsigned int max_pixel_rate = 0, i; | |
1450 | enum pipe pipe; | |
1451 | ||
1452 | memcpy(intel_state->min_pixclk, dev_priv->min_pixclk, | |
1453 | sizeof(intel_state->min_pixclk)); | |
1454 | ||
1455 | for_each_crtc_in_state(state, crtc, cstate, i) { | |
1456 | int pixel_rate; | |
1457 | ||
1458 | crtc_state = to_intel_crtc_state(cstate); | |
1459 | if (!crtc_state->base.enable) { | |
1460 | intel_state->min_pixclk[i] = 0; | |
1461 | continue; | |
1462 | } | |
1463 | ||
1464 | pixel_rate = crtc_state->pixel_rate; | |
1465 | ||
1466 | if (IS_BROADWELL(dev_priv) || IS_GEN9(dev_priv)) | |
1467 | pixel_rate = | |
1468 | bdw_adjust_min_pipe_pixel_rate(crtc_state, | |
1469 | pixel_rate); | |
1470 | ||
1471 | intel_state->min_pixclk[i] = pixel_rate; | |
1472 | } | |
1473 | ||
1474 | for_each_pipe(dev_priv, pipe) | |
1475 | max_pixel_rate = max(intel_state->min_pixclk[pipe], | |
1476 | max_pixel_rate); | |
1477 | ||
1478 | return max_pixel_rate; | |
1479 | } | |
1480 | ||
1481 | static int vlv_modeset_calc_cdclk(struct drm_atomic_state *state) | |
1482 | { | |
3d5dbb10 | 1483 | struct drm_i915_private *dev_priv = to_i915(state->dev); |
7ff89ca2 VS |
1484 | int max_pixclk = intel_max_pixel_rate(state); |
1485 | struct intel_atomic_state *intel_state = | |
1486 | to_intel_atomic_state(state); | |
bb0f4aab VS |
1487 | int cdclk; |
1488 | ||
1489 | cdclk = vlv_calc_cdclk(dev_priv, max_pixclk); | |
7ff89ca2 | 1490 | |
bb0f4aab VS |
1491 | if (cdclk > dev_priv->max_cdclk_freq) { |
1492 | DRM_DEBUG_KMS("requested cdclk (%d kHz) exceeds max (%d kHz)\n", | |
1493 | cdclk, dev_priv->max_cdclk_freq); | |
1494 | return -EINVAL; | |
1495 | } | |
7ff89ca2 | 1496 | |
bb0f4aab VS |
1497 | intel_state->cdclk.logical.cdclk = cdclk; |
1498 | ||
1499 | if (!intel_state->active_crtcs) { | |
1500 | cdclk = vlv_calc_cdclk(dev_priv, 0); | |
1501 | ||
1502 | intel_state->cdclk.actual.cdclk = cdclk; | |
1503 | } else { | |
1504 | intel_state->cdclk.actual = | |
1505 | intel_state->cdclk.logical; | |
1506 | } | |
7ff89ca2 VS |
1507 | |
1508 | return 0; | |
1509 | } | |
1510 | ||
1511 | static void vlv_modeset_commit_cdclk(struct drm_atomic_state *old_state) | |
1512 | { | |
3d5dbb10 | 1513 | struct drm_i915_private *dev_priv = to_i915(old_state->dev); |
7ff89ca2 | 1514 | |
7ff89ca2 | 1515 | if (IS_CHERRYVIEW(dev_priv)) |
83c5fda7 | 1516 | chv_set_cdclk(dev_priv, &dev_priv->cdclk.actual); |
7ff89ca2 | 1517 | else |
83c5fda7 | 1518 | vlv_set_cdclk(dev_priv, &dev_priv->cdclk.actual); |
7ff89ca2 VS |
1519 | } |
1520 | ||
1521 | static int bdw_modeset_calc_cdclk(struct drm_atomic_state *state) | |
1522 | { | |
1523 | struct drm_i915_private *dev_priv = to_i915(state->dev); | |
1524 | struct intel_atomic_state *intel_state = to_intel_atomic_state(state); | |
1525 | int max_pixclk = intel_max_pixel_rate(state); | |
1526 | int cdclk; | |
1527 | ||
1528 | /* | |
1529 | * FIXME should also account for plane ratio | |
1530 | * once 64bpp pixel formats are supported. | |
1531 | */ | |
1532 | cdclk = bdw_calc_cdclk(max_pixclk); | |
1533 | ||
1534 | if (cdclk > dev_priv->max_cdclk_freq) { | |
1535 | DRM_DEBUG_KMS("requested cdclk (%d kHz) exceeds max (%d kHz)\n", | |
1536 | cdclk, dev_priv->max_cdclk_freq); | |
1537 | return -EINVAL; | |
1538 | } | |
1539 | ||
bb0f4aab VS |
1540 | intel_state->cdclk.logical.cdclk = cdclk; |
1541 | ||
1542 | if (!intel_state->active_crtcs) { | |
1543 | cdclk = bdw_calc_cdclk(0); | |
1544 | ||
1545 | intel_state->cdclk.actual.cdclk = cdclk; | |
1546 | } else { | |
1547 | intel_state->cdclk.actual = | |
1548 | intel_state->cdclk.logical; | |
1549 | } | |
7ff89ca2 VS |
1550 | |
1551 | return 0; | |
1552 | } | |
1553 | ||
1554 | static void bdw_modeset_commit_cdclk(struct drm_atomic_state *old_state) | |
1555 | { | |
3d5dbb10 | 1556 | struct drm_i915_private *dev_priv = to_i915(old_state->dev); |
7ff89ca2 | 1557 | |
83c5fda7 | 1558 | bdw_set_cdclk(dev_priv, &dev_priv->cdclk.actual); |
7ff89ca2 VS |
1559 | } |
1560 | ||
1561 | static int skl_modeset_calc_cdclk(struct drm_atomic_state *state) | |
1562 | { | |
1563 | struct intel_atomic_state *intel_state = to_intel_atomic_state(state); | |
1564 | struct drm_i915_private *dev_priv = to_i915(state->dev); | |
1565 | const int max_pixclk = intel_max_pixel_rate(state); | |
bb0f4aab VS |
1566 | int cdclk, vco; |
1567 | ||
1568 | vco = intel_state->cdclk.logical.vco; | |
1569 | if (!vco) | |
1570 | vco = dev_priv->skl_preferred_vco_freq; | |
7ff89ca2 VS |
1571 | |
1572 | /* | |
1573 | * FIXME should also account for plane ratio | |
1574 | * once 64bpp pixel formats are supported. | |
1575 | */ | |
1576 | cdclk = skl_calc_cdclk(max_pixclk, vco); | |
1577 | ||
7ff89ca2 | 1578 | if (cdclk > dev_priv->max_cdclk_freq) { |
bb0f4aab VS |
1579 | DRM_DEBUG_KMS("requested cdclk (%d kHz) exceeds max (%d kHz)\n", |
1580 | cdclk, dev_priv->max_cdclk_freq); | |
1581 | return -EINVAL; | |
7ff89ca2 VS |
1582 | } |
1583 | ||
bb0f4aab VS |
1584 | intel_state->cdclk.logical.vco = vco; |
1585 | intel_state->cdclk.logical.cdclk = cdclk; | |
1586 | ||
1587 | if (!intel_state->active_crtcs) { | |
1588 | cdclk = skl_calc_cdclk(0, vco); | |
1589 | ||
1590 | intel_state->cdclk.actual.vco = vco; | |
1591 | intel_state->cdclk.actual.cdclk = cdclk; | |
1592 | } else { | |
1593 | intel_state->cdclk.actual = | |
1594 | intel_state->cdclk.logical; | |
1595 | } | |
7ff89ca2 VS |
1596 | |
1597 | return 0; | |
1598 | } | |
1599 | ||
1600 | static void skl_modeset_commit_cdclk(struct drm_atomic_state *old_state) | |
1601 | { | |
1602 | struct drm_i915_private *dev_priv = to_i915(old_state->dev); | |
7ff89ca2 | 1603 | |
83c5fda7 | 1604 | skl_set_cdclk(dev_priv, &dev_priv->cdclk.actual); |
7ff89ca2 VS |
1605 | } |
1606 | ||
1607 | static int bxt_modeset_calc_cdclk(struct drm_atomic_state *state) | |
1608 | { | |
1609 | struct drm_i915_private *dev_priv = to_i915(state->dev); | |
1610 | int max_pixclk = intel_max_pixel_rate(state); | |
1611 | struct intel_atomic_state *intel_state = | |
1612 | to_intel_atomic_state(state); | |
bb0f4aab | 1613 | int cdclk, vco; |
7ff89ca2 | 1614 | |
bb0f4aab | 1615 | if (IS_GEMINILAKE(dev_priv)) { |
7ff89ca2 | 1616 | cdclk = glk_calc_cdclk(max_pixclk); |
bb0f4aab VS |
1617 | vco = glk_de_pll_vco(dev_priv, cdclk); |
1618 | } else { | |
7ff89ca2 | 1619 | cdclk = bxt_calc_cdclk(max_pixclk); |
bb0f4aab VS |
1620 | vco = bxt_de_pll_vco(dev_priv, cdclk); |
1621 | } | |
1622 | ||
1623 | if (cdclk > dev_priv->max_cdclk_freq) { | |
1624 | DRM_DEBUG_KMS("requested cdclk (%d kHz) exceeds max (%d kHz)\n", | |
1625 | cdclk, dev_priv->max_cdclk_freq); | |
1626 | return -EINVAL; | |
1627 | } | |
7ff89ca2 | 1628 | |
bb0f4aab VS |
1629 | intel_state->cdclk.logical.vco = vco; |
1630 | intel_state->cdclk.logical.cdclk = cdclk; | |
7ff89ca2 VS |
1631 | |
1632 | if (!intel_state->active_crtcs) { | |
bb0f4aab | 1633 | if (IS_GEMINILAKE(dev_priv)) { |
7ff89ca2 | 1634 | cdclk = glk_calc_cdclk(0); |
bb0f4aab VS |
1635 | vco = glk_de_pll_vco(dev_priv, cdclk); |
1636 | } else { | |
7ff89ca2 | 1637 | cdclk = bxt_calc_cdclk(0); |
bb0f4aab VS |
1638 | vco = bxt_de_pll_vco(dev_priv, cdclk); |
1639 | } | |
7ff89ca2 | 1640 | |
bb0f4aab VS |
1641 | intel_state->cdclk.actual.vco = vco; |
1642 | intel_state->cdclk.actual.cdclk = cdclk; | |
1643 | } else { | |
1644 | intel_state->cdclk.actual = | |
1645 | intel_state->cdclk.logical; | |
7ff89ca2 VS |
1646 | } |
1647 | ||
1648 | return 0; | |
1649 | } | |
1650 | ||
1651 | static void bxt_modeset_commit_cdclk(struct drm_atomic_state *old_state) | |
1652 | { | |
8f0cfa4d | 1653 | struct drm_i915_private *dev_priv = to_i915(old_state->dev); |
7ff89ca2 | 1654 | |
83c5fda7 | 1655 | bxt_set_cdclk(dev_priv, &dev_priv->cdclk.actual); |
7ff89ca2 VS |
1656 | } |
1657 | ||
1658 | static int intel_compute_max_dotclk(struct drm_i915_private *dev_priv) | |
1659 | { | |
1660 | int max_cdclk_freq = dev_priv->max_cdclk_freq; | |
1661 | ||
1662 | if (IS_GEMINILAKE(dev_priv)) | |
1663 | return 2 * max_cdclk_freq; | |
1664 | else if (INTEL_INFO(dev_priv)->gen >= 9 || | |
1665 | IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) | |
1666 | return max_cdclk_freq; | |
1667 | else if (IS_CHERRYVIEW(dev_priv)) | |
1668 | return max_cdclk_freq*95/100; | |
1669 | else if (INTEL_INFO(dev_priv)->gen < 4) | |
1670 | return 2*max_cdclk_freq*90/100; | |
1671 | else | |
1672 | return max_cdclk_freq*90/100; | |
1673 | } | |
1674 | ||
1675 | /** | |
1676 | * intel_update_max_cdclk - Determine the maximum support CDCLK frequency | |
1677 | * @dev_priv: i915 device | |
1678 | * | |
1679 | * Determine the maximum CDCLK frequency the platform supports, and also | |
1680 | * derive the maximum dot clock frequency the maximum CDCLK frequency | |
1681 | * allows. | |
1682 | */ | |
1683 | void intel_update_max_cdclk(struct drm_i915_private *dev_priv) | |
1684 | { | |
1685 | if (IS_GEN9_BC(dev_priv)) { | |
1686 | u32 limit = I915_READ(SKL_DFSM) & SKL_DFSM_CDCLK_LIMIT_MASK; | |
1687 | int max_cdclk, vco; | |
1688 | ||
1689 | vco = dev_priv->skl_preferred_vco_freq; | |
1690 | WARN_ON(vco != 8100000 && vco != 8640000); | |
1691 | ||
1692 | /* | |
1693 | * Use the lower (vco 8640) cdclk values as a | |
1694 | * first guess. skl_calc_cdclk() will correct it | |
1695 | * if the preferred vco is 8100 instead. | |
1696 | */ | |
1697 | if (limit == SKL_DFSM_CDCLK_LIMIT_675) | |
1698 | max_cdclk = 617143; | |
1699 | else if (limit == SKL_DFSM_CDCLK_LIMIT_540) | |
1700 | max_cdclk = 540000; | |
1701 | else if (limit == SKL_DFSM_CDCLK_LIMIT_450) | |
1702 | max_cdclk = 432000; | |
1703 | else | |
1704 | max_cdclk = 308571; | |
1705 | ||
1706 | dev_priv->max_cdclk_freq = skl_calc_cdclk(max_cdclk, vco); | |
1707 | } else if (IS_GEMINILAKE(dev_priv)) { | |
1708 | dev_priv->max_cdclk_freq = 316800; | |
1709 | } else if (IS_BROXTON(dev_priv)) { | |
1710 | dev_priv->max_cdclk_freq = 624000; | |
1711 | } else if (IS_BROADWELL(dev_priv)) { | |
1712 | /* | |
1713 | * FIXME with extra cooling we can allow | |
1714 | * 540 MHz for ULX and 675 Mhz for ULT. | |
1715 | * How can we know if extra cooling is | |
1716 | * available? PCI ID, VTB, something else? | |
1717 | */ | |
1718 | if (I915_READ(FUSE_STRAP) & HSW_CDCLK_LIMIT) | |
1719 | dev_priv->max_cdclk_freq = 450000; | |
1720 | else if (IS_BDW_ULX(dev_priv)) | |
1721 | dev_priv->max_cdclk_freq = 450000; | |
1722 | else if (IS_BDW_ULT(dev_priv)) | |
1723 | dev_priv->max_cdclk_freq = 540000; | |
1724 | else | |
1725 | dev_priv->max_cdclk_freq = 675000; | |
1726 | } else if (IS_CHERRYVIEW(dev_priv)) { | |
1727 | dev_priv->max_cdclk_freq = 320000; | |
1728 | } else if (IS_VALLEYVIEW(dev_priv)) { | |
1729 | dev_priv->max_cdclk_freq = 400000; | |
1730 | } else { | |
1731 | /* otherwise assume cdclk is fixed */ | |
49cd97a3 | 1732 | dev_priv->max_cdclk_freq = dev_priv->cdclk.hw.cdclk; |
7ff89ca2 VS |
1733 | } |
1734 | ||
1735 | dev_priv->max_dotclk_freq = intel_compute_max_dotclk(dev_priv); | |
1736 | ||
1737 | DRM_DEBUG_DRIVER("Max CD clock rate: %d kHz\n", | |
1738 | dev_priv->max_cdclk_freq); | |
1739 | ||
1740 | DRM_DEBUG_DRIVER("Max dotclock rate: %d kHz\n", | |
1741 | dev_priv->max_dotclk_freq); | |
1742 | } | |
1743 | ||
1744 | /** | |
1745 | * intel_update_cdclk - Determine the current CDCLK frequency | |
1746 | * @dev_priv: i915 device | |
1747 | * | |
1748 | * Determine the current CDCLK frequency. | |
1749 | */ | |
1750 | void intel_update_cdclk(struct drm_i915_private *dev_priv) | |
1751 | { | |
49cd97a3 | 1752 | dev_priv->display.get_cdclk(dev_priv, &dev_priv->cdclk.hw); |
7ff89ca2 | 1753 | |
49cd97a3 VS |
1754 | DRM_DEBUG_DRIVER("Current CD clock rate: %d kHz, VCO: %d kHz, ref: %d kHz\n", |
1755 | dev_priv->cdclk.hw.cdclk, dev_priv->cdclk.hw.vco, | |
1756 | dev_priv->cdclk.hw.ref); | |
7ff89ca2 VS |
1757 | |
1758 | /* | |
1759 | * 9:0 CMBUS [sic] CDCLK frequency (cdfreq): | |
1760 | * Programmng [sic] note: bit[9:2] should be programmed to the number | |
1761 | * of cdclk that generates 4MHz reference clock freq which is used to | |
1762 | * generate GMBus clock. This will vary with the cdclk freq. | |
1763 | */ | |
1764 | if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) | |
1765 | I915_WRITE(GMBUSFREQ_VLV, | |
49cd97a3 | 1766 | DIV_ROUND_UP(dev_priv->cdclk.hw.cdclk, 1000)); |
7ff89ca2 VS |
1767 | } |
1768 | ||
1769 | static int pch_rawclk(struct drm_i915_private *dev_priv) | |
1770 | { | |
1771 | return (I915_READ(PCH_RAWCLK_FREQ) & RAWCLK_FREQ_MASK) * 1000; | |
1772 | } | |
1773 | ||
1774 | static int vlv_hrawclk(struct drm_i915_private *dev_priv) | |
1775 | { | |
1776 | /* RAWCLK_FREQ_VLV register updated from power well code */ | |
1777 | return vlv_get_cck_clock_hpll(dev_priv, "hrawclk", | |
1778 | CCK_DISPLAY_REF_CLOCK_CONTROL); | |
1779 | } | |
1780 | ||
1781 | static int g4x_hrawclk(struct drm_i915_private *dev_priv) | |
1782 | { | |
1783 | uint32_t clkcfg; | |
1784 | ||
1785 | /* hrawclock is 1/4 the FSB frequency */ | |
1786 | clkcfg = I915_READ(CLKCFG); | |
1787 | switch (clkcfg & CLKCFG_FSB_MASK) { | |
1788 | case CLKCFG_FSB_400: | |
1789 | return 100000; | |
1790 | case CLKCFG_FSB_533: | |
1791 | return 133333; | |
1792 | case CLKCFG_FSB_667: | |
1793 | return 166667; | |
1794 | case CLKCFG_FSB_800: | |
1795 | return 200000; | |
1796 | case CLKCFG_FSB_1067: | |
1797 | return 266667; | |
1798 | case CLKCFG_FSB_1333: | |
1799 | return 333333; | |
1800 | /* these two are just a guess; one of them might be right */ | |
1801 | case CLKCFG_FSB_1600: | |
1802 | case CLKCFG_FSB_1600_ALT: | |
1803 | return 400000; | |
1804 | default: | |
1805 | return 133333; | |
1806 | } | |
1807 | } | |
1808 | ||
1809 | /** | |
1810 | * intel_update_rawclk - Determine the current RAWCLK frequency | |
1811 | * @dev_priv: i915 device | |
1812 | * | |
1813 | * Determine the current RAWCLK frequency. RAWCLK is a fixed | |
1814 | * frequency clock so this needs to done only once. | |
1815 | */ | |
1816 | void intel_update_rawclk(struct drm_i915_private *dev_priv) | |
1817 | { | |
1818 | if (HAS_PCH_SPLIT(dev_priv)) | |
1819 | dev_priv->rawclk_freq = pch_rawclk(dev_priv); | |
1820 | else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) | |
1821 | dev_priv->rawclk_freq = vlv_hrawclk(dev_priv); | |
1822 | else if (IS_G4X(dev_priv) || IS_PINEVIEW(dev_priv)) | |
1823 | dev_priv->rawclk_freq = g4x_hrawclk(dev_priv); | |
1824 | else | |
1825 | /* no rawclk on other platforms, or no need to know it */ | |
1826 | return; | |
1827 | ||
1828 | DRM_DEBUG_DRIVER("rawclk rate: %d kHz\n", dev_priv->rawclk_freq); | |
1829 | } | |
1830 | ||
1831 | /** | |
1832 | * intel_init_cdclk_hooks - Initialize CDCLK related modesetting hooks | |
1833 | * @dev_priv: i915 device | |
1834 | */ | |
1835 | void intel_init_cdclk_hooks(struct drm_i915_private *dev_priv) | |
1836 | { | |
1837 | if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) { | |
1838 | dev_priv->display.modeset_commit_cdclk = | |
1839 | vlv_modeset_commit_cdclk; | |
1840 | dev_priv->display.modeset_calc_cdclk = | |
1841 | vlv_modeset_calc_cdclk; | |
1842 | } else if (IS_BROADWELL(dev_priv)) { | |
1843 | dev_priv->display.modeset_commit_cdclk = | |
1844 | bdw_modeset_commit_cdclk; | |
1845 | dev_priv->display.modeset_calc_cdclk = | |
1846 | bdw_modeset_calc_cdclk; | |
1847 | } else if (IS_GEN9_LP(dev_priv)) { | |
1848 | dev_priv->display.modeset_commit_cdclk = | |
1849 | bxt_modeset_commit_cdclk; | |
1850 | dev_priv->display.modeset_calc_cdclk = | |
1851 | bxt_modeset_calc_cdclk; | |
1852 | } else if (IS_GEN9_BC(dev_priv)) { | |
1853 | dev_priv->display.modeset_commit_cdclk = | |
1854 | skl_modeset_commit_cdclk; | |
1855 | dev_priv->display.modeset_calc_cdclk = | |
1856 | skl_modeset_calc_cdclk; | |
1857 | } | |
1858 | ||
1859 | if (IS_GEN9_BC(dev_priv)) | |
1860 | dev_priv->display.get_cdclk = skl_get_cdclk; | |
1861 | else if (IS_GEN9_LP(dev_priv)) | |
1862 | dev_priv->display.get_cdclk = bxt_get_cdclk; | |
1863 | else if (IS_BROADWELL(dev_priv)) | |
1864 | dev_priv->display.get_cdclk = bdw_get_cdclk; | |
1865 | else if (IS_HASWELL(dev_priv)) | |
1866 | dev_priv->display.get_cdclk = hsw_get_cdclk; | |
1867 | else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) | |
1868 | dev_priv->display.get_cdclk = vlv_get_cdclk; | |
1869 | else if (IS_GEN6(dev_priv) || IS_IVYBRIDGE(dev_priv)) | |
1870 | dev_priv->display.get_cdclk = fixed_400mhz_get_cdclk; | |
1871 | else if (IS_GEN5(dev_priv)) | |
1872 | dev_priv->display.get_cdclk = fixed_450mhz_get_cdclk; | |
1873 | else if (IS_GM45(dev_priv)) | |
1874 | dev_priv->display.get_cdclk = gm45_get_cdclk; | |
1875 | else if (IS_G4X(dev_priv)) | |
1876 | dev_priv->display.get_cdclk = g33_get_cdclk; | |
1877 | else if (IS_I965GM(dev_priv)) | |
1878 | dev_priv->display.get_cdclk = i965gm_get_cdclk; | |
1879 | else if (IS_I965G(dev_priv)) | |
1880 | dev_priv->display.get_cdclk = fixed_400mhz_get_cdclk; | |
1881 | else if (IS_PINEVIEW(dev_priv)) | |
1882 | dev_priv->display.get_cdclk = pnv_get_cdclk; | |
1883 | else if (IS_G33(dev_priv)) | |
1884 | dev_priv->display.get_cdclk = g33_get_cdclk; | |
1885 | else if (IS_I945GM(dev_priv)) | |
1886 | dev_priv->display.get_cdclk = i945gm_get_cdclk; | |
1887 | else if (IS_I945G(dev_priv)) | |
1888 | dev_priv->display.get_cdclk = fixed_400mhz_get_cdclk; | |
1889 | else if (IS_I915GM(dev_priv)) | |
1890 | dev_priv->display.get_cdclk = i915gm_get_cdclk; | |
1891 | else if (IS_I915G(dev_priv)) | |
1892 | dev_priv->display.get_cdclk = fixed_333mhz_get_cdclk; | |
1893 | else if (IS_I865G(dev_priv)) | |
1894 | dev_priv->display.get_cdclk = fixed_266mhz_get_cdclk; | |
1895 | else if (IS_I85X(dev_priv)) | |
1896 | dev_priv->display.get_cdclk = i85x_get_cdclk; | |
1897 | else if (IS_I845G(dev_priv)) | |
1898 | dev_priv->display.get_cdclk = fixed_200mhz_get_cdclk; | |
1899 | else { /* 830 */ | |
1900 | WARN(!IS_I830(dev_priv), | |
1901 | "Unknown platform. Assuming 133 MHz CDCLK\n"); | |
1902 | dev_priv->display.get_cdclk = fixed_133mhz_get_cdclk; | |
1903 | } | |
1904 | } |