Commit | Line | Data |
---|---|---|
7c10a2b5 JN |
1 | /* |
2 | * Copyright © 2014 Intel Corporation | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice (including the next | |
12 | * paragraph) shall be included in all copies or substantial portions of the | |
13 | * Software. | |
14 | * | |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
18 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
19 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
20 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER | |
21 | * DEALINGS IN THE SOFTWARE. | |
22 | */ | |
23 | ||
24 | #include <linux/kernel.h> | |
58fddc28 ID |
25 | #include <linux/component.h> |
26 | #include <drm/i915_component.h> | |
27 | #include "intel_drv.h" | |
7c10a2b5 JN |
28 | |
29 | #include <drm/drmP.h> | |
30 | #include <drm/drm_edid.h> | |
7c10a2b5 JN |
31 | #include "i915_drv.h" |
32 | ||
28855d2a JN |
33 | /** |
34 | * DOC: High Definition Audio over HDMI and Display Port | |
35 | * | |
36 | * The graphics and audio drivers together support High Definition Audio over | |
37 | * HDMI and Display Port. The audio programming sequences are divided into audio | |
38 | * codec and controller enable and disable sequences. The graphics driver | |
39 | * handles the audio codec sequences, while the audio driver handles the audio | |
40 | * controller sequences. | |
41 | * | |
42 | * The disable sequences must be performed before disabling the transcoder or | |
43 | * port. The enable sequences may only be performed after enabling the | |
3e6da4a9 JN |
44 | * transcoder and port, and after completed link training. Therefore the audio |
45 | * enable/disable sequences are part of the modeset sequence. | |
28855d2a JN |
46 | * |
47 | * The codec and controller sequences could be done either parallel or serial, | |
48 | * but generally the ELDV/PD change in the codec sequence indicates to the audio | |
49 | * driver that the controller sequence should start. Indeed, most of the | |
50 | * co-operation between the graphics and audio drivers is handled via audio | |
51 | * related registers. (The notable exception is the power management, not | |
52 | * covered here.) | |
cb422619 LY |
53 | * |
54 | * The struct i915_audio_component is used to interact between the graphics | |
55 | * and audio drivers. The struct i915_audio_component_ops *ops in it is | |
56 | * defined in graphics driver and called in audio driver. The | |
57 | * struct i915_audio_component_audio_ops *audio_ops is called from i915 driver. | |
28855d2a JN |
58 | */ |
59 | ||
87fcb2ad | 60 | static const struct { |
7c10a2b5 JN |
61 | int clock; |
62 | u32 config; | |
63 | } hdmi_audio_clock[] = { | |
606bb5e0 | 64 | { 25175, AUD_CONFIG_PIXEL_CLOCK_HDMI_25175 }, |
7c10a2b5 JN |
65 | { 25200, AUD_CONFIG_PIXEL_CLOCK_HDMI_25200 }, /* default per bspec */ |
66 | { 27000, AUD_CONFIG_PIXEL_CLOCK_HDMI_27000 }, | |
606bb5e0 | 67 | { 27027, AUD_CONFIG_PIXEL_CLOCK_HDMI_27027 }, |
7c10a2b5 | 68 | { 54000, AUD_CONFIG_PIXEL_CLOCK_HDMI_54000 }, |
606bb5e0 VS |
69 | { 54054, AUD_CONFIG_PIXEL_CLOCK_HDMI_54054 }, |
70 | { 74176, AUD_CONFIG_PIXEL_CLOCK_HDMI_74176 }, | |
7c10a2b5 | 71 | { 74250, AUD_CONFIG_PIXEL_CLOCK_HDMI_74250 }, |
606bb5e0 | 72 | { 148352, AUD_CONFIG_PIXEL_CLOCK_HDMI_148352 }, |
7c10a2b5 JN |
73 | { 148500, AUD_CONFIG_PIXEL_CLOCK_HDMI_148500 }, |
74 | }; | |
75 | ||
4a21ef7d LY |
76 | /* HDMI N/CTS table */ |
77 | #define TMDS_297M 297000 | |
606bb5e0 | 78 | #define TMDS_296M 296703 |
4a21ef7d LY |
79 | static const struct { |
80 | int sample_rate; | |
81 | int clock; | |
82 | int n; | |
83 | int cts; | |
84 | } aud_ncts[] = { | |
85 | { 44100, TMDS_296M, 4459, 234375 }, | |
86 | { 44100, TMDS_297M, 4704, 247500 }, | |
87 | { 48000, TMDS_296M, 5824, 281250 }, | |
88 | { 48000, TMDS_297M, 5120, 247500 }, | |
89 | { 32000, TMDS_296M, 5824, 421875 }, | |
90 | { 32000, TMDS_297M, 3072, 222750 }, | |
91 | { 88200, TMDS_296M, 8918, 234375 }, | |
92 | { 88200, TMDS_297M, 9408, 247500 }, | |
93 | { 96000, TMDS_296M, 11648, 281250 }, | |
94 | { 96000, TMDS_297M, 10240, 247500 }, | |
95 | { 176400, TMDS_296M, 17836, 234375 }, | |
96 | { 176400, TMDS_297M, 18816, 247500 }, | |
97 | { 192000, TMDS_296M, 23296, 281250 }, | |
98 | { 192000, TMDS_297M, 20480, 247500 }, | |
99 | }; | |
100 | ||
7c10a2b5 | 101 | /* get AUD_CONFIG_PIXEL_CLOCK_HDMI_* value for mode */ |
5e7234c9 | 102 | static u32 audio_config_hdmi_pixel_clock(const struct drm_display_mode *adjusted_mode) |
7c10a2b5 JN |
103 | { |
104 | int i; | |
105 | ||
106 | for (i = 0; i < ARRAY_SIZE(hdmi_audio_clock); i++) { | |
aad941d5 | 107 | if (adjusted_mode->crtc_clock == hdmi_audio_clock[i].clock) |
7c10a2b5 JN |
108 | break; |
109 | } | |
110 | ||
111 | if (i == ARRAY_SIZE(hdmi_audio_clock)) { | |
5e7234c9 | 112 | DRM_DEBUG_KMS("HDMI audio pixel clock setting for %d not found, falling back to defaults\n", |
aad941d5 | 113 | adjusted_mode->crtc_clock); |
7c10a2b5 JN |
114 | i = 1; |
115 | } | |
116 | ||
117 | DRM_DEBUG_KMS("Configuring HDMI audio for pixel clock %d (0x%08x)\n", | |
118 | hdmi_audio_clock[i].clock, | |
119 | hdmi_audio_clock[i].config); | |
120 | ||
121 | return hdmi_audio_clock[i].config; | |
122 | } | |
123 | ||
4a21ef7d LY |
124 | static int audio_config_get_n(const struct drm_display_mode *mode, int rate) |
125 | { | |
126 | int i; | |
127 | ||
128 | for (i = 0; i < ARRAY_SIZE(aud_ncts); i++) { | |
129 | if ((rate == aud_ncts[i].sample_rate) && | |
130 | (mode->clock == aud_ncts[i].clock)) { | |
131 | return aud_ncts[i].n; | |
132 | } | |
133 | } | |
134 | return 0; | |
135 | } | |
136 | ||
7e8275c2 LY |
137 | static uint32_t audio_config_setup_n_reg(int n, uint32_t val) |
138 | { | |
139 | int n_low, n_up; | |
140 | uint32_t tmp = val; | |
141 | ||
142 | n_low = n & 0xfff; | |
143 | n_up = (n >> 12) & 0xff; | |
144 | tmp &= ~(AUD_CONFIG_UPPER_N_MASK | AUD_CONFIG_LOWER_N_MASK); | |
145 | tmp |= ((n_up << AUD_CONFIG_UPPER_N_SHIFT) | | |
146 | (n_low << AUD_CONFIG_LOWER_N_SHIFT) | | |
147 | AUD_CONFIG_N_PROG_ENABLE); | |
148 | return tmp; | |
149 | } | |
150 | ||
4a21ef7d LY |
151 | /* check whether N/CTS/M need be set manually */ |
152 | static bool audio_rate_need_prog(struct intel_crtc *crtc, | |
87f77eff | 153 | const struct drm_display_mode *mode) |
4a21ef7d LY |
154 | { |
155 | if (((mode->clock == TMDS_297M) || | |
156 | (mode->clock == TMDS_296M)) && | |
157 | intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI)) | |
158 | return true; | |
159 | else | |
160 | return false; | |
161 | } | |
162 | ||
7c10a2b5 | 163 | static bool intel_eld_uptodate(struct drm_connector *connector, |
f0f59a00 VS |
164 | i915_reg_t reg_eldv, uint32_t bits_eldv, |
165 | i915_reg_t reg_elda, uint32_t bits_elda, | |
166 | i915_reg_t reg_edid) | |
7c10a2b5 JN |
167 | { |
168 | struct drm_i915_private *dev_priv = connector->dev->dev_private; | |
169 | uint8_t *eld = connector->eld; | |
f9f682ae JN |
170 | uint32_t tmp; |
171 | int i; | |
7c10a2b5 | 172 | |
f9f682ae JN |
173 | tmp = I915_READ(reg_eldv); |
174 | tmp &= bits_eldv; | |
7c10a2b5 | 175 | |
f9f682ae | 176 | if (!tmp) |
7c10a2b5 JN |
177 | return false; |
178 | ||
f9f682ae JN |
179 | tmp = I915_READ(reg_elda); |
180 | tmp &= ~bits_elda; | |
181 | I915_WRITE(reg_elda, tmp); | |
7c10a2b5 | 182 | |
938fd8aa | 183 | for (i = 0; i < drm_eld_size(eld) / 4; i++) |
7c10a2b5 JN |
184 | if (I915_READ(reg_edid) != *((uint32_t *)eld + i)) |
185 | return false; | |
186 | ||
187 | return true; | |
188 | } | |
189 | ||
76d8d3e5 JN |
190 | static void g4x_audio_codec_disable(struct intel_encoder *encoder) |
191 | { | |
192 | struct drm_i915_private *dev_priv = encoder->base.dev->dev_private; | |
193 | uint32_t eldv, tmp; | |
194 | ||
195 | DRM_DEBUG_KMS("Disable audio codec\n"); | |
196 | ||
197 | tmp = I915_READ(G4X_AUD_VID_DID); | |
198 | if (tmp == INTEL_AUDIO_DEVBLC || tmp == INTEL_AUDIO_DEVCL) | |
199 | eldv = G4X_ELDV_DEVCL_DEVBLC; | |
200 | else | |
201 | eldv = G4X_ELDV_DEVCTG; | |
202 | ||
203 | /* Invalidate ELD */ | |
204 | tmp = I915_READ(G4X_AUD_CNTL_ST); | |
205 | tmp &= ~eldv; | |
206 | I915_WRITE(G4X_AUD_CNTL_ST, tmp); | |
207 | } | |
208 | ||
69bfe1a9 JN |
209 | static void g4x_audio_codec_enable(struct drm_connector *connector, |
210 | struct intel_encoder *encoder, | |
5e7234c9 | 211 | const struct drm_display_mode *adjusted_mode) |
7c10a2b5 JN |
212 | { |
213 | struct drm_i915_private *dev_priv = connector->dev->dev_private; | |
214 | uint8_t *eld = connector->eld; | |
215 | uint32_t eldv; | |
f9f682ae JN |
216 | uint32_t tmp; |
217 | int len, i; | |
7c10a2b5 | 218 | |
d5ee08de JN |
219 | DRM_DEBUG_KMS("Enable audio codec, %u bytes ELD\n", eld[2]); |
220 | ||
f9f682ae JN |
221 | tmp = I915_READ(G4X_AUD_VID_DID); |
222 | if (tmp == INTEL_AUDIO_DEVBLC || tmp == INTEL_AUDIO_DEVCL) | |
7c10a2b5 JN |
223 | eldv = G4X_ELDV_DEVCL_DEVBLC; |
224 | else | |
225 | eldv = G4X_ELDV_DEVCTG; | |
226 | ||
227 | if (intel_eld_uptodate(connector, | |
228 | G4X_AUD_CNTL_ST, eldv, | |
c46f111f | 229 | G4X_AUD_CNTL_ST, G4X_ELD_ADDR_MASK, |
7c10a2b5 JN |
230 | G4X_HDMIW_HDMIEDID)) |
231 | return; | |
232 | ||
f9f682ae | 233 | tmp = I915_READ(G4X_AUD_CNTL_ST); |
c46f111f | 234 | tmp &= ~(eldv | G4X_ELD_ADDR_MASK); |
f9f682ae JN |
235 | len = (tmp >> 9) & 0x1f; /* ELD buffer size */ |
236 | I915_WRITE(G4X_AUD_CNTL_ST, tmp); | |
7c10a2b5 | 237 | |
938fd8aa | 238 | len = min(drm_eld_size(eld) / 4, len); |
7c10a2b5 JN |
239 | DRM_DEBUG_DRIVER("ELD size %d\n", len); |
240 | for (i = 0; i < len; i++) | |
241 | I915_WRITE(G4X_HDMIW_HDMIEDID, *((uint32_t *)eld + i)); | |
242 | ||
f9f682ae JN |
243 | tmp = I915_READ(G4X_AUD_CNTL_ST); |
244 | tmp |= eldv; | |
245 | I915_WRITE(G4X_AUD_CNTL_ST, tmp); | |
7c10a2b5 JN |
246 | } |
247 | ||
69bfe1a9 JN |
248 | static void hsw_audio_codec_disable(struct intel_encoder *encoder) |
249 | { | |
5fad84a7 JN |
250 | struct drm_i915_private *dev_priv = encoder->base.dev->dev_private; |
251 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->base.crtc); | |
252 | enum pipe pipe = intel_crtc->pipe; | |
69bfe1a9 JN |
253 | uint32_t tmp; |
254 | ||
5fad84a7 JN |
255 | DRM_DEBUG_KMS("Disable audio codec on pipe %c\n", pipe_name(pipe)); |
256 | ||
4a21ef7d LY |
257 | mutex_lock(&dev_priv->av_mutex); |
258 | ||
5fad84a7 JN |
259 | /* Disable timestamps */ |
260 | tmp = I915_READ(HSW_AUD_CFG(pipe)); | |
261 | tmp &= ~AUD_CONFIG_N_VALUE_INDEX; | |
262 | tmp |= AUD_CONFIG_N_PROG_ENABLE; | |
263 | tmp &= ~AUD_CONFIG_UPPER_N_MASK; | |
264 | tmp &= ~AUD_CONFIG_LOWER_N_MASK; | |
265 | if (intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_DISPLAYPORT)) | |
266 | tmp |= AUD_CONFIG_N_VALUE_INDEX; | |
267 | I915_WRITE(HSW_AUD_CFG(pipe), tmp); | |
268 | ||
269 | /* Invalidate ELD */ | |
69bfe1a9 | 270 | tmp = I915_READ(HSW_AUD_PIN_ELD_CP_VLD); |
82910ac6 | 271 | tmp &= ~AUDIO_ELD_VALID(pipe); |
eb45fa0b | 272 | tmp &= ~AUDIO_OUTPUT_ENABLE(pipe); |
69bfe1a9 | 273 | I915_WRITE(HSW_AUD_PIN_ELD_CP_VLD, tmp); |
4a21ef7d LY |
274 | |
275 | mutex_unlock(&dev_priv->av_mutex); | |
69bfe1a9 JN |
276 | } |
277 | ||
278 | static void hsw_audio_codec_enable(struct drm_connector *connector, | |
279 | struct intel_encoder *encoder, | |
5e7234c9 | 280 | const struct drm_display_mode *adjusted_mode) |
7c10a2b5 JN |
281 | { |
282 | struct drm_i915_private *dev_priv = connector->dev->dev_private; | |
820d2d77 | 283 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->base.crtc); |
5fad84a7 | 284 | enum pipe pipe = intel_crtc->pipe; |
7e8275c2 | 285 | struct i915_audio_component *acomp = dev_priv->audio_component; |
5fad84a7 | 286 | const uint8_t *eld = connector->eld; |
7e8275c2 LY |
287 | struct intel_digital_port *intel_dig_port = |
288 | enc_to_dig_port(&encoder->base); | |
289 | enum port port = intel_dig_port->port; | |
f9f682ae JN |
290 | uint32_t tmp; |
291 | int len, i; | |
7e8275c2 | 292 | int n, rate; |
7c10a2b5 | 293 | |
5fad84a7 | 294 | DRM_DEBUG_KMS("Enable audio codec on pipe %c, %u bytes ELD\n", |
938fd8aa | 295 | pipe_name(pipe), drm_eld_size(eld)); |
7c10a2b5 | 296 | |
4a21ef7d LY |
297 | mutex_lock(&dev_priv->av_mutex); |
298 | ||
5fad84a7 JN |
299 | /* Enable audio presence detect, invalidate ELD */ |
300 | tmp = I915_READ(HSW_AUD_PIN_ELD_CP_VLD); | |
82910ac6 JN |
301 | tmp |= AUDIO_OUTPUT_ENABLE(pipe); |
302 | tmp &= ~AUDIO_ELD_VALID(pipe); | |
5fad84a7 | 303 | I915_WRITE(HSW_AUD_PIN_ELD_CP_VLD, tmp); |
7c10a2b5 | 304 | |
5fad84a7 JN |
305 | /* |
306 | * FIXME: We're supposed to wait for vblank here, but we have vblanks | |
307 | * disabled during the mode set. The proper fix would be to push the | |
308 | * rest of the setup into a vblank work item, queued here, but the | |
309 | * infrastructure is not there yet. | |
310 | */ | |
7c10a2b5 | 311 | |
5fad84a7 JN |
312 | /* Reset ELD write address */ |
313 | tmp = I915_READ(HSW_AUD_DIP_ELD_CTRL(pipe)); | |
c46f111f | 314 | tmp &= ~IBX_ELD_ADDRESS_MASK; |
5fad84a7 | 315 | I915_WRITE(HSW_AUD_DIP_ELD_CTRL(pipe), tmp); |
7c10a2b5 | 316 | |
5fad84a7 | 317 | /* Up to 84 bytes of hw ELD buffer */ |
938fd8aa JN |
318 | len = min(drm_eld_size(eld), 84); |
319 | for (i = 0; i < len / 4; i++) | |
5fad84a7 | 320 | I915_WRITE(HSW_AUD_EDID_DATA(pipe), *((uint32_t *)eld + i)); |
7c10a2b5 | 321 | |
5fad84a7 | 322 | /* ELD valid */ |
69bfe1a9 | 323 | tmp = I915_READ(HSW_AUD_PIN_ELD_CP_VLD); |
82910ac6 | 324 | tmp |= AUDIO_ELD_VALID(pipe); |
69bfe1a9 | 325 | I915_WRITE(HSW_AUD_PIN_ELD_CP_VLD, tmp); |
5fad84a7 JN |
326 | |
327 | /* Enable timestamps */ | |
328 | tmp = I915_READ(HSW_AUD_CFG(pipe)); | |
329 | tmp &= ~AUD_CONFIG_N_VALUE_INDEX; | |
5fad84a7 JN |
330 | tmp &= ~AUD_CONFIG_PIXEL_CLOCK_HDMI_MASK; |
331 | if (intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_DISPLAYPORT)) | |
332 | tmp |= AUD_CONFIG_N_VALUE_INDEX; | |
333 | else | |
5e7234c9 | 334 | tmp |= audio_config_hdmi_pixel_clock(adjusted_mode); |
7e8275c2 LY |
335 | |
336 | tmp &= ~AUD_CONFIG_N_PROG_ENABLE; | |
28446598 | 337 | if (audio_rate_need_prog(intel_crtc, adjusted_mode)) { |
7e8275c2 LY |
338 | if (!acomp) |
339 | rate = 0; | |
340 | else if (port >= PORT_A && port <= PORT_E) | |
341 | rate = acomp->aud_sample_rate[port]; | |
342 | else { | |
343 | DRM_ERROR("invalid port: %d\n", port); | |
344 | rate = 0; | |
345 | } | |
28446598 | 346 | n = audio_config_get_n(adjusted_mode, rate); |
7e8275c2 LY |
347 | if (n != 0) |
348 | tmp = audio_config_setup_n_reg(n, tmp); | |
349 | else | |
350 | DRM_DEBUG_KMS("no suitable N value is found\n"); | |
351 | } | |
352 | ||
5fad84a7 | 353 | I915_WRITE(HSW_AUD_CFG(pipe), tmp); |
4a21ef7d LY |
354 | |
355 | mutex_unlock(&dev_priv->av_mutex); | |
7c10a2b5 JN |
356 | } |
357 | ||
495a5bb8 JN |
358 | static void ilk_audio_codec_disable(struct intel_encoder *encoder) |
359 | { | |
360 | struct drm_i915_private *dev_priv = encoder->base.dev->dev_private; | |
361 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->base.crtc); | |
362 | struct intel_digital_port *intel_dig_port = | |
363 | enc_to_dig_port(&encoder->base); | |
364 | enum port port = intel_dig_port->port; | |
365 | enum pipe pipe = intel_crtc->pipe; | |
366 | uint32_t tmp, eldv; | |
f0f59a00 | 367 | i915_reg_t aud_config, aud_cntrl_st2; |
495a5bb8 JN |
368 | |
369 | DRM_DEBUG_KMS("Disable audio codec on port %c, pipe %c\n", | |
370 | port_name(port), pipe_name(pipe)); | |
371 | ||
d3902c3e JN |
372 | if (WARN_ON(port == PORT_A)) |
373 | return; | |
374 | ||
495a5bb8 JN |
375 | if (HAS_PCH_IBX(dev_priv->dev)) { |
376 | aud_config = IBX_AUD_CFG(pipe); | |
377 | aud_cntrl_st2 = IBX_AUD_CNTL_ST2; | |
378 | } else if (IS_VALLEYVIEW(dev_priv)) { | |
379 | aud_config = VLV_AUD_CFG(pipe); | |
380 | aud_cntrl_st2 = VLV_AUD_CNTL_ST2; | |
381 | } else { | |
382 | aud_config = CPT_AUD_CFG(pipe); | |
383 | aud_cntrl_st2 = CPT_AUD_CNTRL_ST2; | |
384 | } | |
385 | ||
386 | /* Disable timestamps */ | |
387 | tmp = I915_READ(aud_config); | |
388 | tmp &= ~AUD_CONFIG_N_VALUE_INDEX; | |
389 | tmp |= AUD_CONFIG_N_PROG_ENABLE; | |
390 | tmp &= ~AUD_CONFIG_UPPER_N_MASK; | |
391 | tmp &= ~AUD_CONFIG_LOWER_N_MASK; | |
392 | if (intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_DISPLAYPORT)) | |
393 | tmp |= AUD_CONFIG_N_VALUE_INDEX; | |
394 | I915_WRITE(aud_config, tmp); | |
395 | ||
d3902c3e | 396 | eldv = IBX_ELD_VALID(port); |
495a5bb8 JN |
397 | |
398 | /* Invalidate ELD */ | |
399 | tmp = I915_READ(aud_cntrl_st2); | |
400 | tmp &= ~eldv; | |
401 | I915_WRITE(aud_cntrl_st2, tmp); | |
402 | } | |
403 | ||
69bfe1a9 JN |
404 | static void ilk_audio_codec_enable(struct drm_connector *connector, |
405 | struct intel_encoder *encoder, | |
5e7234c9 | 406 | const struct drm_display_mode *adjusted_mode) |
7c10a2b5 JN |
407 | { |
408 | struct drm_i915_private *dev_priv = connector->dev->dev_private; | |
820d2d77 | 409 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->base.crtc); |
c6bde93b JN |
410 | struct intel_digital_port *intel_dig_port = |
411 | enc_to_dig_port(&encoder->base); | |
412 | enum port port = intel_dig_port->port; | |
413 | enum pipe pipe = intel_crtc->pipe; | |
7c10a2b5 JN |
414 | uint8_t *eld = connector->eld; |
415 | uint32_t eldv; | |
f9f682ae JN |
416 | uint32_t tmp; |
417 | int len, i; | |
f0f59a00 | 418 | i915_reg_t hdmiw_hdmiedid, aud_config, aud_cntl_st, aud_cntrl_st2; |
c6bde93b JN |
419 | |
420 | DRM_DEBUG_KMS("Enable audio codec on port %c, pipe %c, %u bytes ELD\n", | |
938fd8aa | 421 | port_name(port), pipe_name(pipe), drm_eld_size(eld)); |
c6bde93b | 422 | |
d3902c3e JN |
423 | if (WARN_ON(port == PORT_A)) |
424 | return; | |
425 | ||
c6bde93b JN |
426 | /* |
427 | * FIXME: We're supposed to wait for vblank here, but we have vblanks | |
428 | * disabled during the mode set. The proper fix would be to push the | |
429 | * rest of the setup into a vblank work item, queued here, but the | |
430 | * infrastructure is not there yet. | |
431 | */ | |
7c10a2b5 JN |
432 | |
433 | if (HAS_PCH_IBX(connector->dev)) { | |
434 | hdmiw_hdmiedid = IBX_HDMIW_HDMIEDID(pipe); | |
435 | aud_config = IBX_AUD_CFG(pipe); | |
436 | aud_cntl_st = IBX_AUD_CNTL_ST(pipe); | |
437 | aud_cntrl_st2 = IBX_AUD_CNTL_ST2; | |
438 | } else if (IS_VALLEYVIEW(connector->dev)) { | |
439 | hdmiw_hdmiedid = VLV_HDMIW_HDMIEDID(pipe); | |
440 | aud_config = VLV_AUD_CFG(pipe); | |
441 | aud_cntl_st = VLV_AUD_CNTL_ST(pipe); | |
442 | aud_cntrl_st2 = VLV_AUD_CNTL_ST2; | |
443 | } else { | |
444 | hdmiw_hdmiedid = CPT_HDMIW_HDMIEDID(pipe); | |
445 | aud_config = CPT_AUD_CFG(pipe); | |
446 | aud_cntl_st = CPT_AUD_CNTL_ST(pipe); | |
447 | aud_cntrl_st2 = CPT_AUD_CNTRL_ST2; | |
448 | } | |
449 | ||
d3902c3e | 450 | eldv = IBX_ELD_VALID(port); |
7c10a2b5 | 451 | |
c6bde93b | 452 | /* Invalidate ELD */ |
f9f682ae JN |
453 | tmp = I915_READ(aud_cntrl_st2); |
454 | tmp &= ~eldv; | |
455 | I915_WRITE(aud_cntrl_st2, tmp); | |
7c10a2b5 | 456 | |
c6bde93b | 457 | /* Reset ELD write address */ |
f9f682ae | 458 | tmp = I915_READ(aud_cntl_st); |
c46f111f | 459 | tmp &= ~IBX_ELD_ADDRESS_MASK; |
f9f682ae | 460 | I915_WRITE(aud_cntl_st, tmp); |
7c10a2b5 | 461 | |
c6bde93b | 462 | /* Up to 84 bytes of hw ELD buffer */ |
938fd8aa JN |
463 | len = min(drm_eld_size(eld), 84); |
464 | for (i = 0; i < len / 4; i++) | |
7c10a2b5 JN |
465 | I915_WRITE(hdmiw_hdmiedid, *((uint32_t *)eld + i)); |
466 | ||
c6bde93b | 467 | /* ELD valid */ |
f9f682ae JN |
468 | tmp = I915_READ(aud_cntrl_st2); |
469 | tmp |= eldv; | |
470 | I915_WRITE(aud_cntrl_st2, tmp); | |
c6bde93b JN |
471 | |
472 | /* Enable timestamps */ | |
473 | tmp = I915_READ(aud_config); | |
474 | tmp &= ~AUD_CONFIG_N_VALUE_INDEX; | |
475 | tmp &= ~AUD_CONFIG_N_PROG_ENABLE; | |
476 | tmp &= ~AUD_CONFIG_PIXEL_CLOCK_HDMI_MASK; | |
477 | if (intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_DISPLAYPORT)) | |
478 | tmp |= AUD_CONFIG_N_VALUE_INDEX; | |
479 | else | |
5e7234c9 | 480 | tmp |= audio_config_hdmi_pixel_clock(adjusted_mode); |
c6bde93b | 481 | I915_WRITE(aud_config, tmp); |
7c10a2b5 JN |
482 | } |
483 | ||
69bfe1a9 JN |
484 | /** |
485 | * intel_audio_codec_enable - Enable the audio codec for HD audio | |
486 | * @intel_encoder: encoder on which to enable audio | |
487 | * | |
488 | * The enable sequences may only be performed after enabling the transcoder and | |
489 | * port, and after completed link training. | |
490 | */ | |
491 | void intel_audio_codec_enable(struct intel_encoder *intel_encoder) | |
7c10a2b5 | 492 | { |
33d1e7c6 JN |
493 | struct drm_encoder *encoder = &intel_encoder->base; |
494 | struct intel_crtc *crtc = to_intel_crtc(encoder->crtc); | |
7c5f93b0 | 495 | const struct drm_display_mode *adjusted_mode = &crtc->config->base.adjusted_mode; |
7c10a2b5 JN |
496 | struct drm_connector *connector; |
497 | struct drm_device *dev = encoder->dev; | |
498 | struct drm_i915_private *dev_priv = dev->dev_private; | |
51e1d83c DH |
499 | struct i915_audio_component *acomp = dev_priv->audio_component; |
500 | struct intel_digital_port *intel_dig_port = enc_to_dig_port(encoder); | |
501 | enum port port = intel_dig_port->port; | |
7c10a2b5 | 502 | |
9e5a3b52 | 503 | connector = drm_select_eld(encoder); |
7c10a2b5 JN |
504 | if (!connector) |
505 | return; | |
506 | ||
507 | DRM_DEBUG_DRIVER("ELD on [CONNECTOR:%d:%s], [ENCODER:%d:%s]\n", | |
508 | connector->base.id, | |
509 | connector->name, | |
510 | connector->encoder->base.id, | |
511 | connector->encoder->name); | |
512 | ||
6189b036 JN |
513 | /* ELD Conn_Type */ |
514 | connector->eld[5] &= ~(3 << 2); | |
515 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) | |
516 | connector->eld[5] |= (1 << 2); | |
517 | ||
124abe07 | 518 | connector->eld[6] = drm_av_sync_delay(connector, adjusted_mode) / 2; |
7c10a2b5 | 519 | |
69bfe1a9 | 520 | if (dev_priv->display.audio_codec_enable) |
124abe07 VS |
521 | dev_priv->display.audio_codec_enable(connector, intel_encoder, |
522 | adjusted_mode); | |
51e1d83c DH |
523 | |
524 | if (acomp && acomp->audio_ops && acomp->audio_ops->pin_eld_notify) | |
f0675d4a | 525 | acomp->audio_ops->pin_eld_notify(acomp->audio_ops->audio_ptr, (int) port); |
69bfe1a9 JN |
526 | } |
527 | ||
528 | /** | |
529 | * intel_audio_codec_disable - Disable the audio codec for HD audio | |
95d0be61 | 530 | * @intel_encoder: encoder on which to disable audio |
69bfe1a9 JN |
531 | * |
532 | * The disable sequences must be performed before disabling the transcoder or | |
533 | * port. | |
534 | */ | |
51e1d83c | 535 | void intel_audio_codec_disable(struct intel_encoder *intel_encoder) |
69bfe1a9 | 536 | { |
51e1d83c DH |
537 | struct drm_encoder *encoder = &intel_encoder->base; |
538 | struct drm_device *dev = encoder->dev; | |
69bfe1a9 | 539 | struct drm_i915_private *dev_priv = dev->dev_private; |
51e1d83c DH |
540 | struct i915_audio_component *acomp = dev_priv->audio_component; |
541 | struct intel_digital_port *intel_dig_port = enc_to_dig_port(encoder); | |
542 | enum port port = intel_dig_port->port; | |
69bfe1a9 JN |
543 | |
544 | if (dev_priv->display.audio_codec_disable) | |
51e1d83c DH |
545 | dev_priv->display.audio_codec_disable(intel_encoder); |
546 | ||
547 | if (acomp && acomp->audio_ops && acomp->audio_ops->pin_eld_notify) | |
f0675d4a | 548 | acomp->audio_ops->pin_eld_notify(acomp->audio_ops->audio_ptr, (int) port); |
7c10a2b5 JN |
549 | } |
550 | ||
551 | /** | |
552 | * intel_init_audio - Set up chip specific audio functions | |
553 | * @dev: drm device | |
554 | */ | |
555 | void intel_init_audio(struct drm_device *dev) | |
556 | { | |
557 | struct drm_i915_private *dev_priv = dev->dev_private; | |
558 | ||
69bfe1a9 JN |
559 | if (IS_G4X(dev)) { |
560 | dev_priv->display.audio_codec_enable = g4x_audio_codec_enable; | |
76d8d3e5 | 561 | dev_priv->display.audio_codec_disable = g4x_audio_codec_disable; |
69bfe1a9 JN |
562 | } else if (IS_VALLEYVIEW(dev)) { |
563 | dev_priv->display.audio_codec_enable = ilk_audio_codec_enable; | |
495a5bb8 | 564 | dev_priv->display.audio_codec_disable = ilk_audio_codec_disable; |
69bfe1a9 JN |
565 | } else if (IS_HASWELL(dev) || INTEL_INFO(dev)->gen >= 8) { |
566 | dev_priv->display.audio_codec_enable = hsw_audio_codec_enable; | |
567 | dev_priv->display.audio_codec_disable = hsw_audio_codec_disable; | |
568 | } else if (HAS_PCH_SPLIT(dev)) { | |
569 | dev_priv->display.audio_codec_enable = ilk_audio_codec_enable; | |
495a5bb8 | 570 | dev_priv->display.audio_codec_disable = ilk_audio_codec_disable; |
69bfe1a9 | 571 | } |
7c10a2b5 | 572 | } |
58fddc28 ID |
573 | |
574 | static void i915_audio_component_get_power(struct device *dev) | |
575 | { | |
576 | intel_display_power_get(dev_to_i915(dev), POWER_DOMAIN_AUDIO); | |
577 | } | |
578 | ||
579 | static void i915_audio_component_put_power(struct device *dev) | |
580 | { | |
581 | intel_display_power_put(dev_to_i915(dev), POWER_DOMAIN_AUDIO); | |
582 | } | |
583 | ||
632f3ab9 LH |
584 | static void i915_audio_component_codec_wake_override(struct device *dev, |
585 | bool enable) | |
586 | { | |
587 | struct drm_i915_private *dev_priv = dev_to_i915(dev); | |
588 | u32 tmp; | |
589 | ||
ef11bdb3 | 590 | if (!IS_SKYLAKE(dev_priv) && !IS_KABYLAKE(dev_priv)) |
632f3ab9 LH |
591 | return; |
592 | ||
593 | /* | |
594 | * Enable/disable generating the codec wake signal, overriding the | |
595 | * internal logic to generate the codec wake to controller. | |
596 | */ | |
597 | tmp = I915_READ(HSW_AUD_CHICKENBIT); | |
598 | tmp &= ~SKL_AUD_CODEC_WAKE_SIGNAL; | |
599 | I915_WRITE(HSW_AUD_CHICKENBIT, tmp); | |
600 | usleep_range(1000, 1500); | |
601 | ||
602 | if (enable) { | |
603 | tmp = I915_READ(HSW_AUD_CHICKENBIT); | |
604 | tmp |= SKL_AUD_CODEC_WAKE_SIGNAL; | |
605 | I915_WRITE(HSW_AUD_CHICKENBIT, tmp); | |
606 | usleep_range(1000, 1500); | |
607 | } | |
608 | } | |
609 | ||
58fddc28 ID |
610 | /* Get CDCLK in kHz */ |
611 | static int i915_audio_component_get_cdclk_freq(struct device *dev) | |
612 | { | |
613 | struct drm_i915_private *dev_priv = dev_to_i915(dev); | |
614 | int ret; | |
615 | ||
616 | if (WARN_ON_ONCE(!HAS_DDI(dev_priv))) | |
617 | return -ENODEV; | |
618 | ||
619 | intel_display_power_get(dev_priv, POWER_DOMAIN_AUDIO); | |
1652d19e VS |
620 | ret = dev_priv->display.get_display_clock_speed(dev_priv->dev); |
621 | ||
58fddc28 ID |
622 | intel_display_power_put(dev_priv, POWER_DOMAIN_AUDIO); |
623 | ||
624 | return ret; | |
625 | } | |
626 | ||
4a21ef7d LY |
627 | static int i915_audio_component_sync_audio_rate(struct device *dev, |
628 | int port, int rate) | |
629 | { | |
630 | struct drm_i915_private *dev_priv = dev_to_i915(dev); | |
631 | struct drm_device *drm_dev = dev_priv->dev; | |
632 | struct intel_encoder *intel_encoder; | |
633 | struct intel_digital_port *intel_dig_port; | |
634 | struct intel_crtc *crtc; | |
635 | struct drm_display_mode *mode; | |
7e8275c2 | 636 | struct i915_audio_component *acomp = dev_priv->audio_component; |
4a21ef7d LY |
637 | enum pipe pipe = -1; |
638 | u32 tmp; | |
7e8275c2 | 639 | int n; |
4a21ef7d | 640 | |
ef11bdb3 | 641 | /* HSW, BDW, SKL, KBL need this fix */ |
4a21ef7d | 642 | if (!IS_SKYLAKE(dev_priv) && |
ef11bdb3 RV |
643 | !IS_KABYLAKE(dev_priv) && |
644 | !IS_BROADWELL(dev_priv) && | |
645 | !IS_HASWELL(dev_priv)) | |
4a21ef7d LY |
646 | return 0; |
647 | ||
648 | mutex_lock(&dev_priv->av_mutex); | |
649 | /* 1. get the pipe */ | |
650 | for_each_intel_encoder(drm_dev, intel_encoder) { | |
651 | if (intel_encoder->type != INTEL_OUTPUT_HDMI) | |
652 | continue; | |
653 | intel_dig_port = enc_to_dig_port(&intel_encoder->base); | |
654 | if (port == intel_dig_port->port) { | |
655 | crtc = to_intel_crtc(intel_encoder->base.crtc); | |
d8578836 DV |
656 | if (!crtc) { |
657 | DRM_DEBUG_KMS("%s: crtc is NULL\n", __func__); | |
658 | continue; | |
659 | } | |
4a21ef7d LY |
660 | pipe = crtc->pipe; |
661 | break; | |
662 | } | |
663 | } | |
664 | ||
665 | if (pipe == INVALID_PIPE) { | |
666 | DRM_DEBUG_KMS("no pipe for the port %c\n", port_name(port)); | |
667 | mutex_unlock(&dev_priv->av_mutex); | |
668 | return -ENODEV; | |
669 | } | |
670 | DRM_DEBUG_KMS("pipe %c connects port %c\n", | |
671 | pipe_name(pipe), port_name(port)); | |
672 | mode = &crtc->config->base.adjusted_mode; | |
673 | ||
7e8275c2 LY |
674 | /* port must be valid now, otherwise the pipe will be invalid */ |
675 | acomp->aud_sample_rate[port] = rate; | |
676 | ||
4a21ef7d LY |
677 | /* 2. check whether to set the N/CTS/M manually or not */ |
678 | if (!audio_rate_need_prog(crtc, mode)) { | |
679 | tmp = I915_READ(HSW_AUD_CFG(pipe)); | |
680 | tmp &= ~AUD_CONFIG_N_PROG_ENABLE; | |
681 | I915_WRITE(HSW_AUD_CFG(pipe), tmp); | |
682 | mutex_unlock(&dev_priv->av_mutex); | |
683 | return 0; | |
684 | } | |
685 | ||
686 | n = audio_config_get_n(mode, rate); | |
687 | if (n == 0) { | |
688 | DRM_DEBUG_KMS("Using automatic mode for N value on port %c\n", | |
689 | port_name(port)); | |
690 | tmp = I915_READ(HSW_AUD_CFG(pipe)); | |
691 | tmp &= ~AUD_CONFIG_N_PROG_ENABLE; | |
692 | I915_WRITE(HSW_AUD_CFG(pipe), tmp); | |
693 | mutex_unlock(&dev_priv->av_mutex); | |
694 | return 0; | |
695 | } | |
4a21ef7d | 696 | |
7e8275c2 | 697 | /* 3. set the N/CTS/M */ |
4a21ef7d | 698 | tmp = I915_READ(HSW_AUD_CFG(pipe)); |
7e8275c2 | 699 | tmp = audio_config_setup_n_reg(n, tmp); |
4a21ef7d LY |
700 | I915_WRITE(HSW_AUD_CFG(pipe), tmp); |
701 | ||
702 | mutex_unlock(&dev_priv->av_mutex); | |
703 | return 0; | |
704 | } | |
705 | ||
58fddc28 ID |
706 | static const struct i915_audio_component_ops i915_audio_component_ops = { |
707 | .owner = THIS_MODULE, | |
708 | .get_power = i915_audio_component_get_power, | |
709 | .put_power = i915_audio_component_put_power, | |
632f3ab9 | 710 | .codec_wake_override = i915_audio_component_codec_wake_override, |
58fddc28 | 711 | .get_cdclk_freq = i915_audio_component_get_cdclk_freq, |
4a21ef7d | 712 | .sync_audio_rate = i915_audio_component_sync_audio_rate, |
58fddc28 ID |
713 | }; |
714 | ||
715 | static int i915_audio_component_bind(struct device *i915_dev, | |
716 | struct device *hda_dev, void *data) | |
717 | { | |
718 | struct i915_audio_component *acomp = data; | |
51e1d83c | 719 | struct drm_i915_private *dev_priv = dev_to_i915(i915_dev); |
7e8275c2 | 720 | int i; |
58fddc28 ID |
721 | |
722 | if (WARN_ON(acomp->ops || acomp->dev)) | |
723 | return -EEXIST; | |
724 | ||
d5f362a7 | 725 | drm_modeset_lock_all(dev_priv->dev); |
58fddc28 ID |
726 | acomp->ops = &i915_audio_component_ops; |
727 | acomp->dev = i915_dev; | |
7e8275c2 LY |
728 | BUILD_BUG_ON(MAX_PORTS != I915_MAX_PORTS); |
729 | for (i = 0; i < ARRAY_SIZE(acomp->aud_sample_rate); i++) | |
730 | acomp->aud_sample_rate[i] = 0; | |
51e1d83c | 731 | dev_priv->audio_component = acomp; |
d5f362a7 | 732 | drm_modeset_unlock_all(dev_priv->dev); |
58fddc28 ID |
733 | |
734 | return 0; | |
735 | } | |
736 | ||
737 | static void i915_audio_component_unbind(struct device *i915_dev, | |
738 | struct device *hda_dev, void *data) | |
739 | { | |
740 | struct i915_audio_component *acomp = data; | |
51e1d83c | 741 | struct drm_i915_private *dev_priv = dev_to_i915(i915_dev); |
58fddc28 | 742 | |
d5f362a7 | 743 | drm_modeset_lock_all(dev_priv->dev); |
58fddc28 ID |
744 | acomp->ops = NULL; |
745 | acomp->dev = NULL; | |
51e1d83c | 746 | dev_priv->audio_component = NULL; |
d5f362a7 | 747 | drm_modeset_unlock_all(dev_priv->dev); |
58fddc28 ID |
748 | } |
749 | ||
750 | static const struct component_ops i915_audio_component_bind_ops = { | |
751 | .bind = i915_audio_component_bind, | |
752 | .unbind = i915_audio_component_unbind, | |
753 | }; | |
754 | ||
755 | /** | |
756 | * i915_audio_component_init - initialize and register the audio component | |
757 | * @dev_priv: i915 device instance | |
758 | * | |
759 | * This will register with the component framework a child component which | |
760 | * will bind dynamically to the snd_hda_intel driver's corresponding master | |
761 | * component when the latter is registered. During binding the child | |
762 | * initializes an instance of struct i915_audio_component which it receives | |
763 | * from the master. The master can then start to use the interface defined by | |
764 | * this struct. Each side can break the binding at any point by deregistering | |
765 | * its own component after which each side's component unbind callback is | |
766 | * called. | |
767 | * | |
768 | * We ignore any error during registration and continue with reduced | |
769 | * functionality (i.e. without HDMI audio). | |
770 | */ | |
771 | void i915_audio_component_init(struct drm_i915_private *dev_priv) | |
772 | { | |
773 | int ret; | |
774 | ||
775 | ret = component_add(dev_priv->dev->dev, &i915_audio_component_bind_ops); | |
776 | if (ret < 0) { | |
777 | DRM_ERROR("failed to add audio component (%d)\n", ret); | |
778 | /* continue with reduced functionality */ | |
779 | return; | |
780 | } | |
781 | ||
782 | dev_priv->audio_component_registered = true; | |
783 | } | |
784 | ||
785 | /** | |
786 | * i915_audio_component_cleanup - deregister the audio component | |
787 | * @dev_priv: i915 device instance | |
788 | * | |
789 | * Deregisters the audio component, breaking any existing binding to the | |
790 | * corresponding snd_hda_intel driver's master component. | |
791 | */ | |
792 | void i915_audio_component_cleanup(struct drm_i915_private *dev_priv) | |
793 | { | |
794 | if (!dev_priv->audio_component_registered) | |
795 | return; | |
796 | ||
797 | component_del(dev_priv->dev->dev, &i915_audio_component_bind_ops); | |
798 | dev_priv->audio_component_registered = false; | |
799 | } |