Commit | Line | Data |
---|---|---|
7c10a2b5 JN |
1 | /* |
2 | * Copyright © 2014 Intel Corporation | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice (including the next | |
12 | * paragraph) shall be included in all copies or substantial portions of the | |
13 | * Software. | |
14 | * | |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
18 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
19 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
20 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER | |
21 | * DEALINGS IN THE SOFTWARE. | |
22 | */ | |
23 | ||
24 | #include <linux/kernel.h> | |
58fddc28 ID |
25 | #include <linux/component.h> |
26 | #include <drm/i915_component.h> | |
27 | #include "intel_drv.h" | |
7c10a2b5 JN |
28 | |
29 | #include <drm/drmP.h> | |
30 | #include <drm/drm_edid.h> | |
7c10a2b5 JN |
31 | #include "i915_drv.h" |
32 | ||
28855d2a JN |
33 | /** |
34 | * DOC: High Definition Audio over HDMI and Display Port | |
35 | * | |
36 | * The graphics and audio drivers together support High Definition Audio over | |
37 | * HDMI and Display Port. The audio programming sequences are divided into audio | |
38 | * codec and controller enable and disable sequences. The graphics driver | |
39 | * handles the audio codec sequences, while the audio driver handles the audio | |
40 | * controller sequences. | |
41 | * | |
42 | * The disable sequences must be performed before disabling the transcoder or | |
43 | * port. The enable sequences may only be performed after enabling the | |
3e6da4a9 JN |
44 | * transcoder and port, and after completed link training. Therefore the audio |
45 | * enable/disable sequences are part of the modeset sequence. | |
28855d2a JN |
46 | * |
47 | * The codec and controller sequences could be done either parallel or serial, | |
48 | * but generally the ELDV/PD change in the codec sequence indicates to the audio | |
49 | * driver that the controller sequence should start. Indeed, most of the | |
50 | * co-operation between the graphics and audio drivers is handled via audio | |
51 | * related registers. (The notable exception is the power management, not | |
52 | * covered here.) | |
53 | */ | |
54 | ||
87fcb2ad | 55 | static const struct { |
7c10a2b5 JN |
56 | int clock; |
57 | u32 config; | |
58 | } hdmi_audio_clock[] = { | |
59 | { DIV_ROUND_UP(25200 * 1000, 1001), AUD_CONFIG_PIXEL_CLOCK_HDMI_25175 }, | |
60 | { 25200, AUD_CONFIG_PIXEL_CLOCK_HDMI_25200 }, /* default per bspec */ | |
61 | { 27000, AUD_CONFIG_PIXEL_CLOCK_HDMI_27000 }, | |
62 | { 27000 * 1001 / 1000, AUD_CONFIG_PIXEL_CLOCK_HDMI_27027 }, | |
63 | { 54000, AUD_CONFIG_PIXEL_CLOCK_HDMI_54000 }, | |
64 | { 54000 * 1001 / 1000, AUD_CONFIG_PIXEL_CLOCK_HDMI_54054 }, | |
65 | { DIV_ROUND_UP(74250 * 1000, 1001), AUD_CONFIG_PIXEL_CLOCK_HDMI_74176 }, | |
66 | { 74250, AUD_CONFIG_PIXEL_CLOCK_HDMI_74250 }, | |
67 | { DIV_ROUND_UP(148500 * 1000, 1001), AUD_CONFIG_PIXEL_CLOCK_HDMI_148352 }, | |
68 | { 148500, AUD_CONFIG_PIXEL_CLOCK_HDMI_148500 }, | |
69 | }; | |
70 | ||
71 | /* get AUD_CONFIG_PIXEL_CLOCK_HDMI_* value for mode */ | |
72 | static u32 audio_config_hdmi_pixel_clock(struct drm_display_mode *mode) | |
73 | { | |
74 | int i; | |
75 | ||
76 | for (i = 0; i < ARRAY_SIZE(hdmi_audio_clock); i++) { | |
77 | if (mode->clock == hdmi_audio_clock[i].clock) | |
78 | break; | |
79 | } | |
80 | ||
81 | if (i == ARRAY_SIZE(hdmi_audio_clock)) { | |
82 | DRM_DEBUG_KMS("HDMI audio pixel clock setting for %d not found, falling back to defaults\n", mode->clock); | |
83 | i = 1; | |
84 | } | |
85 | ||
86 | DRM_DEBUG_KMS("Configuring HDMI audio for pixel clock %d (0x%08x)\n", | |
87 | hdmi_audio_clock[i].clock, | |
88 | hdmi_audio_clock[i].config); | |
89 | ||
90 | return hdmi_audio_clock[i].config; | |
91 | } | |
92 | ||
93 | static bool intel_eld_uptodate(struct drm_connector *connector, | |
94 | int reg_eldv, uint32_t bits_eldv, | |
95 | int reg_elda, uint32_t bits_elda, | |
96 | int reg_edid) | |
97 | { | |
98 | struct drm_i915_private *dev_priv = connector->dev->dev_private; | |
99 | uint8_t *eld = connector->eld; | |
f9f682ae JN |
100 | uint32_t tmp; |
101 | int i; | |
7c10a2b5 | 102 | |
f9f682ae JN |
103 | tmp = I915_READ(reg_eldv); |
104 | tmp &= bits_eldv; | |
7c10a2b5 | 105 | |
f9f682ae | 106 | if (!tmp) |
7c10a2b5 JN |
107 | return false; |
108 | ||
f9f682ae JN |
109 | tmp = I915_READ(reg_elda); |
110 | tmp &= ~bits_elda; | |
111 | I915_WRITE(reg_elda, tmp); | |
7c10a2b5 | 112 | |
938fd8aa | 113 | for (i = 0; i < drm_eld_size(eld) / 4; i++) |
7c10a2b5 JN |
114 | if (I915_READ(reg_edid) != *((uint32_t *)eld + i)) |
115 | return false; | |
116 | ||
117 | return true; | |
118 | } | |
119 | ||
76d8d3e5 JN |
120 | static void g4x_audio_codec_disable(struct intel_encoder *encoder) |
121 | { | |
122 | struct drm_i915_private *dev_priv = encoder->base.dev->dev_private; | |
123 | uint32_t eldv, tmp; | |
124 | ||
125 | DRM_DEBUG_KMS("Disable audio codec\n"); | |
126 | ||
127 | tmp = I915_READ(G4X_AUD_VID_DID); | |
128 | if (tmp == INTEL_AUDIO_DEVBLC || tmp == INTEL_AUDIO_DEVCL) | |
129 | eldv = G4X_ELDV_DEVCL_DEVBLC; | |
130 | else | |
131 | eldv = G4X_ELDV_DEVCTG; | |
132 | ||
133 | /* Invalidate ELD */ | |
134 | tmp = I915_READ(G4X_AUD_CNTL_ST); | |
135 | tmp &= ~eldv; | |
136 | I915_WRITE(G4X_AUD_CNTL_ST, tmp); | |
137 | } | |
138 | ||
69bfe1a9 JN |
139 | static void g4x_audio_codec_enable(struct drm_connector *connector, |
140 | struct intel_encoder *encoder, | |
141 | struct drm_display_mode *mode) | |
7c10a2b5 JN |
142 | { |
143 | struct drm_i915_private *dev_priv = connector->dev->dev_private; | |
144 | uint8_t *eld = connector->eld; | |
145 | uint32_t eldv; | |
f9f682ae JN |
146 | uint32_t tmp; |
147 | int len, i; | |
7c10a2b5 | 148 | |
d5ee08de JN |
149 | DRM_DEBUG_KMS("Enable audio codec, %u bytes ELD\n", eld[2]); |
150 | ||
f9f682ae JN |
151 | tmp = I915_READ(G4X_AUD_VID_DID); |
152 | if (tmp == INTEL_AUDIO_DEVBLC || tmp == INTEL_AUDIO_DEVCL) | |
7c10a2b5 JN |
153 | eldv = G4X_ELDV_DEVCL_DEVBLC; |
154 | else | |
155 | eldv = G4X_ELDV_DEVCTG; | |
156 | ||
157 | if (intel_eld_uptodate(connector, | |
158 | G4X_AUD_CNTL_ST, eldv, | |
c46f111f | 159 | G4X_AUD_CNTL_ST, G4X_ELD_ADDR_MASK, |
7c10a2b5 JN |
160 | G4X_HDMIW_HDMIEDID)) |
161 | return; | |
162 | ||
f9f682ae | 163 | tmp = I915_READ(G4X_AUD_CNTL_ST); |
c46f111f | 164 | tmp &= ~(eldv | G4X_ELD_ADDR_MASK); |
f9f682ae JN |
165 | len = (tmp >> 9) & 0x1f; /* ELD buffer size */ |
166 | I915_WRITE(G4X_AUD_CNTL_ST, tmp); | |
7c10a2b5 | 167 | |
938fd8aa | 168 | len = min(drm_eld_size(eld) / 4, len); |
7c10a2b5 JN |
169 | DRM_DEBUG_DRIVER("ELD size %d\n", len); |
170 | for (i = 0; i < len; i++) | |
171 | I915_WRITE(G4X_HDMIW_HDMIEDID, *((uint32_t *)eld + i)); | |
172 | ||
f9f682ae JN |
173 | tmp = I915_READ(G4X_AUD_CNTL_ST); |
174 | tmp |= eldv; | |
175 | I915_WRITE(G4X_AUD_CNTL_ST, tmp); | |
7c10a2b5 JN |
176 | } |
177 | ||
69bfe1a9 JN |
178 | static void hsw_audio_codec_disable(struct intel_encoder *encoder) |
179 | { | |
5fad84a7 JN |
180 | struct drm_i915_private *dev_priv = encoder->base.dev->dev_private; |
181 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->base.crtc); | |
182 | enum pipe pipe = intel_crtc->pipe; | |
69bfe1a9 JN |
183 | uint32_t tmp; |
184 | ||
5fad84a7 JN |
185 | DRM_DEBUG_KMS("Disable audio codec on pipe %c\n", pipe_name(pipe)); |
186 | ||
187 | /* Disable timestamps */ | |
188 | tmp = I915_READ(HSW_AUD_CFG(pipe)); | |
189 | tmp &= ~AUD_CONFIG_N_VALUE_INDEX; | |
190 | tmp |= AUD_CONFIG_N_PROG_ENABLE; | |
191 | tmp &= ~AUD_CONFIG_UPPER_N_MASK; | |
192 | tmp &= ~AUD_CONFIG_LOWER_N_MASK; | |
193 | if (intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_DISPLAYPORT)) | |
194 | tmp |= AUD_CONFIG_N_VALUE_INDEX; | |
195 | I915_WRITE(HSW_AUD_CFG(pipe), tmp); | |
196 | ||
197 | /* Invalidate ELD */ | |
69bfe1a9 | 198 | tmp = I915_READ(HSW_AUD_PIN_ELD_CP_VLD); |
82910ac6 | 199 | tmp &= ~AUDIO_ELD_VALID(pipe); |
eb45fa0b | 200 | tmp &= ~AUDIO_OUTPUT_ENABLE(pipe); |
69bfe1a9 JN |
201 | I915_WRITE(HSW_AUD_PIN_ELD_CP_VLD, tmp); |
202 | } | |
203 | ||
204 | static void hsw_audio_codec_enable(struct drm_connector *connector, | |
205 | struct intel_encoder *encoder, | |
206 | struct drm_display_mode *mode) | |
7c10a2b5 JN |
207 | { |
208 | struct drm_i915_private *dev_priv = connector->dev->dev_private; | |
820d2d77 | 209 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->base.crtc); |
5fad84a7 JN |
210 | enum pipe pipe = intel_crtc->pipe; |
211 | const uint8_t *eld = connector->eld; | |
f9f682ae JN |
212 | uint32_t tmp; |
213 | int len, i; | |
7c10a2b5 | 214 | |
5fad84a7 | 215 | DRM_DEBUG_KMS("Enable audio codec on pipe %c, %u bytes ELD\n", |
938fd8aa | 216 | pipe_name(pipe), drm_eld_size(eld)); |
7c10a2b5 | 217 | |
5fad84a7 JN |
218 | /* Enable audio presence detect, invalidate ELD */ |
219 | tmp = I915_READ(HSW_AUD_PIN_ELD_CP_VLD); | |
82910ac6 JN |
220 | tmp |= AUDIO_OUTPUT_ENABLE(pipe); |
221 | tmp &= ~AUDIO_ELD_VALID(pipe); | |
5fad84a7 | 222 | I915_WRITE(HSW_AUD_PIN_ELD_CP_VLD, tmp); |
7c10a2b5 | 223 | |
5fad84a7 JN |
224 | /* |
225 | * FIXME: We're supposed to wait for vblank here, but we have vblanks | |
226 | * disabled during the mode set. The proper fix would be to push the | |
227 | * rest of the setup into a vblank work item, queued here, but the | |
228 | * infrastructure is not there yet. | |
229 | */ | |
7c10a2b5 | 230 | |
5fad84a7 JN |
231 | /* Reset ELD write address */ |
232 | tmp = I915_READ(HSW_AUD_DIP_ELD_CTRL(pipe)); | |
c46f111f | 233 | tmp &= ~IBX_ELD_ADDRESS_MASK; |
5fad84a7 | 234 | I915_WRITE(HSW_AUD_DIP_ELD_CTRL(pipe), tmp); |
7c10a2b5 | 235 | |
5fad84a7 | 236 | /* Up to 84 bytes of hw ELD buffer */ |
938fd8aa JN |
237 | len = min(drm_eld_size(eld), 84); |
238 | for (i = 0; i < len / 4; i++) | |
5fad84a7 | 239 | I915_WRITE(HSW_AUD_EDID_DATA(pipe), *((uint32_t *)eld + i)); |
7c10a2b5 | 240 | |
5fad84a7 | 241 | /* ELD valid */ |
69bfe1a9 | 242 | tmp = I915_READ(HSW_AUD_PIN_ELD_CP_VLD); |
82910ac6 | 243 | tmp |= AUDIO_ELD_VALID(pipe); |
69bfe1a9 | 244 | I915_WRITE(HSW_AUD_PIN_ELD_CP_VLD, tmp); |
5fad84a7 JN |
245 | |
246 | /* Enable timestamps */ | |
247 | tmp = I915_READ(HSW_AUD_CFG(pipe)); | |
248 | tmp &= ~AUD_CONFIG_N_VALUE_INDEX; | |
249 | tmp &= ~AUD_CONFIG_N_PROG_ENABLE; | |
250 | tmp &= ~AUD_CONFIG_PIXEL_CLOCK_HDMI_MASK; | |
251 | if (intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_DISPLAYPORT)) | |
252 | tmp |= AUD_CONFIG_N_VALUE_INDEX; | |
253 | else | |
254 | tmp |= audio_config_hdmi_pixel_clock(mode); | |
255 | I915_WRITE(HSW_AUD_CFG(pipe), tmp); | |
7c10a2b5 JN |
256 | } |
257 | ||
495a5bb8 JN |
258 | static void ilk_audio_codec_disable(struct intel_encoder *encoder) |
259 | { | |
260 | struct drm_i915_private *dev_priv = encoder->base.dev->dev_private; | |
261 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->base.crtc); | |
262 | struct intel_digital_port *intel_dig_port = | |
263 | enc_to_dig_port(&encoder->base); | |
264 | enum port port = intel_dig_port->port; | |
265 | enum pipe pipe = intel_crtc->pipe; | |
266 | uint32_t tmp, eldv; | |
267 | int aud_config; | |
268 | int aud_cntrl_st2; | |
269 | ||
270 | DRM_DEBUG_KMS("Disable audio codec on port %c, pipe %c\n", | |
271 | port_name(port), pipe_name(pipe)); | |
272 | ||
d3902c3e JN |
273 | if (WARN_ON(port == PORT_A)) |
274 | return; | |
275 | ||
495a5bb8 JN |
276 | if (HAS_PCH_IBX(dev_priv->dev)) { |
277 | aud_config = IBX_AUD_CFG(pipe); | |
278 | aud_cntrl_st2 = IBX_AUD_CNTL_ST2; | |
279 | } else if (IS_VALLEYVIEW(dev_priv)) { | |
280 | aud_config = VLV_AUD_CFG(pipe); | |
281 | aud_cntrl_st2 = VLV_AUD_CNTL_ST2; | |
282 | } else { | |
283 | aud_config = CPT_AUD_CFG(pipe); | |
284 | aud_cntrl_st2 = CPT_AUD_CNTRL_ST2; | |
285 | } | |
286 | ||
287 | /* Disable timestamps */ | |
288 | tmp = I915_READ(aud_config); | |
289 | tmp &= ~AUD_CONFIG_N_VALUE_INDEX; | |
290 | tmp |= AUD_CONFIG_N_PROG_ENABLE; | |
291 | tmp &= ~AUD_CONFIG_UPPER_N_MASK; | |
292 | tmp &= ~AUD_CONFIG_LOWER_N_MASK; | |
293 | if (intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_DISPLAYPORT)) | |
294 | tmp |= AUD_CONFIG_N_VALUE_INDEX; | |
295 | I915_WRITE(aud_config, tmp); | |
296 | ||
d3902c3e | 297 | eldv = IBX_ELD_VALID(port); |
495a5bb8 JN |
298 | |
299 | /* Invalidate ELD */ | |
300 | tmp = I915_READ(aud_cntrl_st2); | |
301 | tmp &= ~eldv; | |
302 | I915_WRITE(aud_cntrl_st2, tmp); | |
303 | } | |
304 | ||
69bfe1a9 JN |
305 | static void ilk_audio_codec_enable(struct drm_connector *connector, |
306 | struct intel_encoder *encoder, | |
307 | struct drm_display_mode *mode) | |
7c10a2b5 JN |
308 | { |
309 | struct drm_i915_private *dev_priv = connector->dev->dev_private; | |
820d2d77 | 310 | struct intel_crtc *intel_crtc = to_intel_crtc(encoder->base.crtc); |
c6bde93b JN |
311 | struct intel_digital_port *intel_dig_port = |
312 | enc_to_dig_port(&encoder->base); | |
313 | enum port port = intel_dig_port->port; | |
314 | enum pipe pipe = intel_crtc->pipe; | |
7c10a2b5 JN |
315 | uint8_t *eld = connector->eld; |
316 | uint32_t eldv; | |
f9f682ae JN |
317 | uint32_t tmp; |
318 | int len, i; | |
7c10a2b5 JN |
319 | int hdmiw_hdmiedid; |
320 | int aud_config; | |
321 | int aud_cntl_st; | |
322 | int aud_cntrl_st2; | |
c6bde93b JN |
323 | |
324 | DRM_DEBUG_KMS("Enable audio codec on port %c, pipe %c, %u bytes ELD\n", | |
938fd8aa | 325 | port_name(port), pipe_name(pipe), drm_eld_size(eld)); |
c6bde93b | 326 | |
d3902c3e JN |
327 | if (WARN_ON(port == PORT_A)) |
328 | return; | |
329 | ||
c6bde93b JN |
330 | /* |
331 | * FIXME: We're supposed to wait for vblank here, but we have vblanks | |
332 | * disabled during the mode set. The proper fix would be to push the | |
333 | * rest of the setup into a vblank work item, queued here, but the | |
334 | * infrastructure is not there yet. | |
335 | */ | |
7c10a2b5 JN |
336 | |
337 | if (HAS_PCH_IBX(connector->dev)) { | |
338 | hdmiw_hdmiedid = IBX_HDMIW_HDMIEDID(pipe); | |
339 | aud_config = IBX_AUD_CFG(pipe); | |
340 | aud_cntl_st = IBX_AUD_CNTL_ST(pipe); | |
341 | aud_cntrl_st2 = IBX_AUD_CNTL_ST2; | |
342 | } else if (IS_VALLEYVIEW(connector->dev)) { | |
343 | hdmiw_hdmiedid = VLV_HDMIW_HDMIEDID(pipe); | |
344 | aud_config = VLV_AUD_CFG(pipe); | |
345 | aud_cntl_st = VLV_AUD_CNTL_ST(pipe); | |
346 | aud_cntrl_st2 = VLV_AUD_CNTL_ST2; | |
347 | } else { | |
348 | hdmiw_hdmiedid = CPT_HDMIW_HDMIEDID(pipe); | |
349 | aud_config = CPT_AUD_CFG(pipe); | |
350 | aud_cntl_st = CPT_AUD_CNTL_ST(pipe); | |
351 | aud_cntrl_st2 = CPT_AUD_CNTRL_ST2; | |
352 | } | |
353 | ||
d3902c3e | 354 | eldv = IBX_ELD_VALID(port); |
7c10a2b5 | 355 | |
c6bde93b | 356 | /* Invalidate ELD */ |
f9f682ae JN |
357 | tmp = I915_READ(aud_cntrl_st2); |
358 | tmp &= ~eldv; | |
359 | I915_WRITE(aud_cntrl_st2, tmp); | |
7c10a2b5 | 360 | |
c6bde93b | 361 | /* Reset ELD write address */ |
f9f682ae | 362 | tmp = I915_READ(aud_cntl_st); |
c46f111f | 363 | tmp &= ~IBX_ELD_ADDRESS_MASK; |
f9f682ae | 364 | I915_WRITE(aud_cntl_st, tmp); |
7c10a2b5 | 365 | |
c6bde93b | 366 | /* Up to 84 bytes of hw ELD buffer */ |
938fd8aa JN |
367 | len = min(drm_eld_size(eld), 84); |
368 | for (i = 0; i < len / 4; i++) | |
7c10a2b5 JN |
369 | I915_WRITE(hdmiw_hdmiedid, *((uint32_t *)eld + i)); |
370 | ||
c6bde93b | 371 | /* ELD valid */ |
f9f682ae JN |
372 | tmp = I915_READ(aud_cntrl_st2); |
373 | tmp |= eldv; | |
374 | I915_WRITE(aud_cntrl_st2, tmp); | |
c6bde93b JN |
375 | |
376 | /* Enable timestamps */ | |
377 | tmp = I915_READ(aud_config); | |
378 | tmp &= ~AUD_CONFIG_N_VALUE_INDEX; | |
379 | tmp &= ~AUD_CONFIG_N_PROG_ENABLE; | |
380 | tmp &= ~AUD_CONFIG_PIXEL_CLOCK_HDMI_MASK; | |
381 | if (intel_pipe_has_type(intel_crtc, INTEL_OUTPUT_DISPLAYPORT)) | |
382 | tmp |= AUD_CONFIG_N_VALUE_INDEX; | |
383 | else | |
384 | tmp |= audio_config_hdmi_pixel_clock(mode); | |
385 | I915_WRITE(aud_config, tmp); | |
7c10a2b5 JN |
386 | } |
387 | ||
69bfe1a9 JN |
388 | /** |
389 | * intel_audio_codec_enable - Enable the audio codec for HD audio | |
390 | * @intel_encoder: encoder on which to enable audio | |
391 | * | |
392 | * The enable sequences may only be performed after enabling the transcoder and | |
393 | * port, and after completed link training. | |
394 | */ | |
395 | void intel_audio_codec_enable(struct intel_encoder *intel_encoder) | |
7c10a2b5 | 396 | { |
33d1e7c6 JN |
397 | struct drm_encoder *encoder = &intel_encoder->base; |
398 | struct intel_crtc *crtc = to_intel_crtc(encoder->crtc); | |
124abe07 | 399 | struct drm_display_mode *adjusted_mode = &crtc->config->base.adjusted_mode; |
7c10a2b5 JN |
400 | struct drm_connector *connector; |
401 | struct drm_device *dev = encoder->dev; | |
402 | struct drm_i915_private *dev_priv = dev->dev_private; | |
51e1d83c DH |
403 | struct i915_audio_component *acomp = dev_priv->audio_component; |
404 | struct intel_digital_port *intel_dig_port = enc_to_dig_port(encoder); | |
405 | enum port port = intel_dig_port->port; | |
7c10a2b5 | 406 | |
9e5a3b52 | 407 | connector = drm_select_eld(encoder); |
7c10a2b5 JN |
408 | if (!connector) |
409 | return; | |
410 | ||
411 | DRM_DEBUG_DRIVER("ELD on [CONNECTOR:%d:%s], [ENCODER:%d:%s]\n", | |
412 | connector->base.id, | |
413 | connector->name, | |
414 | connector->encoder->base.id, | |
415 | connector->encoder->name); | |
416 | ||
6189b036 JN |
417 | /* ELD Conn_Type */ |
418 | connector->eld[5] &= ~(3 << 2); | |
419 | if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) | |
420 | connector->eld[5] |= (1 << 2); | |
421 | ||
124abe07 | 422 | connector->eld[6] = drm_av_sync_delay(connector, adjusted_mode) / 2; |
7c10a2b5 | 423 | |
69bfe1a9 | 424 | if (dev_priv->display.audio_codec_enable) |
124abe07 VS |
425 | dev_priv->display.audio_codec_enable(connector, intel_encoder, |
426 | adjusted_mode); | |
51e1d83c DH |
427 | |
428 | if (acomp && acomp->audio_ops && acomp->audio_ops->pin_eld_notify) | |
f0675d4a | 429 | acomp->audio_ops->pin_eld_notify(acomp->audio_ops->audio_ptr, (int) port); |
69bfe1a9 JN |
430 | } |
431 | ||
432 | /** | |
433 | * intel_audio_codec_disable - Disable the audio codec for HD audio | |
95d0be61 | 434 | * @intel_encoder: encoder on which to disable audio |
69bfe1a9 JN |
435 | * |
436 | * The disable sequences must be performed before disabling the transcoder or | |
437 | * port. | |
438 | */ | |
51e1d83c | 439 | void intel_audio_codec_disable(struct intel_encoder *intel_encoder) |
69bfe1a9 | 440 | { |
51e1d83c DH |
441 | struct drm_encoder *encoder = &intel_encoder->base; |
442 | struct drm_device *dev = encoder->dev; | |
69bfe1a9 | 443 | struct drm_i915_private *dev_priv = dev->dev_private; |
51e1d83c DH |
444 | struct i915_audio_component *acomp = dev_priv->audio_component; |
445 | struct intel_digital_port *intel_dig_port = enc_to_dig_port(encoder); | |
446 | enum port port = intel_dig_port->port; | |
69bfe1a9 JN |
447 | |
448 | if (dev_priv->display.audio_codec_disable) | |
51e1d83c DH |
449 | dev_priv->display.audio_codec_disable(intel_encoder); |
450 | ||
451 | if (acomp && acomp->audio_ops && acomp->audio_ops->pin_eld_notify) | |
f0675d4a | 452 | acomp->audio_ops->pin_eld_notify(acomp->audio_ops->audio_ptr, (int) port); |
7c10a2b5 JN |
453 | } |
454 | ||
455 | /** | |
456 | * intel_init_audio - Set up chip specific audio functions | |
457 | * @dev: drm device | |
458 | */ | |
459 | void intel_init_audio(struct drm_device *dev) | |
460 | { | |
461 | struct drm_i915_private *dev_priv = dev->dev_private; | |
462 | ||
69bfe1a9 JN |
463 | if (IS_G4X(dev)) { |
464 | dev_priv->display.audio_codec_enable = g4x_audio_codec_enable; | |
76d8d3e5 | 465 | dev_priv->display.audio_codec_disable = g4x_audio_codec_disable; |
69bfe1a9 JN |
466 | } else if (IS_VALLEYVIEW(dev)) { |
467 | dev_priv->display.audio_codec_enable = ilk_audio_codec_enable; | |
495a5bb8 | 468 | dev_priv->display.audio_codec_disable = ilk_audio_codec_disable; |
69bfe1a9 JN |
469 | } else if (IS_HASWELL(dev) || INTEL_INFO(dev)->gen >= 8) { |
470 | dev_priv->display.audio_codec_enable = hsw_audio_codec_enable; | |
471 | dev_priv->display.audio_codec_disable = hsw_audio_codec_disable; | |
472 | } else if (HAS_PCH_SPLIT(dev)) { | |
473 | dev_priv->display.audio_codec_enable = ilk_audio_codec_enable; | |
495a5bb8 | 474 | dev_priv->display.audio_codec_disable = ilk_audio_codec_disable; |
69bfe1a9 | 475 | } |
7c10a2b5 | 476 | } |
58fddc28 ID |
477 | |
478 | static void i915_audio_component_get_power(struct device *dev) | |
479 | { | |
480 | intel_display_power_get(dev_to_i915(dev), POWER_DOMAIN_AUDIO); | |
481 | } | |
482 | ||
483 | static void i915_audio_component_put_power(struct device *dev) | |
484 | { | |
485 | intel_display_power_put(dev_to_i915(dev), POWER_DOMAIN_AUDIO); | |
486 | } | |
487 | ||
632f3ab9 LH |
488 | static void i915_audio_component_codec_wake_override(struct device *dev, |
489 | bool enable) | |
490 | { | |
491 | struct drm_i915_private *dev_priv = dev_to_i915(dev); | |
492 | u32 tmp; | |
493 | ||
494 | if (!IS_SKYLAKE(dev_priv)) | |
495 | return; | |
496 | ||
497 | /* | |
498 | * Enable/disable generating the codec wake signal, overriding the | |
499 | * internal logic to generate the codec wake to controller. | |
500 | */ | |
501 | tmp = I915_READ(HSW_AUD_CHICKENBIT); | |
502 | tmp &= ~SKL_AUD_CODEC_WAKE_SIGNAL; | |
503 | I915_WRITE(HSW_AUD_CHICKENBIT, tmp); | |
504 | usleep_range(1000, 1500); | |
505 | ||
506 | if (enable) { | |
507 | tmp = I915_READ(HSW_AUD_CHICKENBIT); | |
508 | tmp |= SKL_AUD_CODEC_WAKE_SIGNAL; | |
509 | I915_WRITE(HSW_AUD_CHICKENBIT, tmp); | |
510 | usleep_range(1000, 1500); | |
511 | } | |
512 | } | |
513 | ||
58fddc28 ID |
514 | /* Get CDCLK in kHz */ |
515 | static int i915_audio_component_get_cdclk_freq(struct device *dev) | |
516 | { | |
517 | struct drm_i915_private *dev_priv = dev_to_i915(dev); | |
518 | int ret; | |
519 | ||
520 | if (WARN_ON_ONCE(!HAS_DDI(dev_priv))) | |
521 | return -ENODEV; | |
522 | ||
523 | intel_display_power_get(dev_priv, POWER_DOMAIN_AUDIO); | |
1652d19e VS |
524 | ret = dev_priv->display.get_display_clock_speed(dev_priv->dev); |
525 | ||
58fddc28 ID |
526 | intel_display_power_put(dev_priv, POWER_DOMAIN_AUDIO); |
527 | ||
528 | return ret; | |
529 | } | |
530 | ||
531 | static const struct i915_audio_component_ops i915_audio_component_ops = { | |
532 | .owner = THIS_MODULE, | |
533 | .get_power = i915_audio_component_get_power, | |
534 | .put_power = i915_audio_component_put_power, | |
632f3ab9 | 535 | .codec_wake_override = i915_audio_component_codec_wake_override, |
58fddc28 ID |
536 | .get_cdclk_freq = i915_audio_component_get_cdclk_freq, |
537 | }; | |
538 | ||
539 | static int i915_audio_component_bind(struct device *i915_dev, | |
540 | struct device *hda_dev, void *data) | |
541 | { | |
542 | struct i915_audio_component *acomp = data; | |
51e1d83c | 543 | struct drm_i915_private *dev_priv = dev_to_i915(i915_dev); |
58fddc28 ID |
544 | |
545 | if (WARN_ON(acomp->ops || acomp->dev)) | |
546 | return -EEXIST; | |
547 | ||
d5f362a7 | 548 | drm_modeset_lock_all(dev_priv->dev); |
58fddc28 ID |
549 | acomp->ops = &i915_audio_component_ops; |
550 | acomp->dev = i915_dev; | |
51e1d83c | 551 | dev_priv->audio_component = acomp; |
d5f362a7 | 552 | drm_modeset_unlock_all(dev_priv->dev); |
58fddc28 ID |
553 | |
554 | return 0; | |
555 | } | |
556 | ||
557 | static void i915_audio_component_unbind(struct device *i915_dev, | |
558 | struct device *hda_dev, void *data) | |
559 | { | |
560 | struct i915_audio_component *acomp = data; | |
51e1d83c | 561 | struct drm_i915_private *dev_priv = dev_to_i915(i915_dev); |
58fddc28 | 562 | |
d5f362a7 | 563 | drm_modeset_lock_all(dev_priv->dev); |
58fddc28 ID |
564 | acomp->ops = NULL; |
565 | acomp->dev = NULL; | |
51e1d83c | 566 | dev_priv->audio_component = NULL; |
d5f362a7 | 567 | drm_modeset_unlock_all(dev_priv->dev); |
58fddc28 ID |
568 | } |
569 | ||
570 | static const struct component_ops i915_audio_component_bind_ops = { | |
571 | .bind = i915_audio_component_bind, | |
572 | .unbind = i915_audio_component_unbind, | |
573 | }; | |
574 | ||
575 | /** | |
576 | * i915_audio_component_init - initialize and register the audio component | |
577 | * @dev_priv: i915 device instance | |
578 | * | |
579 | * This will register with the component framework a child component which | |
580 | * will bind dynamically to the snd_hda_intel driver's corresponding master | |
581 | * component when the latter is registered. During binding the child | |
582 | * initializes an instance of struct i915_audio_component which it receives | |
583 | * from the master. The master can then start to use the interface defined by | |
584 | * this struct. Each side can break the binding at any point by deregistering | |
585 | * its own component after which each side's component unbind callback is | |
586 | * called. | |
587 | * | |
588 | * We ignore any error during registration and continue with reduced | |
589 | * functionality (i.e. without HDMI audio). | |
590 | */ | |
591 | void i915_audio_component_init(struct drm_i915_private *dev_priv) | |
592 | { | |
593 | int ret; | |
594 | ||
595 | ret = component_add(dev_priv->dev->dev, &i915_audio_component_bind_ops); | |
596 | if (ret < 0) { | |
597 | DRM_ERROR("failed to add audio component (%d)\n", ret); | |
598 | /* continue with reduced functionality */ | |
599 | return; | |
600 | } | |
601 | ||
602 | dev_priv->audio_component_registered = true; | |
603 | } | |
604 | ||
605 | /** | |
606 | * i915_audio_component_cleanup - deregister the audio component | |
607 | * @dev_priv: i915 device instance | |
608 | * | |
609 | * Deregisters the audio component, breaking any existing binding to the | |
610 | * corresponding snd_hda_intel driver's master component. | |
611 | */ | |
612 | void i915_audio_component_cleanup(struct drm_i915_private *dev_priv) | |
613 | { | |
614 | if (!dev_priv->audio_component_registered) | |
615 | return; | |
616 | ||
617 | component_del(dev_priv->dev->dev, &i915_audio_component_bind_ops); | |
618 | dev_priv->audio_component_registered = false; | |
619 | } |