Commit | Line | Data |
---|---|---|
585fb111 JB |
1 | /* Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. |
2 | * All Rights Reserved. | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the | |
6 | * "Software"), to deal in the Software without restriction, including | |
7 | * without limitation the rights to use, copy, modify, merge, publish, | |
8 | * distribute, sub license, and/or sell copies of the Software, and to | |
9 | * permit persons to whom the Software is furnished to do so, subject to | |
10 | * the following conditions: | |
11 | * | |
12 | * The above copyright notice and this permission notice (including the | |
13 | * next paragraph) shall be included in all copies or substantial portions | |
14 | * of the Software. | |
15 | * | |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS | |
17 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
18 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. | |
19 | * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR | |
20 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, | |
21 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE | |
22 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
23 | */ | |
24 | ||
25 | #ifndef _I915_REG_H_ | |
26 | #define _I915_REG_H_ | |
27 | ||
2b25a93b | 28 | #include "i915_reg_defs.h" |
09b434d4 | 29 | |
1aa920ea JN |
30 | /** |
31 | * DOC: The i915 register macro definition style guide | |
32 | * | |
33 | * Follow the style described here for new macros, and while changing existing | |
34 | * macros. Do **not** mass change existing definitions just to update the style. | |
35 | * | |
27be41de JN |
36 | * File Layout |
37 | * ~~~~~~~~~~~ | |
1aa920ea JN |
38 | * |
39 | * Keep helper macros near the top. For example, _PIPE() and friends. | |
40 | * | |
41 | * Prefix macros that generally should not be used outside of this file with | |
42 | * underscore '_'. For example, _PIPE() and friends, single instances of | |
43 | * registers that are defined solely for the use by function-like macros. | |
44 | * | |
45 | * Avoid using the underscore prefixed macros outside of this file. There are | |
46 | * exceptions, but keep them to a minimum. | |
47 | * | |
48 | * There are two basic types of register definitions: Single registers and | |
49 | * register groups. Register groups are registers which have two or more | |
50 | * instances, for example one per pipe, port, transcoder, etc. Register groups | |
51 | * should be defined using function-like macros. | |
52 | * | |
53 | * For single registers, define the register offset first, followed by register | |
54 | * contents. | |
55 | * | |
56 | * For register groups, define the register instance offsets first, prefixed | |
57 | * with underscore, followed by a function-like macro choosing the right | |
58 | * instance based on the parameter, followed by register contents. | |
59 | * | |
60 | * Define the register contents (i.e. bit and bit field macros) from most | |
61 | * significant to least significant bit. Indent the register content macros | |
62 | * using two extra spaces between ``#define`` and the macro name. | |
63 | * | |
baa09e7d JN |
64 | * Define bit fields using ``REG_GENMASK(h, l)``. Define bit field contents |
65 | * using ``REG_FIELD_PREP(mask, value)``. This will define the values already | |
66 | * shifted in place, so they can be directly OR'd together. For convenience, | |
67 | * function-like macros may be used to define bit fields, but do note that the | |
68 | * macros may be needed to read as well as write the register contents. | |
1aa920ea | 69 | * |
09b434d4 | 70 | * Define bits using ``REG_BIT(N)``. Do **not** add ``_BIT`` suffix to the name. |
1aa920ea JN |
71 | * |
72 | * Group the register and its contents together without blank lines, separate | |
73 | * from other registers and their contents with one blank line. | |
74 | * | |
75 | * Indent macro values from macro names using TABs. Align values vertically. Use | |
76 | * braces in macro values as needed to avoid unintended precedence after macro | |
77 | * substitution. Use spaces in macro values according to kernel coding | |
78 | * style. Use lower case in hexadecimal values. | |
79 | * | |
80 | * Naming | |
551bd336 | 81 | * ~~~~~~ |
1aa920ea JN |
82 | * |
83 | * Try to name registers according to the specs. If the register name changes in | |
84 | * the specs from platform to another, stick to the original name. | |
85 | * | |
86 | * Try to re-use existing register macro definitions. Only add new macros for | |
87 | * new register offsets, or when the register contents have changed enough to | |
88 | * warrant a full redefinition. | |
89 | * | |
90 | * When a register macro changes for a new platform, prefix the new macro using | |
91 | * the platform acronym or generation. For example, ``SKL_`` or ``GEN8_``. The | |
92 | * prefix signifies the start platform/generation using the register. | |
93 | * | |
94 | * When a bit (field) macro changes or gets added for a new platform, while | |
95 | * retaining the existing register macro, add a platform acronym or generation | |
96 | * suffix to the name. For example, ``_SKL`` or ``_GEN8``. | |
97 | * | |
98 | * Examples | |
551bd336 | 99 | * ~~~~~~~~ |
1aa920ea JN |
100 | * |
101 | * (Note that the values in the example are indented using spaces instead of | |
102 | * TABs to avoid misalignment in generated documentation. Use TABs in the | |
103 | * definitions.):: | |
104 | * | |
105 | * #define _FOO_A 0xf000 | |
106 | * #define _FOO_B 0xf001 | |
107 | * #define FOO(pipe) _MMIO_PIPE(pipe, _FOO_A, _FOO_B) | |
09b434d4 JN |
108 | * #define FOO_ENABLE REG_BIT(31) |
109 | * #define FOO_MODE_MASK REG_GENMASK(19, 16) | |
baa09e7d JN |
110 | * #define FOO_MODE_BAR REG_FIELD_PREP(FOO_MODE_MASK, 0) |
111 | * #define FOO_MODE_BAZ REG_FIELD_PREP(FOO_MODE_MASK, 1) | |
112 | * #define FOO_MODE_QUX_SNB REG_FIELD_PREP(FOO_MODE_MASK, 2) | |
1aa920ea JN |
113 | * |
114 | * #define BAR _MMIO(0xb000) | |
115 | * #define GEN8_BAR _MMIO(0xb888) | |
116 | */ | |
117 | ||
ed5eb1b7 JN |
118 | #define DISPLAY_MMIO_BASE(dev_priv) (INTEL_INFO(dev_priv)->display_mmio_offset) |
119 | ||
e67005e5 JN |
120 | /* |
121 | * Given the first two numbers __a and __b of arbitrarily many evenly spaced | |
122 | * numbers, pick the 0-based __index'th value. | |
123 | * | |
124 | * Always prefer this over _PICK() if the numbers are evenly spaced. | |
125 | */ | |
126 | #define _PICK_EVEN(__index, __a, __b) ((__a) + (__index) * ((__b) - (__a))) | |
127 | ||
128 | /* | |
129 | * Given the arbitrary numbers in varargs, pick the 0-based __index'th number. | |
130 | * | |
131 | * Always prefer _PICK_EVEN() over this if the numbers are evenly spaced. | |
132 | */ | |
ce64645d JN |
133 | #define _PICK(__index, ...) (((const u32 []){ __VA_ARGS__ })[__index]) |
134 | ||
e67005e5 JN |
135 | /* |
136 | * Named helper wrappers around _PICK_EVEN() and _PICK(). | |
137 | */ | |
8d97b4a9 JN |
138 | #define _PIPE(pipe, a, b) _PICK_EVEN(pipe, a, b) |
139 | #define _PLANE(plane, a, b) _PICK_EVEN(plane, a, b) | |
140 | #define _TRANS(tran, a, b) _PICK_EVEN(tran, a, b) | |
141 | #define _PORT(port, a, b) _PICK_EVEN(port, a, b) | |
142 | #define _PLL(pll, a, b) _PICK_EVEN(pll, a, b) | |
11ffe972 | 143 | #define _PHY(phy, a, b) _PICK_EVEN(phy, a, b) |
8d97b4a9 JN |
144 | |
145 | #define _MMIO_PIPE(pipe, a, b) _MMIO(_PIPE(pipe, a, b)) | |
146 | #define _MMIO_PLANE(plane, a, b) _MMIO(_PLANE(plane, a, b)) | |
147 | #define _MMIO_TRANS(tran, a, b) _MMIO(_TRANS(tran, a, b)) | |
148 | #define _MMIO_PORT(port, a, b) _MMIO(_PORT(port, a, b)) | |
149 | #define _MMIO_PLL(pll, a, b) _MMIO(_PLL(pll, a, b)) | |
11ffe972 | 150 | #define _MMIO_PHY(phy, a, b) _MMIO(_PHY(phy, a, b)) |
8d97b4a9 JN |
151 | |
152 | #define _PHY3(phy, ...) _PICK(phy, __VA_ARGS__) | |
153 | ||
154 | #define _MMIO_PIPE3(pipe, a, b, c) _MMIO(_PICK(pipe, a, b, c)) | |
155 | #define _MMIO_PORT3(pipe, a, b, c) _MMIO(_PICK(pipe, a, b, c)) | |
156 | #define _MMIO_PHY3(phy, a, b, c) _MMIO(_PHY3(phy, a, b, c)) | |
049c651b AS |
157 | #define _MMIO_PLL3(pll, ...) _MMIO(_PICK(pll, __VA_ARGS__)) |
158 | ||
2b139522 | 159 | |
a7c0149f JN |
160 | /* |
161 | * Device info offset array based helpers for groups of registers with unevenly | |
162 | * spaced base offsets. | |
163 | */ | |
a0f04cc2 JN |
164 | #define _MMIO_PIPE2(pipe, reg) _MMIO(INTEL_INFO(dev_priv)->pipe_offsets[pipe] - \ |
165 | INTEL_INFO(dev_priv)->pipe_offsets[PIPE_A] + (reg) + \ | |
ed5eb1b7 | 166 | DISPLAY_MMIO_BASE(dev_priv)) |
270b9991 JRS |
167 | #define _TRANS2(tran, reg) (INTEL_INFO(dev_priv)->trans_offsets[(tran)] - \ |
168 | INTEL_INFO(dev_priv)->trans_offsets[TRANSCODER_A] + (reg) + \ | |
169 | DISPLAY_MMIO_BASE(dev_priv)) | |
170 | #define _MMIO_TRANS2(tran, reg) _MMIO(_TRANS2(tran, reg)) | |
a0f04cc2 JN |
171 | #define _CURSOR2(pipe, reg) _MMIO(INTEL_INFO(dev_priv)->cursor_offsets[(pipe)] - \ |
172 | INTEL_INFO(dev_priv)->cursor_offsets[PIPE_A] + (reg) + \ | |
ed5eb1b7 | 173 | DISPLAY_MMIO_BASE(dev_priv)) |
a7c0149f | 174 | |
5ee4a7a6 | 175 | #define __MASKED_FIELD(mask, value) ((mask) << 16 | (value)) |
98533251 DL |
176 | #define _MASKED_FIELD(mask, value) ({ \ |
177 | if (__builtin_constant_p(mask)) \ | |
178 | BUILD_BUG_ON_MSG(((mask) & 0xffff0000), "Incorrect mask"); \ | |
179 | if (__builtin_constant_p(value)) \ | |
180 | BUILD_BUG_ON_MSG((value) & 0xffff0000, "Incorrect value"); \ | |
181 | if (__builtin_constant_p(mask) && __builtin_constant_p(value)) \ | |
182 | BUILD_BUG_ON_MSG((value) & ~(mask), \ | |
183 | "Incorrect value for mask"); \ | |
5ee4a7a6 | 184 | __MASKED_FIELD(mask, value); }) |
98533251 DL |
185 | #define _MASKED_BIT_ENABLE(a) ({ typeof(a) _a = (a); _MASKED_FIELD(_a, _a); }) |
186 | #define _MASKED_BIT_DISABLE(a) (_MASKED_FIELD((a), 0)) | |
187 | ||
c256af0d MR |
188 | #define GU_CNTL _MMIO(0x101010) |
189 | #define LMEM_INIT REG_BIT(7) | |
190 | ||
f0f59a00 | 191 | #define GEN6_STOLEN_RESERVED _MMIO(0x1082C0) |
3774eb50 PZ |
192 | #define GEN6_STOLEN_RESERVED_ADDR_MASK (0xFFF << 20) |
193 | #define GEN7_STOLEN_RESERVED_ADDR_MASK (0x3FFF << 18) | |
194 | #define GEN6_STOLEN_RESERVED_SIZE_MASK (3 << 4) | |
195 | #define GEN6_STOLEN_RESERVED_1M (0 << 4) | |
196 | #define GEN6_STOLEN_RESERVED_512K (1 << 4) | |
197 | #define GEN6_STOLEN_RESERVED_256K (2 << 4) | |
198 | #define GEN6_STOLEN_RESERVED_128K (3 << 4) | |
199 | #define GEN7_STOLEN_RESERVED_SIZE_MASK (1 << 5) | |
200 | #define GEN7_STOLEN_RESERVED_1M (0 << 5) | |
201 | #define GEN7_STOLEN_RESERVED_256K (1 << 5) | |
202 | #define GEN8_STOLEN_RESERVED_SIZE_MASK (3 << 7) | |
203 | #define GEN8_STOLEN_RESERVED_1M (0 << 7) | |
204 | #define GEN8_STOLEN_RESERVED_2M (1 << 7) | |
205 | #define GEN8_STOLEN_RESERVED_4M (2 << 7) | |
206 | #define GEN8_STOLEN_RESERVED_8M (3 << 7) | |
db7fb605 | 207 | #define GEN6_STOLEN_RESERVED_ENABLE (1 << 0) |
185441e0 | 208 | #define GEN11_STOLEN_RESERVED_ADDR_MASK (0xFFFFFFFFFFFULL << 20) |
40bae736 | 209 | |
f0f59a00 | 210 | #define _VGA_MSR_WRITE _MMIO(0x3c2) |
585fb111 | 211 | |
220375aa BV |
212 | #define _GEN7_PIPEA_DE_LOAD_SL 0x70068 |
213 | #define _GEN7_PIPEB_DE_LOAD_SL 0x71068 | |
f0f59a00 | 214 | #define GEN7_PIPE_DE_LOAD_SL(pipe) _MMIO_PIPE(pipe, _GEN7_PIPEA_DE_LOAD_SL, _GEN7_PIPEB_DE_LOAD_SL) |
220375aa | 215 | |
dc96e9b8 CW |
216 | /* |
217 | * Reset registers | |
218 | */ | |
f0f59a00 | 219 | #define DEBUG_RESET_I830 _MMIO(0x6070) |
5ee8ee86 PZ |
220 | #define DEBUG_RESET_FULL (1 << 7) |
221 | #define DEBUG_RESET_RENDER (1 << 8) | |
222 | #define DEBUG_RESET_DISPLAY (1 << 9) | |
dc96e9b8 | 223 | |
57f350b6 | 224 | /* |
5a09ae9f JN |
225 | * IOSF sideband |
226 | */ | |
f0f59a00 | 227 | #define VLV_IOSF_DOORBELL_REQ _MMIO(VLV_DISPLAY_BASE + 0x2100) |
5a09ae9f JN |
228 | #define IOSF_DEVFN_SHIFT 24 |
229 | #define IOSF_OPCODE_SHIFT 16 | |
230 | #define IOSF_PORT_SHIFT 8 | |
231 | #define IOSF_BYTE_ENABLES_SHIFT 4 | |
232 | #define IOSF_BAR_SHIFT 1 | |
5ee8ee86 | 233 | #define IOSF_SB_BUSY (1 << 0) |
4688d45f JN |
234 | #define IOSF_PORT_BUNIT 0x03 |
235 | #define IOSF_PORT_PUNIT 0x04 | |
5a09ae9f JN |
236 | #define IOSF_PORT_NC 0x11 |
237 | #define IOSF_PORT_DPIO 0x12 | |
e9f882a3 JN |
238 | #define IOSF_PORT_GPIO_NC 0x13 |
239 | #define IOSF_PORT_CCK 0x14 | |
4688d45f JN |
240 | #define IOSF_PORT_DPIO_2 0x1a |
241 | #define IOSF_PORT_FLISDSI 0x1b | |
dfb19ed2 D |
242 | #define IOSF_PORT_GPIO_SC 0x48 |
243 | #define IOSF_PORT_GPIO_SUS 0xa8 | |
4688d45f | 244 | #define IOSF_PORT_CCU 0xa9 |
7071af97 JN |
245 | #define CHV_IOSF_PORT_GPIO_N 0x13 |
246 | #define CHV_IOSF_PORT_GPIO_SE 0x48 | |
247 | #define CHV_IOSF_PORT_GPIO_E 0xa8 | |
248 | #define CHV_IOSF_PORT_GPIO_SW 0xb2 | |
f0f59a00 VS |
249 | #define VLV_IOSF_DATA _MMIO(VLV_DISPLAY_BASE + 0x2104) |
250 | #define VLV_IOSF_ADDR _MMIO(VLV_DISPLAY_BASE + 0x2108) | |
5a09ae9f | 251 | |
f38861b8 | 252 | /* DPIO registers */ |
5a09ae9f | 253 | #define DPIO_DEVFN 0 |
5a09ae9f | 254 | |
f0f59a00 | 255 | #define DPIO_CTL _MMIO(VLV_DISPLAY_BASE + 0x2110) |
5ee8ee86 PZ |
256 | #define DPIO_MODSEL1 (1 << 3) /* if ref clk b == 27 */ |
257 | #define DPIO_MODSEL0 (1 << 2) /* if ref clk a == 27 */ | |
258 | #define DPIO_SFR_BYPASS (1 << 1) | |
259 | #define DPIO_CMNRST (1 << 0) | |
57f350b6 | 260 | |
e4607fcf | 261 | #define DPIO_PHY(pipe) ((pipe) >> 1) |
e4607fcf | 262 | |
598fac6b DV |
263 | /* |
264 | * Per pipe/PLL DPIO regs | |
265 | */ | |
ab3c759a | 266 | #define _VLV_PLL_DW3_CH0 0x800c |
57f350b6 | 267 | #define DPIO_POST_DIV_SHIFT (28) /* 3 bits */ |
598fac6b DV |
268 | #define DPIO_POST_DIV_DAC 0 |
269 | #define DPIO_POST_DIV_HDMIDP 1 /* DAC 225-400M rate */ | |
270 | #define DPIO_POST_DIV_LVDS1 2 | |
271 | #define DPIO_POST_DIV_LVDS2 3 | |
57f350b6 JB |
272 | #define DPIO_K_SHIFT (24) /* 4 bits */ |
273 | #define DPIO_P1_SHIFT (21) /* 3 bits */ | |
274 | #define DPIO_P2_SHIFT (16) /* 5 bits */ | |
275 | #define DPIO_N_SHIFT (12) /* 4 bits */ | |
5ee8ee86 | 276 | #define DPIO_ENABLE_CALIBRATION (1 << 11) |
57f350b6 JB |
277 | #define DPIO_M1DIV_SHIFT (8) /* 3 bits */ |
278 | #define DPIO_M2DIV_MASK 0xff | |
ab3c759a CML |
279 | #define _VLV_PLL_DW3_CH1 0x802c |
280 | #define VLV_PLL_DW3(ch) _PIPE(ch, _VLV_PLL_DW3_CH0, _VLV_PLL_DW3_CH1) | |
57f350b6 | 281 | |
ab3c759a | 282 | #define _VLV_PLL_DW5_CH0 0x8014 |
57f350b6 JB |
283 | #define DPIO_REFSEL_OVERRIDE 27 |
284 | #define DPIO_PLL_MODESEL_SHIFT 24 /* 3 bits */ | |
285 | #define DPIO_BIAS_CURRENT_CTL_SHIFT 21 /* 3 bits, always 0x7 */ | |
286 | #define DPIO_PLL_REFCLK_SEL_SHIFT 16 /* 2 bits */ | |
b56747aa | 287 | #define DPIO_PLL_REFCLK_SEL_MASK 3 |
57f350b6 JB |
288 | #define DPIO_DRIVER_CTL_SHIFT 12 /* always set to 0x8 */ |
289 | #define DPIO_CLK_BIAS_CTL_SHIFT 8 /* always set to 0x5 */ | |
ab3c759a CML |
290 | #define _VLV_PLL_DW5_CH1 0x8034 |
291 | #define VLV_PLL_DW5(ch) _PIPE(ch, _VLV_PLL_DW5_CH0, _VLV_PLL_DW5_CH1) | |
57f350b6 | 292 | |
ab3c759a CML |
293 | #define _VLV_PLL_DW7_CH0 0x801c |
294 | #define _VLV_PLL_DW7_CH1 0x803c | |
295 | #define VLV_PLL_DW7(ch) _PIPE(ch, _VLV_PLL_DW7_CH0, _VLV_PLL_DW7_CH1) | |
57f350b6 | 296 | |
ab3c759a CML |
297 | #define _VLV_PLL_DW8_CH0 0x8040 |
298 | #define _VLV_PLL_DW8_CH1 0x8060 | |
299 | #define VLV_PLL_DW8(ch) _PIPE(ch, _VLV_PLL_DW8_CH0, _VLV_PLL_DW8_CH1) | |
598fac6b | 300 | |
ab3c759a CML |
301 | #define VLV_PLL_DW9_BCAST 0xc044 |
302 | #define _VLV_PLL_DW9_CH0 0x8044 | |
303 | #define _VLV_PLL_DW9_CH1 0x8064 | |
304 | #define VLV_PLL_DW9(ch) _PIPE(ch, _VLV_PLL_DW9_CH0, _VLV_PLL_DW9_CH1) | |
598fac6b | 305 | |
ab3c759a CML |
306 | #define _VLV_PLL_DW10_CH0 0x8048 |
307 | #define _VLV_PLL_DW10_CH1 0x8068 | |
308 | #define VLV_PLL_DW10(ch) _PIPE(ch, _VLV_PLL_DW10_CH0, _VLV_PLL_DW10_CH1) | |
598fac6b | 309 | |
ab3c759a CML |
310 | #define _VLV_PLL_DW11_CH0 0x804c |
311 | #define _VLV_PLL_DW11_CH1 0x806c | |
312 | #define VLV_PLL_DW11(ch) _PIPE(ch, _VLV_PLL_DW11_CH0, _VLV_PLL_DW11_CH1) | |
57f350b6 | 313 | |
ab3c759a CML |
314 | /* Spec for ref block start counts at DW10 */ |
315 | #define VLV_REF_DW13 0x80ac | |
598fac6b | 316 | |
ab3c759a | 317 | #define VLV_CMN_DW0 0x8100 |
dc96e9b8 | 318 | |
598fac6b DV |
319 | /* |
320 | * Per DDI channel DPIO regs | |
321 | */ | |
322 | ||
ab3c759a CML |
323 | #define _VLV_PCS_DW0_CH0 0x8200 |
324 | #define _VLV_PCS_DW0_CH1 0x8400 | |
5ee8ee86 PZ |
325 | #define DPIO_PCS_TX_LANE2_RESET (1 << 16) |
326 | #define DPIO_PCS_TX_LANE1_RESET (1 << 7) | |
327 | #define DPIO_LEFT_TXFIFO_RST_MASTER2 (1 << 4) | |
328 | #define DPIO_RIGHT_TXFIFO_RST_MASTER2 (1 << 3) | |
ab3c759a | 329 | #define VLV_PCS_DW0(ch) _PORT(ch, _VLV_PCS_DW0_CH0, _VLV_PCS_DW0_CH1) |
598fac6b | 330 | |
97fd4d5c VS |
331 | #define _VLV_PCS01_DW0_CH0 0x200 |
332 | #define _VLV_PCS23_DW0_CH0 0x400 | |
333 | #define _VLV_PCS01_DW0_CH1 0x2600 | |
334 | #define _VLV_PCS23_DW0_CH1 0x2800 | |
335 | #define VLV_PCS01_DW0(ch) _PORT(ch, _VLV_PCS01_DW0_CH0, _VLV_PCS01_DW0_CH1) | |
336 | #define VLV_PCS23_DW0(ch) _PORT(ch, _VLV_PCS23_DW0_CH0, _VLV_PCS23_DW0_CH1) | |
337 | ||
ab3c759a CML |
338 | #define _VLV_PCS_DW1_CH0 0x8204 |
339 | #define _VLV_PCS_DW1_CH1 0x8404 | |
5ee8ee86 PZ |
340 | #define CHV_PCS_REQ_SOFTRESET_EN (1 << 23) |
341 | #define DPIO_PCS_CLK_CRI_RXEB_EIOS_EN (1 << 22) | |
342 | #define DPIO_PCS_CLK_CRI_RXDIGFILTSG_EN (1 << 21) | |
598fac6b | 343 | #define DPIO_PCS_CLK_DATAWIDTH_SHIFT (6) |
5ee8ee86 | 344 | #define DPIO_PCS_CLK_SOFT_RESET (1 << 5) |
ab3c759a CML |
345 | #define VLV_PCS_DW1(ch) _PORT(ch, _VLV_PCS_DW1_CH0, _VLV_PCS_DW1_CH1) |
346 | ||
97fd4d5c VS |
347 | #define _VLV_PCS01_DW1_CH0 0x204 |
348 | #define _VLV_PCS23_DW1_CH0 0x404 | |
349 | #define _VLV_PCS01_DW1_CH1 0x2604 | |
350 | #define _VLV_PCS23_DW1_CH1 0x2804 | |
351 | #define VLV_PCS01_DW1(ch) _PORT(ch, _VLV_PCS01_DW1_CH0, _VLV_PCS01_DW1_CH1) | |
352 | #define VLV_PCS23_DW1(ch) _PORT(ch, _VLV_PCS23_DW1_CH0, _VLV_PCS23_DW1_CH1) | |
353 | ||
ab3c759a CML |
354 | #define _VLV_PCS_DW8_CH0 0x8220 |
355 | #define _VLV_PCS_DW8_CH1 0x8420 | |
9197c88b VS |
356 | #define CHV_PCS_USEDCLKCHANNEL_OVRRIDE (1 << 20) |
357 | #define CHV_PCS_USEDCLKCHANNEL (1 << 21) | |
ab3c759a CML |
358 | #define VLV_PCS_DW8(ch) _PORT(ch, _VLV_PCS_DW8_CH0, _VLV_PCS_DW8_CH1) |
359 | ||
360 | #define _VLV_PCS01_DW8_CH0 0x0220 | |
361 | #define _VLV_PCS23_DW8_CH0 0x0420 | |
362 | #define _VLV_PCS01_DW8_CH1 0x2620 | |
363 | #define _VLV_PCS23_DW8_CH1 0x2820 | |
364 | #define VLV_PCS01_DW8(port) _PORT(port, _VLV_PCS01_DW8_CH0, _VLV_PCS01_DW8_CH1) | |
365 | #define VLV_PCS23_DW8(port) _PORT(port, _VLV_PCS23_DW8_CH0, _VLV_PCS23_DW8_CH1) | |
366 | ||
367 | #define _VLV_PCS_DW9_CH0 0x8224 | |
368 | #define _VLV_PCS_DW9_CH1 0x8424 | |
5ee8ee86 PZ |
369 | #define DPIO_PCS_TX2MARGIN_MASK (0x7 << 13) |
370 | #define DPIO_PCS_TX2MARGIN_000 (0 << 13) | |
371 | #define DPIO_PCS_TX2MARGIN_101 (1 << 13) | |
372 | #define DPIO_PCS_TX1MARGIN_MASK (0x7 << 10) | |
373 | #define DPIO_PCS_TX1MARGIN_000 (0 << 10) | |
374 | #define DPIO_PCS_TX1MARGIN_101 (1 << 10) | |
ab3c759a CML |
375 | #define VLV_PCS_DW9(ch) _PORT(ch, _VLV_PCS_DW9_CH0, _VLV_PCS_DW9_CH1) |
376 | ||
a02ef3c7 VS |
377 | #define _VLV_PCS01_DW9_CH0 0x224 |
378 | #define _VLV_PCS23_DW9_CH0 0x424 | |
379 | #define _VLV_PCS01_DW9_CH1 0x2624 | |
380 | #define _VLV_PCS23_DW9_CH1 0x2824 | |
381 | #define VLV_PCS01_DW9(ch) _PORT(ch, _VLV_PCS01_DW9_CH0, _VLV_PCS01_DW9_CH1) | |
382 | #define VLV_PCS23_DW9(ch) _PORT(ch, _VLV_PCS23_DW9_CH0, _VLV_PCS23_DW9_CH1) | |
383 | ||
9d556c99 CML |
384 | #define _CHV_PCS_DW10_CH0 0x8228 |
385 | #define _CHV_PCS_DW10_CH1 0x8428 | |
5ee8ee86 PZ |
386 | #define DPIO_PCS_SWING_CALC_TX0_TX2 (1 << 30) |
387 | #define DPIO_PCS_SWING_CALC_TX1_TX3 (1 << 31) | |
388 | #define DPIO_PCS_TX2DEEMP_MASK (0xf << 24) | |
389 | #define DPIO_PCS_TX2DEEMP_9P5 (0 << 24) | |
390 | #define DPIO_PCS_TX2DEEMP_6P0 (2 << 24) | |
391 | #define DPIO_PCS_TX1DEEMP_MASK (0xf << 16) | |
392 | #define DPIO_PCS_TX1DEEMP_9P5 (0 << 16) | |
393 | #define DPIO_PCS_TX1DEEMP_6P0 (2 << 16) | |
9d556c99 CML |
394 | #define CHV_PCS_DW10(ch) _PORT(ch, _CHV_PCS_DW10_CH0, _CHV_PCS_DW10_CH1) |
395 | ||
1966e59e VS |
396 | #define _VLV_PCS01_DW10_CH0 0x0228 |
397 | #define _VLV_PCS23_DW10_CH0 0x0428 | |
398 | #define _VLV_PCS01_DW10_CH1 0x2628 | |
399 | #define _VLV_PCS23_DW10_CH1 0x2828 | |
400 | #define VLV_PCS01_DW10(port) _PORT(port, _VLV_PCS01_DW10_CH0, _VLV_PCS01_DW10_CH1) | |
401 | #define VLV_PCS23_DW10(port) _PORT(port, _VLV_PCS23_DW10_CH0, _VLV_PCS23_DW10_CH1) | |
402 | ||
ab3c759a CML |
403 | #define _VLV_PCS_DW11_CH0 0x822c |
404 | #define _VLV_PCS_DW11_CH1 0x842c | |
5ee8ee86 PZ |
405 | #define DPIO_TX2_STAGGER_MASK(x) ((x) << 24) |
406 | #define DPIO_LANEDESKEW_STRAP_OVRD (1 << 3) | |
407 | #define DPIO_LEFT_TXFIFO_RST_MASTER (1 << 1) | |
408 | #define DPIO_RIGHT_TXFIFO_RST_MASTER (1 << 0) | |
ab3c759a CML |
409 | #define VLV_PCS_DW11(ch) _PORT(ch, _VLV_PCS_DW11_CH0, _VLV_PCS_DW11_CH1) |
410 | ||
570e2a74 VS |
411 | #define _VLV_PCS01_DW11_CH0 0x022c |
412 | #define _VLV_PCS23_DW11_CH0 0x042c | |
413 | #define _VLV_PCS01_DW11_CH1 0x262c | |
414 | #define _VLV_PCS23_DW11_CH1 0x282c | |
142d2eca VS |
415 | #define VLV_PCS01_DW11(ch) _PORT(ch, _VLV_PCS01_DW11_CH0, _VLV_PCS01_DW11_CH1) |
416 | #define VLV_PCS23_DW11(ch) _PORT(ch, _VLV_PCS23_DW11_CH0, _VLV_PCS23_DW11_CH1) | |
570e2a74 | 417 | |
2e523e98 VS |
418 | #define _VLV_PCS01_DW12_CH0 0x0230 |
419 | #define _VLV_PCS23_DW12_CH0 0x0430 | |
420 | #define _VLV_PCS01_DW12_CH1 0x2630 | |
421 | #define _VLV_PCS23_DW12_CH1 0x2830 | |
422 | #define VLV_PCS01_DW12(ch) _PORT(ch, _VLV_PCS01_DW12_CH0, _VLV_PCS01_DW12_CH1) | |
423 | #define VLV_PCS23_DW12(ch) _PORT(ch, _VLV_PCS23_DW12_CH0, _VLV_PCS23_DW12_CH1) | |
424 | ||
ab3c759a CML |
425 | #define _VLV_PCS_DW12_CH0 0x8230 |
426 | #define _VLV_PCS_DW12_CH1 0x8430 | |
5ee8ee86 PZ |
427 | #define DPIO_TX2_STAGGER_MULT(x) ((x) << 20) |
428 | #define DPIO_TX1_STAGGER_MULT(x) ((x) << 16) | |
429 | #define DPIO_TX1_STAGGER_MASK(x) ((x) << 8) | |
430 | #define DPIO_LANESTAGGER_STRAP_OVRD (1 << 6) | |
431 | #define DPIO_LANESTAGGER_STRAP(x) ((x) << 0) | |
ab3c759a CML |
432 | #define VLV_PCS_DW12(ch) _PORT(ch, _VLV_PCS_DW12_CH0, _VLV_PCS_DW12_CH1) |
433 | ||
434 | #define _VLV_PCS_DW14_CH0 0x8238 | |
435 | #define _VLV_PCS_DW14_CH1 0x8438 | |
436 | #define VLV_PCS_DW14(ch) _PORT(ch, _VLV_PCS_DW14_CH0, _VLV_PCS_DW14_CH1) | |
437 | ||
438 | #define _VLV_PCS_DW23_CH0 0x825c | |
439 | #define _VLV_PCS_DW23_CH1 0x845c | |
440 | #define VLV_PCS_DW23(ch) _PORT(ch, _VLV_PCS_DW23_CH0, _VLV_PCS_DW23_CH1) | |
441 | ||
442 | #define _VLV_TX_DW2_CH0 0x8288 | |
443 | #define _VLV_TX_DW2_CH1 0x8488 | |
1fb44505 VS |
444 | #define DPIO_SWING_MARGIN000_SHIFT 16 |
445 | #define DPIO_SWING_MARGIN000_MASK (0xff << DPIO_SWING_MARGIN000_SHIFT) | |
9d556c99 | 446 | #define DPIO_UNIQ_TRANS_SCALE_SHIFT 8 |
ab3c759a CML |
447 | #define VLV_TX_DW2(ch) _PORT(ch, _VLV_TX_DW2_CH0, _VLV_TX_DW2_CH1) |
448 | ||
449 | #define _VLV_TX_DW3_CH0 0x828c | |
450 | #define _VLV_TX_DW3_CH1 0x848c | |
9d556c99 | 451 | /* The following bit for CHV phy */ |
5ee8ee86 | 452 | #define DPIO_TX_UNIQ_TRANS_SCALE_EN (1 << 27) |
1fb44505 VS |
453 | #define DPIO_SWING_MARGIN101_SHIFT 16 |
454 | #define DPIO_SWING_MARGIN101_MASK (0xff << DPIO_SWING_MARGIN101_SHIFT) | |
ab3c759a CML |
455 | #define VLV_TX_DW3(ch) _PORT(ch, _VLV_TX_DW3_CH0, _VLV_TX_DW3_CH1) |
456 | ||
457 | #define _VLV_TX_DW4_CH0 0x8290 | |
458 | #define _VLV_TX_DW4_CH1 0x8490 | |
9d556c99 CML |
459 | #define DPIO_SWING_DEEMPH9P5_SHIFT 24 |
460 | #define DPIO_SWING_DEEMPH9P5_MASK (0xff << DPIO_SWING_DEEMPH9P5_SHIFT) | |
1fb44505 VS |
461 | #define DPIO_SWING_DEEMPH6P0_SHIFT 16 |
462 | #define DPIO_SWING_DEEMPH6P0_MASK (0xff << DPIO_SWING_DEEMPH6P0_SHIFT) | |
ab3c759a CML |
463 | #define VLV_TX_DW4(ch) _PORT(ch, _VLV_TX_DW4_CH0, _VLV_TX_DW4_CH1) |
464 | ||
465 | #define _VLV_TX3_DW4_CH0 0x690 | |
466 | #define _VLV_TX3_DW4_CH1 0x2a90 | |
467 | #define VLV_TX3_DW4(ch) _PORT(ch, _VLV_TX3_DW4_CH0, _VLV_TX3_DW4_CH1) | |
468 | ||
469 | #define _VLV_TX_DW5_CH0 0x8294 | |
470 | #define _VLV_TX_DW5_CH1 0x8494 | |
5ee8ee86 | 471 | #define DPIO_TX_OCALINIT_EN (1 << 31) |
ab3c759a CML |
472 | #define VLV_TX_DW5(ch) _PORT(ch, _VLV_TX_DW5_CH0, _VLV_TX_DW5_CH1) |
473 | ||
474 | #define _VLV_TX_DW11_CH0 0x82ac | |
475 | #define _VLV_TX_DW11_CH1 0x84ac | |
476 | #define VLV_TX_DW11(ch) _PORT(ch, _VLV_TX_DW11_CH0, _VLV_TX_DW11_CH1) | |
477 | ||
478 | #define _VLV_TX_DW14_CH0 0x82b8 | |
479 | #define _VLV_TX_DW14_CH1 0x84b8 | |
480 | #define VLV_TX_DW14(ch) _PORT(ch, _VLV_TX_DW14_CH0, _VLV_TX_DW14_CH1) | |
b56747aa | 481 | |
9d556c99 CML |
482 | /* CHV dpPhy registers */ |
483 | #define _CHV_PLL_DW0_CH0 0x8000 | |
484 | #define _CHV_PLL_DW0_CH1 0x8180 | |
485 | #define CHV_PLL_DW0(ch) _PIPE(ch, _CHV_PLL_DW0_CH0, _CHV_PLL_DW0_CH1) | |
486 | ||
487 | #define _CHV_PLL_DW1_CH0 0x8004 | |
488 | #define _CHV_PLL_DW1_CH1 0x8184 | |
489 | #define DPIO_CHV_N_DIV_SHIFT 8 | |
490 | #define DPIO_CHV_M1_DIV_BY_2 (0 << 0) | |
491 | #define CHV_PLL_DW1(ch) _PIPE(ch, _CHV_PLL_DW1_CH0, _CHV_PLL_DW1_CH1) | |
492 | ||
493 | #define _CHV_PLL_DW2_CH0 0x8008 | |
494 | #define _CHV_PLL_DW2_CH1 0x8188 | |
495 | #define CHV_PLL_DW2(ch) _PIPE(ch, _CHV_PLL_DW2_CH0, _CHV_PLL_DW2_CH1) | |
496 | ||
497 | #define _CHV_PLL_DW3_CH0 0x800c | |
498 | #define _CHV_PLL_DW3_CH1 0x818c | |
499 | #define DPIO_CHV_FRAC_DIV_EN (1 << 16) | |
500 | #define DPIO_CHV_FIRST_MOD (0 << 8) | |
501 | #define DPIO_CHV_SECOND_MOD (1 << 8) | |
502 | #define DPIO_CHV_FEEDFWD_GAIN_SHIFT 0 | |
a945ce7e | 503 | #define DPIO_CHV_FEEDFWD_GAIN_MASK (0xF << 0) |
9d556c99 CML |
504 | #define CHV_PLL_DW3(ch) _PIPE(ch, _CHV_PLL_DW3_CH0, _CHV_PLL_DW3_CH1) |
505 | ||
506 | #define _CHV_PLL_DW6_CH0 0x8018 | |
507 | #define _CHV_PLL_DW6_CH1 0x8198 | |
508 | #define DPIO_CHV_GAIN_CTRL_SHIFT 16 | |
509 | #define DPIO_CHV_INT_COEFF_SHIFT 8 | |
510 | #define DPIO_CHV_PROP_COEFF_SHIFT 0 | |
511 | #define CHV_PLL_DW6(ch) _PIPE(ch, _CHV_PLL_DW6_CH0, _CHV_PLL_DW6_CH1) | |
512 | ||
d3eee4ba VP |
513 | #define _CHV_PLL_DW8_CH0 0x8020 |
514 | #define _CHV_PLL_DW8_CH1 0x81A0 | |
9cbe40c1 VP |
515 | #define DPIO_CHV_TDC_TARGET_CNT_SHIFT 0 |
516 | #define DPIO_CHV_TDC_TARGET_CNT_MASK (0x3FF << 0) | |
d3eee4ba VP |
517 | #define CHV_PLL_DW8(ch) _PIPE(ch, _CHV_PLL_DW8_CH0, _CHV_PLL_DW8_CH1) |
518 | ||
519 | #define _CHV_PLL_DW9_CH0 0x8024 | |
520 | #define _CHV_PLL_DW9_CH1 0x81A4 | |
521 | #define DPIO_CHV_INT_LOCK_THRESHOLD_SHIFT 1 /* 3 bits */ | |
de3a0fde | 522 | #define DPIO_CHV_INT_LOCK_THRESHOLD_MASK (7 << 1) |
d3eee4ba VP |
523 | #define DPIO_CHV_INT_LOCK_THRESHOLD_SEL_COARSE 1 /* 1: coarse & 0 : fine */ |
524 | #define CHV_PLL_DW9(ch) _PIPE(ch, _CHV_PLL_DW9_CH0, _CHV_PLL_DW9_CH1) | |
525 | ||
6669e39f VS |
526 | #define _CHV_CMN_DW0_CH0 0x8100 |
527 | #define DPIO_ALLDL_POWERDOWN_SHIFT_CH0 19 | |
528 | #define DPIO_ANYDL_POWERDOWN_SHIFT_CH0 18 | |
529 | #define DPIO_ALLDL_POWERDOWN (1 << 1) | |
530 | #define DPIO_ANYDL_POWERDOWN (1 << 0) | |
531 | ||
b9e5ac3c VS |
532 | #define _CHV_CMN_DW5_CH0 0x8114 |
533 | #define CHV_BUFRIGHTENA1_DISABLE (0 << 20) | |
534 | #define CHV_BUFRIGHTENA1_NORMAL (1 << 20) | |
535 | #define CHV_BUFRIGHTENA1_FORCE (3 << 20) | |
536 | #define CHV_BUFRIGHTENA1_MASK (3 << 20) | |
537 | #define CHV_BUFLEFTENA1_DISABLE (0 << 22) | |
538 | #define CHV_BUFLEFTENA1_NORMAL (1 << 22) | |
539 | #define CHV_BUFLEFTENA1_FORCE (3 << 22) | |
540 | #define CHV_BUFLEFTENA1_MASK (3 << 22) | |
541 | ||
9d556c99 CML |
542 | #define _CHV_CMN_DW13_CH0 0x8134 |
543 | #define _CHV_CMN_DW0_CH1 0x8080 | |
544 | #define DPIO_CHV_S1_DIV_SHIFT 21 | |
545 | #define DPIO_CHV_P1_DIV_SHIFT 13 /* 3 bits */ | |
546 | #define DPIO_CHV_P2_DIV_SHIFT 8 /* 5 bits */ | |
547 | #define DPIO_CHV_K_DIV_SHIFT 4 | |
548 | #define DPIO_PLL_FREQLOCK (1 << 1) | |
549 | #define DPIO_PLL_LOCK (1 << 0) | |
550 | #define CHV_CMN_DW13(ch) _PIPE(ch, _CHV_CMN_DW13_CH0, _CHV_CMN_DW0_CH1) | |
551 | ||
552 | #define _CHV_CMN_DW14_CH0 0x8138 | |
553 | #define _CHV_CMN_DW1_CH1 0x8084 | |
554 | #define DPIO_AFC_RECAL (1 << 14) | |
555 | #define DPIO_DCLKP_EN (1 << 13) | |
b9e5ac3c VS |
556 | #define CHV_BUFLEFTENA2_DISABLE (0 << 17) /* CL2 DW1 only */ |
557 | #define CHV_BUFLEFTENA2_NORMAL (1 << 17) /* CL2 DW1 only */ | |
558 | #define CHV_BUFLEFTENA2_FORCE (3 << 17) /* CL2 DW1 only */ | |
559 | #define CHV_BUFLEFTENA2_MASK (3 << 17) /* CL2 DW1 only */ | |
560 | #define CHV_BUFRIGHTENA2_DISABLE (0 << 19) /* CL2 DW1 only */ | |
561 | #define CHV_BUFRIGHTENA2_NORMAL (1 << 19) /* CL2 DW1 only */ | |
562 | #define CHV_BUFRIGHTENA2_FORCE (3 << 19) /* CL2 DW1 only */ | |
563 | #define CHV_BUFRIGHTENA2_MASK (3 << 19) /* CL2 DW1 only */ | |
9d556c99 CML |
564 | #define CHV_CMN_DW14(ch) _PIPE(ch, _CHV_CMN_DW14_CH0, _CHV_CMN_DW1_CH1) |
565 | ||
9197c88b VS |
566 | #define _CHV_CMN_DW19_CH0 0x814c |
567 | #define _CHV_CMN_DW6_CH1 0x8098 | |
6669e39f VS |
568 | #define DPIO_ALLDL_POWERDOWN_SHIFT_CH1 30 /* CL2 DW6 only */ |
569 | #define DPIO_ANYDL_POWERDOWN_SHIFT_CH1 29 /* CL2 DW6 only */ | |
e0fce78f | 570 | #define DPIO_DYNPWRDOWNEN_CH1 (1 << 28) /* CL2 DW6 only */ |
9197c88b | 571 | #define CHV_CMN_USEDCLKCHANNEL (1 << 13) |
e0fce78f | 572 | |
9197c88b VS |
573 | #define CHV_CMN_DW19(ch) _PIPE(ch, _CHV_CMN_DW19_CH0, _CHV_CMN_DW6_CH1) |
574 | ||
e0fce78f VS |
575 | #define CHV_CMN_DW28 0x8170 |
576 | #define DPIO_CL1POWERDOWNEN (1 << 23) | |
577 | #define DPIO_DYNPWRDOWNEN_CH0 (1 << 22) | |
ee279218 VS |
578 | #define DPIO_SUS_CLK_CONFIG_ON (0 << 0) |
579 | #define DPIO_SUS_CLK_CONFIG_CLKREQ (1 << 0) | |
580 | #define DPIO_SUS_CLK_CONFIG_GATE (2 << 0) | |
581 | #define DPIO_SUS_CLK_CONFIG_GATE_CLKREQ (3 << 0) | |
e0fce78f | 582 | |
9d556c99 | 583 | #define CHV_CMN_DW30 0x8178 |
3e288786 | 584 | #define DPIO_CL2_LDOFUSE_PWRENB (1 << 6) |
9d556c99 CML |
585 | #define DPIO_LRC_BYPASS (1 << 3) |
586 | ||
587 | #define _TXLANE(ch, lane, offset) ((ch ? 0x2400 : 0) + \ | |
588 | (lane) * 0x200 + (offset)) | |
589 | ||
f72df8db VS |
590 | #define CHV_TX_DW0(ch, lane) _TXLANE(ch, lane, 0x80) |
591 | #define CHV_TX_DW1(ch, lane) _TXLANE(ch, lane, 0x84) | |
592 | #define CHV_TX_DW2(ch, lane) _TXLANE(ch, lane, 0x88) | |
593 | #define CHV_TX_DW3(ch, lane) _TXLANE(ch, lane, 0x8c) | |
594 | #define CHV_TX_DW4(ch, lane) _TXLANE(ch, lane, 0x90) | |
595 | #define CHV_TX_DW5(ch, lane) _TXLANE(ch, lane, 0x94) | |
596 | #define CHV_TX_DW6(ch, lane) _TXLANE(ch, lane, 0x98) | |
597 | #define CHV_TX_DW7(ch, lane) _TXLANE(ch, lane, 0x9c) | |
598 | #define CHV_TX_DW8(ch, lane) _TXLANE(ch, lane, 0xa0) | |
599 | #define CHV_TX_DW9(ch, lane) _TXLANE(ch, lane, 0xa4) | |
600 | #define CHV_TX_DW10(ch, lane) _TXLANE(ch, lane, 0xa8) | |
9d556c99 CML |
601 | #define CHV_TX_DW11(ch, lane) _TXLANE(ch, lane, 0xac) |
602 | #define DPIO_FRC_LATENCY_SHFIT 8 | |
603 | #define CHV_TX_DW14(ch, lane) _TXLANE(ch, lane, 0xb8) | |
604 | #define DPIO_UPAR_SHIFT 30 | |
5c6706e5 VK |
605 | |
606 | /* BXT PHY registers */ | |
ed37892e ACO |
607 | #define _BXT_PHY0_BASE 0x6C000 |
608 | #define _BXT_PHY1_BASE 0x162000 | |
0a116ce8 ACO |
609 | #define _BXT_PHY2_BASE 0x163000 |
610 | #define BXT_PHY_BASE(phy) _PHY3((phy), _BXT_PHY0_BASE, \ | |
611 | _BXT_PHY1_BASE, \ | |
612 | _BXT_PHY2_BASE) | |
ed37892e ACO |
613 | |
614 | #define _BXT_PHY(phy, reg) \ | |
615 | _MMIO(BXT_PHY_BASE(phy) - _BXT_PHY0_BASE + (reg)) | |
616 | ||
617 | #define _BXT_PHY_CH(phy, ch, reg_ch0, reg_ch1) \ | |
618 | (BXT_PHY_BASE(phy) + _PIPE((ch), (reg_ch0) - _BXT_PHY0_BASE, \ | |
619 | (reg_ch1) - _BXT_PHY0_BASE)) | |
620 | #define _MMIO_BXT_PHY_CH(phy, ch, reg_ch0, reg_ch1) \ | |
621 | _MMIO(_BXT_PHY_CH(phy, ch, reg_ch0, reg_ch1)) | |
5c6706e5 | 622 | |
f0f59a00 | 623 | #define BXT_P_CR_GT_DISP_PWRON _MMIO(0x138090) |
1881a423 | 624 | #define MIPIO_RST_CTRL (1 << 2) |
5c6706e5 | 625 | |
e93da0a0 ID |
626 | #define _BXT_PHY_CTL_DDI_A 0x64C00 |
627 | #define _BXT_PHY_CTL_DDI_B 0x64C10 | |
628 | #define _BXT_PHY_CTL_DDI_C 0x64C20 | |
629 | #define BXT_PHY_CMNLANE_POWERDOWN_ACK (1 << 10) | |
630 | #define BXT_PHY_LANE_POWERDOWN_ACK (1 << 9) | |
631 | #define BXT_PHY_LANE_ENABLED (1 << 8) | |
632 | #define BXT_PHY_CTL(port) _MMIO_PORT(port, _BXT_PHY_CTL_DDI_A, \ | |
633 | _BXT_PHY_CTL_DDI_B) | |
634 | ||
5c6706e5 VK |
635 | #define _PHY_CTL_FAMILY_EDP 0x64C80 |
636 | #define _PHY_CTL_FAMILY_DDI 0x64C90 | |
0a116ce8 | 637 | #define _PHY_CTL_FAMILY_DDI_C 0x64CA0 |
5c6706e5 | 638 | #define COMMON_RESET_DIS (1 << 31) |
0a116ce8 ACO |
639 | #define BXT_PHY_CTL_FAMILY(phy) _MMIO_PHY3((phy), _PHY_CTL_FAMILY_DDI, \ |
640 | _PHY_CTL_FAMILY_EDP, \ | |
641 | _PHY_CTL_FAMILY_DDI_C) | |
5c6706e5 | 642 | |
dfb82408 S |
643 | /* BXT PHY PLL registers */ |
644 | #define _PORT_PLL_A 0x46074 | |
645 | #define _PORT_PLL_B 0x46078 | |
646 | #define _PORT_PLL_C 0x4607c | |
8b080334 VS |
647 | #define PORT_PLL_ENABLE REG_BIT(31) |
648 | #define PORT_PLL_LOCK REG_BIT(30) | |
649 | #define PORT_PLL_REF_SEL REG_BIT(27) | |
650 | #define PORT_PLL_POWER_ENABLE REG_BIT(26) | |
651 | #define PORT_PLL_POWER_STATE REG_BIT(25) | |
f0f59a00 | 652 | #define BXT_PORT_PLL_ENABLE(port) _MMIO_PORT(port, _PORT_PLL_A, _PORT_PLL_B) |
dfb82408 S |
653 | |
654 | #define _PORT_PLL_EBB_0_A 0x162034 | |
655 | #define _PORT_PLL_EBB_0_B 0x6C034 | |
656 | #define _PORT_PLL_EBB_0_C 0x6C340 | |
8b080334 VS |
657 | #define PORT_PLL_P1_MASK REG_GENMASK(15, 13) |
658 | #define PORT_PLL_P1(p1) REG_FIELD_PREP(PORT_PLL_P1_MASK, (p1)) | |
659 | #define PORT_PLL_P2_MASK REG_GENMASK(12, 8) | |
660 | #define PORT_PLL_P2(p2) REG_FIELD_PREP(PORT_PLL_P2_MASK, (p2)) | |
ed37892e ACO |
661 | #define BXT_PORT_PLL_EBB_0(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ |
662 | _PORT_PLL_EBB_0_B, \ | |
663 | _PORT_PLL_EBB_0_C) | |
dfb82408 S |
664 | |
665 | #define _PORT_PLL_EBB_4_A 0x162038 | |
666 | #define _PORT_PLL_EBB_4_B 0x6C038 | |
667 | #define _PORT_PLL_EBB_4_C 0x6C344 | |
8b080334 VS |
668 | #define PORT_PLL_RECALIBRATE REG_BIT(14) |
669 | #define PORT_PLL_10BIT_CLK_ENABLE REG_BIT(13) | |
ed37892e ACO |
670 | #define BXT_PORT_PLL_EBB_4(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ |
671 | _PORT_PLL_EBB_4_B, \ | |
672 | _PORT_PLL_EBB_4_C) | |
dfb82408 S |
673 | |
674 | #define _PORT_PLL_0_A 0x162100 | |
675 | #define _PORT_PLL_0_B 0x6C100 | |
676 | #define _PORT_PLL_0_C 0x6C380 | |
677 | /* PORT_PLL_0_A */ | |
8b080334 VS |
678 | #define PORT_PLL_M2_INT_MASK REG_GENMASK(7, 0) |
679 | #define PORT_PLL_M2_INT(m2_int) REG_FIELD_PREP(PORT_PLL_M2_INT_MASK, (m2_int)) | |
dfb82408 | 680 | /* PORT_PLL_1_A */ |
8b080334 VS |
681 | #define PORT_PLL_N_MASK REG_GENMASK(11, 8) |
682 | #define PORT_PLL_N(n) REG_FIELD_PREP(PORT_PLL_N_MASK, (n)) | |
dfb82408 | 683 | /* PORT_PLL_2_A */ |
8b080334 VS |
684 | #define PORT_PLL_M2_FRAC_MASK REG_GENMASK(21, 0) |
685 | #define PORT_PLL_M2_FRAC(m2_frac) REG_FIELD_PREP(PORT_PLL_M2_FRAC_MASK, (m2_frac)) | |
dfb82408 | 686 | /* PORT_PLL_3_A */ |
8b080334 | 687 | #define PORT_PLL_M2_FRAC_ENABLE REG_BIT(16) |
dfb82408 | 688 | /* PORT_PLL_6_A */ |
8b080334 VS |
689 | #define PORT_PLL_GAIN_CTL_MASK REG_GENMASK(18, 16) |
690 | #define PORT_PLL_GAIN_CTL(x) REG_FIELD_PREP(PORT_PLL_GAIN_CTL_MASK, (x)) | |
691 | #define PORT_PLL_INT_COEFF_MASK REG_GENMASK(12, 8) | |
692 | #define PORT_PLL_INT_COEFF(x) REG_FIELD_PREP(PORT_PLL_INT_COEFF_MASK, (x)) | |
693 | #define PORT_PLL_PROP_COEFF_MASK REG_GENMASK(3, 0) | |
694 | #define PORT_PLL_PROP_COEFF(x) REG_FIELD_PREP(PORT_PLL_PROP_COEFF_MASK, (x)) | |
dfb82408 | 695 | /* PORT_PLL_8_A */ |
8b080334 VS |
696 | #define PORT_PLL_TARGET_CNT_MASK REG_GENMASK(9, 0) |
697 | #define PORT_PLL_TARGET_CNT(x) REG_FIELD_PREP(PORT_PLL_TARGET_CNT_MASK, (x)) | |
b6dc71f3 | 698 | /* PORT_PLL_9_A */ |
8b080334 VS |
699 | #define PORT_PLL_LOCK_THRESHOLD_MASK REG_GENMASK(3, 1) |
700 | #define PORT_PLL_LOCK_THRESHOLD(x) REG_FIELD_PREP(PORT_PLL_LOCK_THRESHOLD_MASK, (x)) | |
b6dc71f3 | 701 | /* PORT_PLL_10_A */ |
8b080334 VS |
702 | #define PORT_PLL_DCO_AMP_OVR_EN_H REG_BIT(27) |
703 | #define PORT_PLL_DCO_AMP_MASK REG_GENMASK(13, 10) | |
704 | #define PORT_PLL_DCO_AMP(x) REG_FIELD_PREP(PORT_PLL_DCO_AMP_MASK, (x)) | |
ed37892e ACO |
705 | #define _PORT_PLL_BASE(phy, ch) _BXT_PHY_CH(phy, ch, \ |
706 | _PORT_PLL_0_B, \ | |
707 | _PORT_PLL_0_C) | |
708 | #define BXT_PORT_PLL(phy, ch, idx) _MMIO(_PORT_PLL_BASE(phy, ch) + \ | |
709 | (idx) * 4) | |
dfb82408 | 710 | |
5c6706e5 VK |
711 | /* BXT PHY common lane registers */ |
712 | #define _PORT_CL1CM_DW0_A 0x162000 | |
713 | #define _PORT_CL1CM_DW0_BC 0x6C000 | |
714 | #define PHY_POWER_GOOD (1 << 16) | |
b61e7996 | 715 | #define PHY_RESERVED (1 << 7) |
ed37892e | 716 | #define BXT_PORT_CL1CM_DW0(phy) _BXT_PHY((phy), _PORT_CL1CM_DW0_BC) |
5c6706e5 | 717 | |
d72e84cc MK |
718 | #define _PORT_CL1CM_DW9_A 0x162024 |
719 | #define _PORT_CL1CM_DW9_BC 0x6C024 | |
720 | #define IREF0RC_OFFSET_SHIFT 8 | |
721 | #define IREF0RC_OFFSET_MASK (0xFF << IREF0RC_OFFSET_SHIFT) | |
722 | #define BXT_PORT_CL1CM_DW9(phy) _BXT_PHY((phy), _PORT_CL1CM_DW9_BC) | |
d8d4a512 | 723 | |
d72e84cc MK |
724 | #define _PORT_CL1CM_DW10_A 0x162028 |
725 | #define _PORT_CL1CM_DW10_BC 0x6C028 | |
726 | #define IREF1RC_OFFSET_SHIFT 8 | |
727 | #define IREF1RC_OFFSET_MASK (0xFF << IREF1RC_OFFSET_SHIFT) | |
728 | #define BXT_PORT_CL1CM_DW10(phy) _BXT_PHY((phy), _PORT_CL1CM_DW10_BC) | |
729 | ||
730 | #define _PORT_CL1CM_DW28_A 0x162070 | |
731 | #define _PORT_CL1CM_DW28_BC 0x6C070 | |
732 | #define OCL1_POWER_DOWN_EN (1 << 23) | |
733 | #define DW28_OLDO_DYN_PWR_DOWN_EN (1 << 22) | |
734 | #define SUS_CLK_CONFIG 0x3 | |
735 | #define BXT_PORT_CL1CM_DW28(phy) _BXT_PHY((phy), _PORT_CL1CM_DW28_BC) | |
736 | ||
737 | #define _PORT_CL1CM_DW30_A 0x162078 | |
738 | #define _PORT_CL1CM_DW30_BC 0x6C078 | |
739 | #define OCL2_LDOFUSE_PWR_DIS (1 << 6) | |
740 | #define BXT_PORT_CL1CM_DW30(phy) _BXT_PHY((phy), _PORT_CL1CM_DW30_BC) | |
741 | ||
842d4166 ACO |
742 | /* The spec defines this only for BXT PHY0, but lets assume that this |
743 | * would exist for PHY1 too if it had a second channel. | |
744 | */ | |
745 | #define _PORT_CL2CM_DW6_A 0x162358 | |
746 | #define _PORT_CL2CM_DW6_BC 0x6C358 | |
ed37892e | 747 | #define BXT_PORT_CL2CM_DW6(phy) _BXT_PHY((phy), _PORT_CL2CM_DW6_BC) |
5c6706e5 VK |
748 | #define DW6_OLDO_DYN_PWR_DOWN_EN (1 << 28) |
749 | ||
750 | /* BXT PHY Ref registers */ | |
751 | #define _PORT_REF_DW3_A 0x16218C | |
752 | #define _PORT_REF_DW3_BC 0x6C18C | |
753 | #define GRC_DONE (1 << 22) | |
ed37892e | 754 | #define BXT_PORT_REF_DW3(phy) _BXT_PHY((phy), _PORT_REF_DW3_BC) |
5c6706e5 VK |
755 | |
756 | #define _PORT_REF_DW6_A 0x162198 | |
757 | #define _PORT_REF_DW6_BC 0x6C198 | |
d1e082ff ID |
758 | #define GRC_CODE_SHIFT 24 |
759 | #define GRC_CODE_MASK (0xFF << GRC_CODE_SHIFT) | |
5c6706e5 | 760 | #define GRC_CODE_FAST_SHIFT 16 |
d1e082ff | 761 | #define GRC_CODE_FAST_MASK (0xFF << GRC_CODE_FAST_SHIFT) |
5c6706e5 VK |
762 | #define GRC_CODE_SLOW_SHIFT 8 |
763 | #define GRC_CODE_SLOW_MASK (0xFF << GRC_CODE_SLOW_SHIFT) | |
764 | #define GRC_CODE_NOM_MASK 0xFF | |
ed37892e | 765 | #define BXT_PORT_REF_DW6(phy) _BXT_PHY((phy), _PORT_REF_DW6_BC) |
5c6706e5 VK |
766 | |
767 | #define _PORT_REF_DW8_A 0x1621A0 | |
768 | #define _PORT_REF_DW8_BC 0x6C1A0 | |
769 | #define GRC_DIS (1 << 15) | |
770 | #define GRC_RDY_OVRD (1 << 1) | |
ed37892e | 771 | #define BXT_PORT_REF_DW8(phy) _BXT_PHY((phy), _PORT_REF_DW8_BC) |
5c6706e5 | 772 | |
dfb82408 | 773 | /* BXT PHY PCS registers */ |
96fb9f9b VK |
774 | #define _PORT_PCS_DW10_LN01_A 0x162428 |
775 | #define _PORT_PCS_DW10_LN01_B 0x6C428 | |
776 | #define _PORT_PCS_DW10_LN01_C 0x6C828 | |
777 | #define _PORT_PCS_DW10_GRP_A 0x162C28 | |
778 | #define _PORT_PCS_DW10_GRP_B 0x6CC28 | |
779 | #define _PORT_PCS_DW10_GRP_C 0x6CE28 | |
ed37892e ACO |
780 | #define BXT_PORT_PCS_DW10_LN01(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ |
781 | _PORT_PCS_DW10_LN01_B, \ | |
782 | _PORT_PCS_DW10_LN01_C) | |
783 | #define BXT_PORT_PCS_DW10_GRP(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ | |
784 | _PORT_PCS_DW10_GRP_B, \ | |
785 | _PORT_PCS_DW10_GRP_C) | |
786 | ||
96fb9f9b VK |
787 | #define TX2_SWING_CALC_INIT (1 << 31) |
788 | #define TX1_SWING_CALC_INIT (1 << 30) | |
789 | ||
dfb82408 S |
790 | #define _PORT_PCS_DW12_LN01_A 0x162430 |
791 | #define _PORT_PCS_DW12_LN01_B 0x6C430 | |
792 | #define _PORT_PCS_DW12_LN01_C 0x6C830 | |
793 | #define _PORT_PCS_DW12_LN23_A 0x162630 | |
794 | #define _PORT_PCS_DW12_LN23_B 0x6C630 | |
795 | #define _PORT_PCS_DW12_LN23_C 0x6CA30 | |
796 | #define _PORT_PCS_DW12_GRP_A 0x162c30 | |
797 | #define _PORT_PCS_DW12_GRP_B 0x6CC30 | |
798 | #define _PORT_PCS_DW12_GRP_C 0x6CE30 | |
799 | #define LANESTAGGER_STRAP_OVRD (1 << 6) | |
800 | #define LANE_STAGGER_MASK 0x1F | |
ed37892e ACO |
801 | #define BXT_PORT_PCS_DW12_LN01(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ |
802 | _PORT_PCS_DW12_LN01_B, \ | |
803 | _PORT_PCS_DW12_LN01_C) | |
804 | #define BXT_PORT_PCS_DW12_LN23(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ | |
805 | _PORT_PCS_DW12_LN23_B, \ | |
806 | _PORT_PCS_DW12_LN23_C) | |
807 | #define BXT_PORT_PCS_DW12_GRP(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ | |
808 | _PORT_PCS_DW12_GRP_B, \ | |
809 | _PORT_PCS_DW12_GRP_C) | |
dfb82408 | 810 | |
5c6706e5 VK |
811 | /* BXT PHY TX registers */ |
812 | #define _BXT_LANE_OFFSET(lane) (((lane) >> 1) * 0x200 + \ | |
813 | ((lane) & 1) * 0x80) | |
814 | ||
96fb9f9b VK |
815 | #define _PORT_TX_DW2_LN0_A 0x162508 |
816 | #define _PORT_TX_DW2_LN0_B 0x6C508 | |
817 | #define _PORT_TX_DW2_LN0_C 0x6C908 | |
818 | #define _PORT_TX_DW2_GRP_A 0x162D08 | |
819 | #define _PORT_TX_DW2_GRP_B 0x6CD08 | |
820 | #define _PORT_TX_DW2_GRP_C 0x6CF08 | |
ed37892e ACO |
821 | #define BXT_PORT_TX_DW2_LN0(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ |
822 | _PORT_TX_DW2_LN0_B, \ | |
823 | _PORT_TX_DW2_LN0_C) | |
824 | #define BXT_PORT_TX_DW2_GRP(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ | |
825 | _PORT_TX_DW2_GRP_B, \ | |
826 | _PORT_TX_DW2_GRP_C) | |
96fb9f9b VK |
827 | #define MARGIN_000_SHIFT 16 |
828 | #define MARGIN_000 (0xFF << MARGIN_000_SHIFT) | |
829 | #define UNIQ_TRANS_SCALE_SHIFT 8 | |
830 | #define UNIQ_TRANS_SCALE (0xFF << UNIQ_TRANS_SCALE_SHIFT) | |
831 | ||
832 | #define _PORT_TX_DW3_LN0_A 0x16250C | |
833 | #define _PORT_TX_DW3_LN0_B 0x6C50C | |
834 | #define _PORT_TX_DW3_LN0_C 0x6C90C | |
835 | #define _PORT_TX_DW3_GRP_A 0x162D0C | |
836 | #define _PORT_TX_DW3_GRP_B 0x6CD0C | |
837 | #define _PORT_TX_DW3_GRP_C 0x6CF0C | |
ed37892e ACO |
838 | #define BXT_PORT_TX_DW3_LN0(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ |
839 | _PORT_TX_DW3_LN0_B, \ | |
840 | _PORT_TX_DW3_LN0_C) | |
841 | #define BXT_PORT_TX_DW3_GRP(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ | |
842 | _PORT_TX_DW3_GRP_B, \ | |
843 | _PORT_TX_DW3_GRP_C) | |
9c58a049 SJ |
844 | #define SCALE_DCOMP_METHOD (1 << 26) |
845 | #define UNIQUE_TRANGE_EN_METHOD (1 << 27) | |
96fb9f9b VK |
846 | |
847 | #define _PORT_TX_DW4_LN0_A 0x162510 | |
848 | #define _PORT_TX_DW4_LN0_B 0x6C510 | |
849 | #define _PORT_TX_DW4_LN0_C 0x6C910 | |
850 | #define _PORT_TX_DW4_GRP_A 0x162D10 | |
851 | #define _PORT_TX_DW4_GRP_B 0x6CD10 | |
852 | #define _PORT_TX_DW4_GRP_C 0x6CF10 | |
ed37892e ACO |
853 | #define BXT_PORT_TX_DW4_LN0(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ |
854 | _PORT_TX_DW4_LN0_B, \ | |
855 | _PORT_TX_DW4_LN0_C) | |
856 | #define BXT_PORT_TX_DW4_GRP(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ | |
857 | _PORT_TX_DW4_GRP_B, \ | |
858 | _PORT_TX_DW4_GRP_C) | |
96fb9f9b VK |
859 | #define DEEMPH_SHIFT 24 |
860 | #define DE_EMPHASIS (0xFF << DEEMPH_SHIFT) | |
861 | ||
51b3ee35 ACO |
862 | #define _PORT_TX_DW5_LN0_A 0x162514 |
863 | #define _PORT_TX_DW5_LN0_B 0x6C514 | |
864 | #define _PORT_TX_DW5_LN0_C 0x6C914 | |
865 | #define _PORT_TX_DW5_GRP_A 0x162D14 | |
866 | #define _PORT_TX_DW5_GRP_B 0x6CD14 | |
867 | #define _PORT_TX_DW5_GRP_C 0x6CF14 | |
868 | #define BXT_PORT_TX_DW5_LN0(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ | |
869 | _PORT_TX_DW5_LN0_B, \ | |
870 | _PORT_TX_DW5_LN0_C) | |
871 | #define BXT_PORT_TX_DW5_GRP(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ | |
872 | _PORT_TX_DW5_GRP_B, \ | |
873 | _PORT_TX_DW5_GRP_C) | |
874 | #define DCC_DELAY_RANGE_1 (1 << 9) | |
875 | #define DCC_DELAY_RANGE_2 (1 << 8) | |
876 | ||
5c6706e5 VK |
877 | #define _PORT_TX_DW14_LN0_A 0x162538 |
878 | #define _PORT_TX_DW14_LN0_B 0x6C538 | |
879 | #define _PORT_TX_DW14_LN0_C 0x6C938 | |
880 | #define LATENCY_OPTIM_SHIFT 30 | |
881 | #define LATENCY_OPTIM (1 << LATENCY_OPTIM_SHIFT) | |
ed37892e ACO |
882 | #define BXT_PORT_TX_DW14_LN(phy, ch, lane) \ |
883 | _MMIO(_BXT_PHY_CH(phy, ch, _PORT_TX_DW14_LN0_B, \ | |
884 | _PORT_TX_DW14_LN0_C) + \ | |
885 | _BXT_LANE_OFFSET(lane)) | |
5c6706e5 | 886 | |
f8896f5d | 887 | /* UAIMI scratch pad register 1 */ |
f0f59a00 | 888 | #define UAIMI_SPR1 _MMIO(0x4F074) |
f8896f5d DW |
889 | /* SKL VccIO mask */ |
890 | #define SKL_VCCIO_MASK 0x1 | |
891 | /* SKL balance leg register */ | |
f0f59a00 | 892 | #define DISPIO_CR_TX_BMU_CR0 _MMIO(0x6C00C) |
f8896f5d | 893 | /* I_boost values */ |
5ee8ee86 PZ |
894 | #define BALANCE_LEG_SHIFT(port) (8 + 3 * (port)) |
895 | #define BALANCE_LEG_MASK(port) (7 << (8 + 3 * (port))) | |
f8896f5d DW |
896 | /* Balance leg disable bits */ |
897 | #define BALANCE_LEG_DISABLE_SHIFT 23 | |
a7d8dbc0 | 898 | #define BALANCE_LEG_DISABLE(port) (1 << (23 + (port))) |
f8896f5d | 899 | |
585fb111 | 900 | /* |
de151cf6 | 901 | * Fence registers |
eecf613a VS |
902 | * [0-7] @ 0x2000 gen2,gen3 |
903 | * [8-15] @ 0x3000 945,g33,pnv | |
904 | * | |
905 | * [0-15] @ 0x3000 gen4,gen5 | |
906 | * | |
907 | * [0-15] @ 0x100000 gen6,vlv,chv | |
908 | * [0-31] @ 0x100000 gen7+ | |
585fb111 | 909 | */ |
f0f59a00 | 910 | #define FENCE_REG(i) _MMIO(0x2000 + (((i) & 8) << 9) + ((i) & 7) * 4) |
de151cf6 JB |
911 | #define I830_FENCE_START_MASK 0x07f80000 |
912 | #define I830_FENCE_TILING_Y_SHIFT 12 | |
0f973f27 | 913 | #define I830_FENCE_SIZE_BITS(size) ((ffs((size) >> 19) - 1) << 8) |
de151cf6 | 914 | #define I830_FENCE_PITCH_SHIFT 4 |
5ee8ee86 | 915 | #define I830_FENCE_REG_VALID (1 << 0) |
c36a2a6d | 916 | #define I915_FENCE_MAX_PITCH_VAL 4 |
e76a16de | 917 | #define I830_FENCE_MAX_PITCH_VAL 6 |
5ee8ee86 | 918 | #define I830_FENCE_MAX_SIZE_VAL (1 << 8) |
de151cf6 JB |
919 | |
920 | #define I915_FENCE_START_MASK 0x0ff00000 | |
0f973f27 | 921 | #define I915_FENCE_SIZE_BITS(size) ((ffs((size) >> 20) - 1) << 8) |
585fb111 | 922 | |
f0f59a00 VS |
923 | #define FENCE_REG_965_LO(i) _MMIO(0x03000 + (i) * 8) |
924 | #define FENCE_REG_965_HI(i) _MMIO(0x03000 + (i) * 8 + 4) | |
de151cf6 JB |
925 | #define I965_FENCE_PITCH_SHIFT 2 |
926 | #define I965_FENCE_TILING_Y_SHIFT 1 | |
5ee8ee86 | 927 | #define I965_FENCE_REG_VALID (1 << 0) |
8d7773a3 | 928 | #define I965_FENCE_MAX_PITCH_VAL 0x0400 |
de151cf6 | 929 | |
f0f59a00 VS |
930 | #define FENCE_REG_GEN6_LO(i) _MMIO(0x100000 + (i) * 8) |
931 | #define FENCE_REG_GEN6_HI(i) _MMIO(0x100000 + (i) * 8 + 4) | |
eecf613a | 932 | #define GEN6_FENCE_PITCH_SHIFT 32 |
3a062478 | 933 | #define GEN7_FENCE_MAX_PITCH_VAL 0x0800 |
4e901fdc | 934 | |
2b6b3a09 | 935 | |
f691e2f4 | 936 | /* control register for cpu gtt access */ |
f0f59a00 | 937 | #define TILECTL _MMIO(0x101000) |
f691e2f4 | 938 | #define TILECTL_SWZCTL (1 << 0) |
e3a29055 | 939 | #define TILECTL_TLBPF (1 << 1) |
f691e2f4 DV |
940 | #define TILECTL_TLB_PREFETCH_DIS (1 << 2) |
941 | #define TILECTL_BACKSNOOP_DIS (1 << 3) | |
942 | ||
de151cf6 JB |
943 | /* |
944 | * Instruction and interrupt control regs | |
945 | */ | |
f0f59a00 | 946 | #define PGTBL_CTL _MMIO(0x02020) |
f1e1c212 VS |
947 | #define PGTBL_ADDRESS_LO_MASK 0xfffff000 /* bits [31:12] */ |
948 | #define PGTBL_ADDRESS_HI_MASK 0x000000f0 /* bits [35:32] (gen4) */ | |
f0f59a00 | 949 | #define PGTBL_ER _MMIO(0x02024) |
5ee8ee86 PZ |
950 | #define PRB0_BASE (0x2030 - 0x30) |
951 | #define PRB1_BASE (0x2040 - 0x30) /* 830,gen3 */ | |
952 | #define PRB2_BASE (0x2050 - 0x30) /* gen3 */ | |
953 | #define SRB0_BASE (0x2100 - 0x30) /* gen2 */ | |
954 | #define SRB1_BASE (0x2110 - 0x30) /* gen2 */ | |
955 | #define SRB2_BASE (0x2120 - 0x30) /* 830 */ | |
956 | #define SRB3_BASE (0x2130 - 0x30) /* 830 */ | |
333e9fe9 DV |
957 | #define RENDER_RING_BASE 0x02000 |
958 | #define BSD_RING_BASE 0x04000 | |
959 | #define GEN6_BSD_RING_BASE 0x12000 | |
845f74a7 | 960 | #define GEN8_BSD2_RING_BASE 0x1c000 |
5f79e7c6 OM |
961 | #define GEN11_BSD_RING_BASE 0x1c0000 |
962 | #define GEN11_BSD2_RING_BASE 0x1c4000 | |
963 | #define GEN11_BSD3_RING_BASE 0x1d0000 | |
964 | #define GEN11_BSD4_RING_BASE 0x1d4000 | |
938c778f JH |
965 | #define XEHP_BSD5_RING_BASE 0x1e0000 |
966 | #define XEHP_BSD6_RING_BASE 0x1e4000 | |
967 | #define XEHP_BSD7_RING_BASE 0x1f0000 | |
968 | #define XEHP_BSD8_RING_BASE 0x1f4000 | |
1950de14 | 969 | #define VEBOX_RING_BASE 0x1a000 |
5f79e7c6 OM |
970 | #define GEN11_VEBOX_RING_BASE 0x1c8000 |
971 | #define GEN11_VEBOX2_RING_BASE 0x1d8000 | |
938c778f JH |
972 | #define XEHP_VEBOX3_RING_BASE 0x1e8000 |
973 | #define XEHP_VEBOX4_RING_BASE 0x1f8000 | |
944823c9 MR |
974 | #define GEN12_COMPUTE0_RING_BASE 0x1a000 |
975 | #define GEN12_COMPUTE1_RING_BASE 0x1c000 | |
976 | #define GEN12_COMPUTE2_RING_BASE 0x1e000 | |
977 | #define GEN12_COMPUTE3_RING_BASE 0x26000 | |
549f7365 | 978 | #define BLT_RING_BASE 0x22000 |
202b1f4c MR |
979 | |
980 | ||
9e72b46c | 981 | |
f0f59a00 | 982 | #define HSW_GTT_CACHE_EN _MMIO(0x4024) |
6d50b065 | 983 | #define GTT_CACHE_EN_ALL 0xF0007FFF |
f0f59a00 VS |
984 | #define GEN7_WR_WATERMARK _MMIO(0x4028) |
985 | #define GEN7_GFX_PRIO_CTRL _MMIO(0x402C) | |
986 | #define ARB_MODE _MMIO(0x4030) | |
5ee8ee86 PZ |
987 | #define ARB_MODE_SWIZZLE_SNB (1 << 4) |
988 | #define ARB_MODE_SWIZZLE_IVB (1 << 5) | |
f0f59a00 VS |
989 | #define GEN7_GFX_PEND_TLB0 _MMIO(0x4034) |
990 | #define GEN7_GFX_PEND_TLB1 _MMIO(0x4038) | |
9e72b46c | 991 | /* L3, CVS, ZTLB, RCC, CASC LRA min, max values */ |
f0f59a00 | 992 | #define GEN7_LRA_LIMITS(i) _MMIO(0x403C + (i) * 4) |
9e72b46c | 993 | #define GEN7_LRA_LIMITS_REG_NUM 13 |
f0f59a00 VS |
994 | #define GEN7_MEDIA_MAX_REQ_COUNT _MMIO(0x4070) |
995 | #define GEN7_GFX_MAX_REQ_COUNT _MMIO(0x4074) | |
9e72b46c | 996 | |
f0f59a00 | 997 | #define GEN7_ERR_INT _MMIO(0x44040) |
5ee8ee86 PZ |
998 | #define ERR_INT_POISON (1 << 31) |
999 | #define ERR_INT_MMIO_UNCLAIMED (1 << 13) | |
1000 | #define ERR_INT_PIPE_CRC_DONE_C (1 << 8) | |
1001 | #define ERR_INT_FIFO_UNDERRUN_C (1 << 6) | |
1002 | #define ERR_INT_PIPE_CRC_DONE_B (1 << 5) | |
1003 | #define ERR_INT_FIFO_UNDERRUN_B (1 << 3) | |
1004 | #define ERR_INT_PIPE_CRC_DONE_A (1 << 2) | |
1005 | #define ERR_INT_PIPE_CRC_DONE(pipe) (1 << (2 + (pipe) * 3)) | |
1006 | #define ERR_INT_FIFO_UNDERRUN_A (1 << 0) | |
1007 | #define ERR_INT_FIFO_UNDERRUN(pipe) (1 << ((pipe) * 3)) | |
f406839f | 1008 | |
f0f59a00 | 1009 | #define FPGA_DBG _MMIO(0x42300) |
6bb0a0e0 | 1010 | #define FPGA_DBG_RM_NOCLAIM REG_BIT(31) |
3f1e109a | 1011 | |
8ac3e1bb | 1012 | #define CLAIM_ER _MMIO(VLV_DISPLAY_BASE + 0x2028) |
6bb0a0e0 VS |
1013 | #define CLAIM_ER_CLR REG_BIT(31) |
1014 | #define CLAIM_ER_OVERFLOW REG_BIT(16) | |
1015 | #define CLAIM_ER_CTR_MASK REG_GENMASK(15, 0) | |
8ac3e1bb | 1016 | |
f0f59a00 | 1017 | #define DERRMR _MMIO(0x44050) |
4e0bbc31 | 1018 | /* Note that HBLANK events are reserved on bdw+ */ |
5ee8ee86 PZ |
1019 | #define DERRMR_PIPEA_SCANLINE (1 << 0) |
1020 | #define DERRMR_PIPEA_PRI_FLIP_DONE (1 << 1) | |
1021 | #define DERRMR_PIPEA_SPR_FLIP_DONE (1 << 2) | |
1022 | #define DERRMR_PIPEA_VBLANK (1 << 3) | |
1023 | #define DERRMR_PIPEA_HBLANK (1 << 5) | |
af7187b7 | 1024 | #define DERRMR_PIPEB_SCANLINE (1 << 8) |
5ee8ee86 PZ |
1025 | #define DERRMR_PIPEB_PRI_FLIP_DONE (1 << 9) |
1026 | #define DERRMR_PIPEB_SPR_FLIP_DONE (1 << 10) | |
1027 | #define DERRMR_PIPEB_VBLANK (1 << 11) | |
1028 | #define DERRMR_PIPEB_HBLANK (1 << 13) | |
ffe74d75 | 1029 | /* Note that PIPEC is not a simple translation of PIPEA/PIPEB */ |
5ee8ee86 PZ |
1030 | #define DERRMR_PIPEC_SCANLINE (1 << 14) |
1031 | #define DERRMR_PIPEC_PRI_FLIP_DONE (1 << 15) | |
1032 | #define DERRMR_PIPEC_SPR_FLIP_DONE (1 << 20) | |
1033 | #define DERRMR_PIPEC_VBLANK (1 << 21) | |
1034 | #define DERRMR_PIPEC_HBLANK (1 << 22) | |
ffe74d75 | 1035 | |
f0f59a00 VS |
1036 | #define VLV_GU_CTL0 _MMIO(VLV_DISPLAY_BASE + 0x2030) |
1037 | #define VLV_GU_CTL1 _MMIO(VLV_DISPLAY_BASE + 0x2034) | |
1038 | #define SCPD0 _MMIO(0x209c) /* 915+ only */ | |
5cecf507 | 1039 | #define SCPD_FBC_IGNORE_3D (1 << 6) |
7d423af9 | 1040 | #define CSTATE_RENDER_CLOCK_GATE_DISABLE (1 << 5) |
9d9523d8 PZ |
1041 | #define GEN2_IER _MMIO(0x20a0) |
1042 | #define GEN2_IIR _MMIO(0x20a4) | |
1043 | #define GEN2_IMR _MMIO(0x20a8) | |
1044 | #define GEN2_ISR _MMIO(0x20ac) | |
f0f59a00 | 1045 | #define VLV_GUNIT_CLOCK_GATE _MMIO(VLV_DISPLAY_BASE + 0x2060) |
5ee8ee86 PZ |
1046 | #define GINT_DIS (1 << 22) |
1047 | #define GCFG_DIS (1 << 8) | |
f0f59a00 VS |
1048 | #define VLV_GUNIT_CLOCK_GATE2 _MMIO(VLV_DISPLAY_BASE + 0x2064) |
1049 | #define VLV_IIR_RW _MMIO(VLV_DISPLAY_BASE + 0x2084) | |
1050 | #define VLV_IER _MMIO(VLV_DISPLAY_BASE + 0x20a0) | |
1051 | #define VLV_IIR _MMIO(VLV_DISPLAY_BASE + 0x20a4) | |
1052 | #define VLV_IMR _MMIO(VLV_DISPLAY_BASE + 0x20a8) | |
1053 | #define VLV_ISR _MMIO(VLV_DISPLAY_BASE + 0x20ac) | |
1054 | #define VLV_PCBR _MMIO(VLV_DISPLAY_BASE + 0x2120) | |
38807746 D |
1055 | #define VLV_PCBR_ADDR_SHIFT 12 |
1056 | ||
5ee8ee86 | 1057 | #define DISPLAY_PLANE_FLIP_PENDING(plane) (1 << (11 - (plane))) /* A and B only */ |
f0f59a00 VS |
1058 | #define EIR _MMIO(0x20b0) |
1059 | #define EMR _MMIO(0x20b4) | |
1060 | #define ESR _MMIO(0x20b8) | |
5ee8ee86 PZ |
1061 | #define GM45_ERROR_PAGE_TABLE (1 << 5) |
1062 | #define GM45_ERROR_MEM_PRIV (1 << 4) | |
1063 | #define I915_ERROR_PAGE_TABLE (1 << 4) | |
1064 | #define GM45_ERROR_CP_PRIV (1 << 3) | |
1065 | #define I915_ERROR_MEMORY_REFRESH (1 << 1) | |
1066 | #define I915_ERROR_INSTRUCTION (1 << 0) | |
f0f59a00 | 1067 | #define INSTPM _MMIO(0x20c0) |
5ee8ee86 PZ |
1068 | #define INSTPM_SELF_EN (1 << 12) /* 915GM only */ |
1069 | #define INSTPM_AGPBUSY_INT_EN (1 << 11) /* gen3: when disabled, pending interrupts | |
8692d00e CW |
1070 | will not assert AGPBUSY# and will only |
1071 | be delivered when out of C3. */ | |
5ee8ee86 PZ |
1072 | #define INSTPM_FORCE_ORDERING (1 << 7) /* GEN6+ */ |
1073 | #define INSTPM_TLB_INVALIDATE (1 << 9) | |
1074 | #define INSTPM_SYNC_FLUSH (1 << 5) | |
f0f59a00 | 1075 | #define MEM_MODE _MMIO(0x20cc) |
5ee8ee86 PZ |
1076 | #define MEM_DISPLAY_B_TRICKLE_FEED_DISABLE (1 << 3) /* 830 only */ |
1077 | #define MEM_DISPLAY_A_TRICKLE_FEED_DISABLE (1 << 2) /* 830/845 only */ | |
1078 | #define MEM_DISPLAY_TRICKLE_FEED_DISABLE (1 << 2) /* 85x only */ | |
f0f59a00 VS |
1079 | #define FW_BLC _MMIO(0x20d8) |
1080 | #define FW_BLC2 _MMIO(0x20dc) | |
1081 | #define FW_BLC_SELF _MMIO(0x20e0) /* 915+ only */ | |
5ee8ee86 PZ |
1082 | #define FW_BLC_SELF_EN_MASK (1 << 31) |
1083 | #define FW_BLC_SELF_FIFO_MASK (1 << 16) /* 945 only */ | |
1084 | #define FW_BLC_SELF_EN (1 << 15) /* 945 only */ | |
7662c8bd SL |
1085 | #define MM_BURST_LENGTH 0x00700000 |
1086 | #define MM_FIFO_WATERMARK 0x0001F000 | |
1087 | #define LM_BURST_LENGTH 0x00000700 | |
1088 | #define LM_FIFO_WATERMARK 0x0000001F | |
f0f59a00 | 1089 | #define MI_ARB_STATE _MMIO(0x20e4) /* 915+ only */ |
45503ded | 1090 | |
62afef28 MR |
1091 | #define _MBUS_ABOX0_CTL 0x45038 |
1092 | #define _MBUS_ABOX1_CTL 0x45048 | |
1093 | #define _MBUS_ABOX2_CTL 0x4504C | |
1094 | #define MBUS_ABOX_CTL(x) _MMIO(_PICK(x, _MBUS_ABOX0_CTL, \ | |
1095 | _MBUS_ABOX1_CTL, \ | |
1096 | _MBUS_ABOX2_CTL)) | |
78005497 MK |
1097 | #define MBUS_ABOX_BW_CREDIT_MASK (3 << 20) |
1098 | #define MBUS_ABOX_BW_CREDIT(x) ((x) << 20) | |
1099 | #define MBUS_ABOX_B_CREDIT_MASK (0xF << 16) | |
1100 | #define MBUS_ABOX_B_CREDIT(x) ((x) << 16) | |
1101 | #define MBUS_ABOX_BT_CREDIT_POOL2_MASK (0x1F << 8) | |
1102 | #define MBUS_ABOX_BT_CREDIT_POOL2(x) ((x) << 8) | |
1103 | #define MBUS_ABOX_BT_CREDIT_POOL1_MASK (0x1F << 0) | |
1104 | #define MBUS_ABOX_BT_CREDIT_POOL1(x) ((x) << 0) | |
1105 | ||
d7ade5f2 JRS |
1106 | #define _PIPEA_MBUS_DBOX_CTL 0x7003C |
1107 | #define _PIPEB_MBUS_DBOX_CTL 0x7103C | |
1108 | #define PIPE_MBUS_DBOX_CTL(pipe) _MMIO_PIPE(pipe, _PIPEA_MBUS_DBOX_CTL, \ | |
1109 | _PIPEB_MBUS_DBOX_CTL) | |
1110 | #define MBUS_DBOX_B2B_TRANSACTIONS_MAX_MASK REG_GENMASK(24, 20) /* tgl+ */ | |
1111 | #define MBUS_DBOX_B2B_TRANSACTIONS_MAX(x) REG_FIELD_PREP(MBUS_DBOX_B2B_TRANSACTIONS_MAX_MASK, x) | |
1112 | #define MBUS_DBOX_B2B_TRANSACTIONS_DELAY_MASK REG_GENMASK(19, 17) /* tgl+ */ | |
1113 | #define MBUS_DBOX_B2B_TRANSACTIONS_DELAY(x) REG_FIELD_PREP(MBUS_DBOX_B2B_TRANSACTIONS_DELAY_MASK, x) | |
1114 | #define MBUS_DBOX_REGULATE_B2B_TRANSACTIONS_EN REG_BIT(16) /* tgl+ */ | |
1115 | #define MBUS_DBOX_BW_CREDIT_MASK REG_GENMASK(15, 14) | |
1116 | #define MBUS_DBOX_BW_CREDIT(x) REG_FIELD_PREP(MBUS_DBOX_BW_CREDIT_MASK, x) | |
1117 | #define MBUS_DBOX_B_CREDIT_MASK REG_GENMASK(12, 8) | |
1118 | #define MBUS_DBOX_B_CREDIT(x) REG_FIELD_PREP(MBUS_DBOX_B_CREDIT_MASK, x) | |
1119 | #define MBUS_DBOX_A_CREDIT_MASK REG_GENMASK(3, 0) | |
1120 | #define MBUS_DBOX_A_CREDIT(x) REG_FIELD_PREP(MBUS_DBOX_A_CREDIT_MASK, x) | |
78005497 MK |
1121 | |
1122 | #define MBUS_UBOX_CTL _MMIO(0x4503C) | |
1123 | #define MBUS_BBOX_CTL_S1 _MMIO(0x45040) | |
1124 | #define MBUS_BBOX_CTL_S2 _MMIO(0x45044) | |
1125 | ||
f4dc0086 VK |
1126 | #define MBUS_CTL _MMIO(0x4438C) |
1127 | #define MBUS_JOIN REG_BIT(31) | |
1128 | #define MBUS_HASHING_MODE_MASK REG_BIT(30) | |
1129 | #define MBUS_HASHING_MODE_2x2 REG_FIELD_PREP(MBUS_HASHING_MODE_MASK, 0) | |
1130 | #define MBUS_HASHING_MODE_1x4 REG_FIELD_PREP(MBUS_HASHING_MODE_MASK, 1) | |
1131 | #define MBUS_JOIN_PIPE_SELECT_MASK REG_GENMASK(28, 26) | |
1132 | #define MBUS_JOIN_PIPE_SELECT(pipe) REG_FIELD_PREP(MBUS_JOIN_PIPE_SELECT_MASK, pipe) | |
1133 | #define MBUS_JOIN_PIPE_SELECT_NONE MBUS_JOIN_PIPE_SELECT(7) | |
1134 | ||
ddff9a60 | 1135 | #define HDPORT_STATE _MMIO(0x45050) |
80d0f765 | 1136 | #define HDPORT_DPLL_USED_MASK REG_GENMASK(15, 12) |
ff7fb44d | 1137 | #define HDPORT_DDI_USED(phy) REG_BIT(2 * (phy) + 1) |
ddff9a60 MR |
1138 | #define HDPORT_ENABLED REG_BIT(0) |
1139 | ||
45503ded KP |
1140 | /* Make render/texture TLB fetches lower priorty than associated data |
1141 | * fetches. This is not turned on by default | |
1142 | */ | |
1143 | #define MI_ARB_RENDER_TLB_LOW_PRIORITY (1 << 15) | |
1144 | ||
1145 | /* Isoch request wait on GTT enable (Display A/B/C streams). | |
1146 | * Make isoch requests stall on the TLB update. May cause | |
1147 | * display underruns (test mode only) | |
1148 | */ | |
1149 | #define MI_ARB_ISOCH_WAIT_GTT (1 << 14) | |
1150 | ||
1151 | /* Block grant count for isoch requests when block count is | |
1152 | * set to a finite value. | |
1153 | */ | |
1154 | #define MI_ARB_BLOCK_GRANT_MASK (3 << 12) | |
1155 | #define MI_ARB_BLOCK_GRANT_8 (0 << 12) /* for 3 display planes */ | |
1156 | #define MI_ARB_BLOCK_GRANT_4 (1 << 12) /* for 2 display planes */ | |
1157 | #define MI_ARB_BLOCK_GRANT_2 (2 << 12) /* for 1 display plane */ | |
1158 | #define MI_ARB_BLOCK_GRANT_0 (3 << 12) /* don't use */ | |
1159 | ||
1160 | /* Enable render writes to complete in C2/C3/C4 power states. | |
1161 | * If this isn't enabled, render writes are prevented in low | |
1162 | * power states. That seems bad to me. | |
1163 | */ | |
1164 | #define MI_ARB_C3_LP_WRITE_ENABLE (1 << 11) | |
1165 | ||
1166 | /* This acknowledges an async flip immediately instead | |
1167 | * of waiting for 2TLB fetches. | |
1168 | */ | |
1169 | #define MI_ARB_ASYNC_FLIP_ACK_IMMEDIATE (1 << 10) | |
1170 | ||
1171 | /* Enables non-sequential data reads through arbiter | |
1172 | */ | |
0206e353 | 1173 | #define MI_ARB_DUAL_DATA_PHASE_DISABLE (1 << 9) |
45503ded KP |
1174 | |
1175 | /* Disable FSB snooping of cacheable write cycles from binner/render | |
1176 | * command stream | |
1177 | */ | |
1178 | #define MI_ARB_CACHE_SNOOP_DISABLE (1 << 8) | |
1179 | ||
1180 | /* Arbiter time slice for non-isoch streams */ | |
1181 | #define MI_ARB_TIME_SLICE_MASK (7 << 5) | |
1182 | #define MI_ARB_TIME_SLICE_1 (0 << 5) | |
1183 | #define MI_ARB_TIME_SLICE_2 (1 << 5) | |
1184 | #define MI_ARB_TIME_SLICE_4 (2 << 5) | |
1185 | #define MI_ARB_TIME_SLICE_6 (3 << 5) | |
1186 | #define MI_ARB_TIME_SLICE_8 (4 << 5) | |
1187 | #define MI_ARB_TIME_SLICE_10 (5 << 5) | |
1188 | #define MI_ARB_TIME_SLICE_14 (6 << 5) | |
1189 | #define MI_ARB_TIME_SLICE_16 (7 << 5) | |
1190 | ||
1191 | /* Low priority grace period page size */ | |
1192 | #define MI_ARB_LOW_PRIORITY_GRACE_4KB (0 << 4) /* default */ | |
1193 | #define MI_ARB_LOW_PRIORITY_GRACE_8KB (1 << 4) | |
1194 | ||
1195 | /* Disable display A/B trickle feed */ | |
1196 | #define MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE (1 << 2) | |
1197 | ||
1198 | /* Set display plane priority */ | |
1199 | #define MI_ARB_DISPLAY_PRIORITY_A_B (0 << 0) /* display A > display B */ | |
1200 | #define MI_ARB_DISPLAY_PRIORITY_B_A (1 << 0) /* display B > display A */ | |
1201 | ||
f0f59a00 | 1202 | #define MI_STATE _MMIO(0x20e4) /* gen2 only */ |
54e472ae VS |
1203 | #define MI_AGPBUSY_INT_EN (1 << 1) /* 85x only */ |
1204 | #define MI_AGPBUSY_830_MODE (1 << 0) /* 85x only */ | |
1205 | ||
cc609d5d BW |
1206 | /* On modern GEN architectures interrupt control consists of two sets |
1207 | * of registers. The first set pertains to the ring generating the | |
1208 | * interrupt. The second control is for the functional block generating the | |
1209 | * interrupt. These are PM, GT, DE, etc. | |
1210 | * | |
1211 | * Luckily *knocks on wood* all the ring interrupt bits match up with the | |
1212 | * GT interrupt bits, so we don't need to duplicate the defines. | |
1213 | * | |
1214 | * These defines should cover us well from SNB->HSW with minor exceptions | |
1215 | * it can also work on ILK. | |
1216 | */ | |
1217 | #define GT_BLT_FLUSHDW_NOTIFY_INTERRUPT (1 << 26) | |
1218 | #define GT_BLT_CS_ERROR_INTERRUPT (1 << 25) | |
1219 | #define GT_BLT_USER_INTERRUPT (1 << 22) | |
1220 | #define GT_BSD_CS_ERROR_INTERRUPT (1 << 15) | |
1221 | #define GT_BSD_USER_INTERRUPT (1 << 12) | |
35a85ac6 | 1222 | #define GT_RENDER_L3_PARITY_ERROR_INTERRUPT_S1 (1 << 11) /* hsw+; rsvd on snb, ivb, vlv */ |
c4e8ba73 | 1223 | #define GT_WAIT_SEMAPHORE_INTERRUPT REG_BIT(11) /* bdw+ */ |
73d477f6 | 1224 | #define GT_CONTEXT_SWITCH_INTERRUPT (1 << 8) |
cc609d5d BW |
1225 | #define GT_RENDER_L3_PARITY_ERROR_INTERRUPT (1 << 5) /* !snb */ |
1226 | #define GT_RENDER_PIPECTL_NOTIFY_INTERRUPT (1 << 4) | |
70a76a9b | 1227 | #define GT_CS_MASTER_ERROR_INTERRUPT REG_BIT(3) |
cc609d5d BW |
1228 | #define GT_RENDER_SYNC_STATUS_INTERRUPT (1 << 2) |
1229 | #define GT_RENDER_DEBUG_INTERRUPT (1 << 1) | |
1230 | #define GT_RENDER_USER_INTERRUPT (1 << 0) | |
1231 | ||
12638c57 BW |
1232 | #define PM_VEBOX_CS_ERROR_INTERRUPT (1 << 12) /* hsw+ */ |
1233 | #define PM_VEBOX_USER_INTERRUPT (1 << 10) /* hsw+ */ | |
1234 | ||
772c2a51 | 1235 | #define GT_PARITY_ERROR(dev_priv) \ |
35a85ac6 | 1236 | (GT_RENDER_L3_PARITY_ERROR_INTERRUPT | \ |
772c2a51 | 1237 | (IS_HASWELL(dev_priv) ? GT_RENDER_L3_PARITY_ERROR_INTERRUPT_S1 : 0)) |
35a85ac6 | 1238 | |
cc609d5d | 1239 | /* These are all the "old" interrupts */ |
5ee8ee86 PZ |
1240 | #define ILK_BSD_USER_INTERRUPT (1 << 5) |
1241 | ||
1242 | #define I915_PM_INTERRUPT (1 << 31) | |
1243 | #define I915_ISP_INTERRUPT (1 << 22) | |
1244 | #define I915_LPE_PIPE_B_INTERRUPT (1 << 21) | |
1245 | #define I915_LPE_PIPE_A_INTERRUPT (1 << 20) | |
1246 | #define I915_MIPIC_INTERRUPT (1 << 19) | |
1247 | #define I915_MIPIA_INTERRUPT (1 << 18) | |
1248 | #define I915_PIPE_CONTROL_NOTIFY_INTERRUPT (1 << 18) | |
1249 | #define I915_DISPLAY_PORT_INTERRUPT (1 << 17) | |
1250 | #define I915_DISPLAY_PIPE_C_HBLANK_INTERRUPT (1 << 16) | |
1251 | #define I915_MASTER_ERROR_INTERRUPT (1 << 15) | |
5ee8ee86 PZ |
1252 | #define I915_DISPLAY_PIPE_B_HBLANK_INTERRUPT (1 << 14) |
1253 | #define I915_GMCH_THERMAL_SENSOR_EVENT_INTERRUPT (1 << 14) /* p-state */ | |
1254 | #define I915_DISPLAY_PIPE_A_HBLANK_INTERRUPT (1 << 13) | |
1255 | #define I915_HWB_OOM_INTERRUPT (1 << 13) | |
1256 | #define I915_LPE_PIPE_C_INTERRUPT (1 << 12) | |
1257 | #define I915_SYNC_STATUS_INTERRUPT (1 << 12) | |
1258 | #define I915_MISC_INTERRUPT (1 << 11) | |
1259 | #define I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT (1 << 11) | |
1260 | #define I915_DISPLAY_PIPE_C_VBLANK_INTERRUPT (1 << 10) | |
1261 | #define I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT (1 << 10) | |
1262 | #define I915_DISPLAY_PIPE_C_EVENT_INTERRUPT (1 << 9) | |
1263 | #define I915_OVERLAY_PLANE_FLIP_PENDING_INTERRUPT (1 << 9) | |
1264 | #define I915_DISPLAY_PIPE_C_DPBM_INTERRUPT (1 << 8) | |
1265 | #define I915_DISPLAY_PLANE_C_FLIP_PENDING_INTERRUPT (1 << 8) | |
1266 | #define I915_DISPLAY_PIPE_A_VBLANK_INTERRUPT (1 << 7) | |
1267 | #define I915_DISPLAY_PIPE_A_EVENT_INTERRUPT (1 << 6) | |
1268 | #define I915_DISPLAY_PIPE_B_VBLANK_INTERRUPT (1 << 5) | |
1269 | #define I915_DISPLAY_PIPE_B_EVENT_INTERRUPT (1 << 4) | |
1270 | #define I915_DISPLAY_PIPE_A_DPBM_INTERRUPT (1 << 3) | |
1271 | #define I915_DISPLAY_PIPE_B_DPBM_INTERRUPT (1 << 2) | |
1272 | #define I915_DEBUG_INTERRUPT (1 << 2) | |
1273 | #define I915_WINVALID_INTERRUPT (1 << 1) | |
1274 | #define I915_USER_INTERRUPT (1 << 1) | |
1275 | #define I915_ASLE_INTERRUPT (1 << 0) | |
1276 | #define I915_BSD_USER_INTERRUPT (1 << 25) | |
881f47b6 | 1277 | |
eef57324 JA |
1278 | #define I915_HDMI_LPE_AUDIO_BASE (VLV_DISPLAY_BASE + 0x65000) |
1279 | #define I915_HDMI_LPE_AUDIO_SIZE 0x1000 | |
1280 | ||
d5d8c3a1 | 1281 | /* DisplayPort Audio w/ LPE */ |
9db13e5f TI |
1282 | #define VLV_AUD_CHICKEN_BIT_REG _MMIO(VLV_DISPLAY_BASE + 0x62F38) |
1283 | #define VLV_CHICKEN_BIT_DBG_ENABLE (1 << 0) | |
1284 | ||
d5d8c3a1 PLB |
1285 | #define _VLV_AUD_PORT_EN_B_DBG (VLV_DISPLAY_BASE + 0x62F20) |
1286 | #define _VLV_AUD_PORT_EN_C_DBG (VLV_DISPLAY_BASE + 0x62F30) | |
1287 | #define _VLV_AUD_PORT_EN_D_DBG (VLV_DISPLAY_BASE + 0x62F34) | |
1288 | #define VLV_AUD_PORT_EN_DBG(port) _MMIO_PORT3((port) - PORT_B, \ | |
1289 | _VLV_AUD_PORT_EN_B_DBG, \ | |
1290 | _VLV_AUD_PORT_EN_C_DBG, \ | |
1291 | _VLV_AUD_PORT_EN_D_DBG) | |
1292 | #define VLV_AMP_MUTE (1 << 1) | |
1293 | ||
f0f59a00 | 1294 | #define GEN6_BSD_RNCID _MMIO(0x12198) |
881f47b6 | 1295 | |
f0f59a00 | 1296 | #define GEN7_FF_THREAD_MODE _MMIO(0x20a0) |
a1e969e0 | 1297 | #define GEN7_FF_SCHED_MASK 0x0077070 |
ab57fff1 | 1298 | #define GEN8_FF_DS_REF_CNT_FFME (1 << 19) |
561db829 | 1299 | #define GEN12_FF_TESSELATION_DOP_GATE_DISABLE BIT(19) |
5ee8ee86 PZ |
1300 | #define GEN7_FF_TS_SCHED_HS1 (0x5 << 16) |
1301 | #define GEN7_FF_TS_SCHED_HS0 (0x3 << 16) | |
1302 | #define GEN7_FF_TS_SCHED_LOAD_BALANCE (0x1 << 16) | |
1303 | #define GEN7_FF_TS_SCHED_HW (0x0 << 16) /* Default */ | |
41c0b3a8 | 1304 | #define GEN7_FF_VS_REF_CNT_FFME (1 << 15) |
5ee8ee86 PZ |
1305 | #define GEN7_FF_VS_SCHED_HS1 (0x5 << 12) |
1306 | #define GEN7_FF_VS_SCHED_HS0 (0x3 << 12) | |
1307 | #define GEN7_FF_VS_SCHED_LOAD_BALANCE (0x1 << 12) /* Default */ | |
1308 | #define GEN7_FF_VS_SCHED_HW (0x0 << 12) | |
1309 | #define GEN7_FF_DS_SCHED_HS1 (0x5 << 4) | |
1310 | #define GEN7_FF_DS_SCHED_HS0 (0x3 << 4) | |
1311 | #define GEN7_FF_DS_SCHED_LOAD_BALANCE (0x1 << 4) /* Default */ | |
1312 | #define GEN7_FF_DS_SCHED_HW (0x0 << 4) | |
a1e969e0 | 1313 | |
585fb111 JB |
1314 | /* |
1315 | * Framebuffer compression (915+ only) | |
1316 | */ | |
1317 | ||
f0f59a00 VS |
1318 | #define FBC_CFB_BASE _MMIO(0x3200) /* 4k page aligned */ |
1319 | #define FBC_LL_BASE _MMIO(0x3204) /* 4k page aligned */ | |
1320 | #define FBC_CONTROL _MMIO(0x3208) | |
a4b17f75 VS |
1321 | #define FBC_CTL_EN REG_BIT(31) |
1322 | #define FBC_CTL_PERIODIC REG_BIT(30) | |
1323 | #define FBC_CTL_INTERVAL_MASK REG_GENMASK(29, 16) | |
1324 | #define FBC_CTL_INTERVAL(x) REG_FIELD_PREP(FBC_CTL_INTERVAL_MASK, (x)) | |
1325 | #define FBC_CTL_STOP_ON_MOD REG_BIT(15) | |
1326 | #define FBC_CTL_UNCOMPRESSIBLE REG_BIT(14) /* i915+ */ | |
1327 | #define FBC_CTL_C3_IDLE REG_BIT(13) /* i945gm only */ | |
1328 | #define FBC_CTL_STRIDE_MASK REG_GENMASK(12, 5) | |
1329 | #define FBC_CTL_STRIDE(x) REG_FIELD_PREP(FBC_CTL_STRIDE_MASK, (x)) | |
1330 | #define FBC_CTL_FENCENO_MASK REG_GENMASK(3, 0) | |
1331 | #define FBC_CTL_FENCENO(x) REG_FIELD_PREP(FBC_CTL_FENCENO_MASK, (x)) | |
f0f59a00 | 1332 | #define FBC_COMMAND _MMIO(0x320c) |
a4b17f75 | 1333 | #define FBC_CMD_COMPRESS REG_BIT(0) |
f0f59a00 | 1334 | #define FBC_STATUS _MMIO(0x3210) |
a4b17f75 VS |
1335 | #define FBC_STAT_COMPRESSING REG_BIT(31) |
1336 | #define FBC_STAT_COMPRESSED REG_BIT(30) | |
1337 | #define FBC_STAT_MODIFIED REG_BIT(29) | |
1338 | #define FBC_STAT_CURRENT_LINE_MASK REG_GENMASK(10, 0) | |
1339 | #define FBC_CONTROL2 _MMIO(0x3214) /* i965gm only */ | |
1340 | #define FBC_CTL_FENCE_DBL REG_BIT(4) | |
1341 | #define FBC_CTL_IDLE_MASK REG_GENMASK(3, 2) | |
1342 | #define FBC_CTL_IDLE_IMM REG_FIELD_PREP(FBC_CTL_IDLE_MASK, 0) | |
1343 | #define FBC_CTL_IDLE_FULL REG_FIELD_PREP(FBC_CTL_IDLE_MASK, 1) | |
1344 | #define FBC_CTL_IDLE_LINE REG_FIELD_PREP(FBC_CTL_IDLE_MASK, 2) | |
1345 | #define FBC_CTL_IDLE_DEBUG REG_FIELD_PREP(FBC_CTL_IDLE_MASK, 3) | |
1346 | #define FBC_CTL_CPU_FENCE_EN REG_BIT(1) | |
1347 | #define FBC_CTL_PLANE_MASK REG_GENMASK(1, 0) | |
1348 | #define FBC_CTL_PLANE(i9xx_plane) REG_FIELD_PREP(FBC_CTL_PLANE_MASK, (i9xx_plane)) | |
1349 | #define FBC_FENCE_OFF _MMIO(0x3218) /* i965gm only, BSpec typo has 321Bh */ | |
1350 | #define FBC_MOD_NUM _MMIO(0x3220) /* i965gm only */ | |
1351 | #define FBC_MOD_NUM_MASK REG_GENMASK(31, 1) | |
1352 | #define FBC_MOD_NUM_VALID REG_BIT(0) | |
1353 | #define FBC_TAG(i) _MMIO(0x3300 + (i) * 4) /* 49 reisters */ | |
1354 | #define FBC_TAG_MASK REG_GENMASK(1, 0) /* 16 tags per register */ | |
1355 | #define FBC_TAG_MODIFIED REG_FIELD_PREP(FBC_TAG_MASK, 0) | |
1356 | #define FBC_TAG_UNCOMPRESSED REG_FIELD_PREP(FBC_TAG_MASK, 1) | |
1357 | #define FBC_TAG_UNCOMPRESSIBLE REG_FIELD_PREP(FBC_TAG_MASK, 2) | |
1358 | #define FBC_TAG_COMPRESSED REG_FIELD_PREP(FBC_TAG_MASK, 3) | |
585fb111 JB |
1359 | |
1360 | #define FBC_LL_SIZE (1536) | |
1361 | ||
74dff282 | 1362 | /* Framebuffer compression for GM45+ */ |
ae361eb0 VS |
1363 | #define DPFC_CB_BASE _MMIO(0x3200) |
1364 | #define ILK_DPFC_CB_BASE(fbc_id) _MMIO_PIPE((fbc_id), 0x43200, 0x43240) | |
1365 | #define DPFC_CONTROL _MMIO(0x3208) | |
1366 | #define ILK_DPFC_CONTROL(fbc_id) _MMIO_PIPE((fbc_id), 0x43208, 0x43248) | |
73ab6ec9 VS |
1367 | #define DPFC_CTL_EN REG_BIT(31) |
1368 | #define DPFC_CTL_PLANE_MASK_G4X REG_BIT(30) /* g4x-snb */ | |
1369 | #define DPFC_CTL_PLANE_G4X(i9xx_plane) REG_FIELD_PREP(DPFC_CTL_PLANE_MASK_G4X, (i9xx_plane)) | |
1370 | #define DPFC_CTL_FENCE_EN_G4X REG_BIT(29) /* g4x-snb */ | |
1371 | #define DPFC_CTL_PLANE_MASK_IVB REG_GENMASK(30, 29) /* ivb only */ | |
1372 | #define DPFC_CTL_PLANE_IVB(i9xx_plane) REG_FIELD_PREP(DPFC_CTL_PLANE_MASK_IVB, (i9xx_plane)) | |
1373 | #define DPFC_CTL_FENCE_EN_IVB REG_BIT(28) /* ivb+ */ | |
1374 | #define DPFC_CTL_PERSISTENT_MODE REG_BIT(25) /* g4x-snb */ | |
1375 | #define DPFC_CTL_FALSE_COLOR REG_BIT(10) /* ivb+ */ | |
1376 | #define DPFC_CTL_SR_EN REG_BIT(10) /* g4x only */ | |
1377 | #define DPFC_CTL_SR_EXIT_DIS REG_BIT(9) /* g4x only */ | |
1378 | #define DPFC_CTL_LIMIT_MASK REG_GENMASK(7, 6) | |
1379 | #define DPFC_CTL_LIMIT_1X REG_FIELD_PREP(DPFC_CTL_LIMIT_MASK, 0) | |
1380 | #define DPFC_CTL_LIMIT_2X REG_FIELD_PREP(DPFC_CTL_LIMIT_MASK, 1) | |
1381 | #define DPFC_CTL_LIMIT_4X REG_FIELD_PREP(DPFC_CTL_LIMIT_MASK, 2) | |
1382 | #define DPFC_CTL_FENCENO_MASK REG_GENMASK(3, 0) | |
1383 | #define DPFC_CTL_FENCENO(fence) REG_FIELD_PREP(DPFC_CTL_FENCENO_MASK, (fence)) | |
ae361eb0 VS |
1384 | #define DPFC_RECOMP_CTL _MMIO(0x320c) |
1385 | #define ILK_DPFC_RECOMP_CTL(fbc_id) _MMIO_PIPE((fbc_id), 0x4320c, 0x4324c) | |
73ab6ec9 VS |
1386 | #define DPFC_RECOMP_STALL_EN REG_BIT(27) |
1387 | #define DPFC_RECOMP_STALL_WM_MASK REG_GENMASK(26, 16) | |
1388 | #define DPFC_RECOMP_TIMER_COUNT_MASK REG_GENMASK(5, 0) | |
ae361eb0 VS |
1389 | #define DPFC_STATUS _MMIO(0x3210) |
1390 | #define ILK_DPFC_STATUS(fbc_id) _MMIO_PIPE((fbc_id), 0x43210, 0x43250) | |
73ab6ec9 VS |
1391 | #define DPFC_INVAL_SEG_MASK REG_GENMASK(26, 16) |
1392 | #define DPFC_COMP_SEG_MASK REG_GENMASK(10, 0) | |
ae361eb0 VS |
1393 | #define DPFC_STATUS2 _MMIO(0x3214) |
1394 | #define ILK_DPFC_STATUS2(fbc_id) _MMIO_PIPE((fbc_id), 0x43214, 0x43254) | |
73ab6ec9 | 1395 | #define DPFC_COMP_SEG_MASK_IVB REG_GENMASK(11, 0) |
ae361eb0 VS |
1396 | #define DPFC_FENCE_YOFF _MMIO(0x3218) |
1397 | #define ILK_DPFC_FENCE_YOFF(fbc_id) _MMIO_PIPE((fbc_id), 0x43218, 0x43258) | |
1398 | #define DPFC_CHICKEN _MMIO(0x3224) | |
1399 | #define ILK_DPFC_CHICKEN(fbc_id) _MMIO_PIPE((fbc_id), 0x43224, 0x43264) | |
73ab6ec9 VS |
1400 | #define DPFC_HT_MODIFY REG_BIT(31) /* pre-ivb */ |
1401 | #define DPFC_NUKE_ON_ANY_MODIFICATION REG_BIT(23) /* bdw+ */ | |
1402 | #define DPFC_CHICKEN_COMP_DUMMY_PIXEL REG_BIT(14) /* glk+ */ | |
1e53f9e4 | 1403 | #define DPFC_CHICKEN_FORCE_SLB_INVALIDATION REG_BIT(13) /* icl+ */ |
73ab6ec9 VS |
1404 | #define DPFC_DISABLE_DUMMY0 REG_BIT(8) /* ivb+ */ |
1405 | ||
ae361eb0 | 1406 | #define GLK_FBC_STRIDE(fbc_id) _MMIO_PIPE((fbc_id), 0x43228, 0x43268) |
2f051f67 VS |
1407 | #define FBC_STRIDE_OVERRIDE REG_BIT(15) |
1408 | #define FBC_STRIDE_MASK REG_GENMASK(14, 0) | |
1409 | #define FBC_STRIDE(x) REG_FIELD_PREP(FBC_STRIDE_MASK, (x)) | |
73ab6ec9 | 1410 | |
f0f59a00 | 1411 | #define ILK_FBC_RT_BASE _MMIO(0x2128) |
73ab6ec9 VS |
1412 | #define ILK_FBC_RT_VALID REG_BIT(0) |
1413 | #define SNB_FBC_FRONT_BUFFER REG_BIT(1) | |
b52eb4dc | 1414 | |
f0f59a00 | 1415 | #define ILK_DISPLAY_CHICKEN1 _MMIO(0x42000) |
5ee8ee86 | 1416 | #define ILK_FBCQ_DIS (1 << 22) |
b7a7053a VS |
1417 | #define ILK_PABSTRETCH_DIS REG_BIT(21) |
1418 | #define ILK_SABSTRETCH_DIS REG_BIT(20) | |
1419 | #define IVB_PRI_STRETCH_MAX_MASK REG_GENMASK(21, 20) | |
1420 | #define IVB_PRI_STRETCH_MAX_X8 REG_FIELD_PREP(IVB_PRI_STRETCH_MAX_MASK, 0) | |
1421 | #define IVB_PRI_STRETCH_MAX_X4 REG_FIELD_PREP(IVB_PRI_STRETCH_MAX_MASK, 1) | |
1422 | #define IVB_PRI_STRETCH_MAX_X2 REG_FIELD_PREP(IVB_PRI_STRETCH_MAX_MASK, 2) | |
1423 | #define IVB_PRI_STRETCH_MAX_X1 REG_FIELD_PREP(IVB_PRI_STRETCH_MAX_MASK, 3) | |
1424 | #define IVB_SPR_STRETCH_MAX_MASK REG_GENMASK(19, 18) | |
1425 | #define IVB_SPR_STRETCH_MAX_X8 REG_FIELD_PREP(IVB_SPR_STRETCH_MAX_MASK, 0) | |
1426 | #define IVB_SPR_STRETCH_MAX_X4 REG_FIELD_PREP(IVB_SPR_STRETCH_MAX_MASK, 1) | |
1427 | #define IVB_SPR_STRETCH_MAX_X2 REG_FIELD_PREP(IVB_SPR_STRETCH_MAX_MASK, 2) | |
1428 | #define IVB_SPR_STRETCH_MAX_X1 REG_FIELD_PREP(IVB_SPR_STRETCH_MAX_MASK, 3) | |
1398261a | 1429 | |
b52eb4dc | 1430 | |
9c04f015 YL |
1431 | /* |
1432 | * Framebuffer compression for Sandybridge | |
1433 | * | |
1434 | * The following two registers are of type GTTMMADR | |
1435 | */ | |
f0f59a00 | 1436 | #define SNB_DPFC_CTL_SA _MMIO(0x100100) |
73ab6ec9 VS |
1437 | #define SNB_DPFC_FENCE_EN REG_BIT(29) |
1438 | #define SNB_DPFC_FENCENO_MASK REG_GENMASK(4, 0) | |
1439 | #define SNB_DPFC_FENCENO(fence) REG_FIELD_PREP(SNB_DPFC_FENCENO_MASK, (fence)) | |
1440 | #define SNB_DPFC_CPU_FENCE_OFFSET _MMIO(0x100104) | |
9c04f015 | 1441 | |
abe959c7 | 1442 | /* Framebuffer compression for Ivybridge */ |
f0f59a00 | 1443 | #define IVB_FBC_RT_BASE _MMIO(0x7020) |
d0ed510a | 1444 | #define IVB_FBC_RT_BASE_UPPER _MMIO(0x7024) |
abe959c7 | 1445 | |
f0f59a00 | 1446 | #define IPS_CTL _MMIO(0x43408) |
42db64ef | 1447 | #define IPS_ENABLE (1 << 31) |
9c04f015 | 1448 | |
ae361eb0 | 1449 | #define MSG_FBC_REND_STATE(fbc_id) _MMIO_PIPE((fbc_id), 0x50380, 0x50384) |
73ab6ec9 | 1450 | #define FBC_REND_NUKE REG_BIT(2) |
ae361eb0 | 1451 | #define FBC_REND_CACHE_CLEAN REG_BIT(1) |
fd3da6c9 | 1452 | |
585fb111 JB |
1453 | /* |
1454 | * GPIO regs | |
1455 | */ | |
dce88879 LDM |
1456 | #define GPIO(gpio) _MMIO(dev_priv->gpio_mmio_base + 0x5010 + \ |
1457 | 4 * (gpio)) | |
1458 | ||
585fb111 JB |
1459 | # define GPIO_CLOCK_DIR_MASK (1 << 0) |
1460 | # define GPIO_CLOCK_DIR_IN (0 << 1) | |
1461 | # define GPIO_CLOCK_DIR_OUT (1 << 1) | |
1462 | # define GPIO_CLOCK_VAL_MASK (1 << 2) | |
1463 | # define GPIO_CLOCK_VAL_OUT (1 << 3) | |
1464 | # define GPIO_CLOCK_VAL_IN (1 << 4) | |
1465 | # define GPIO_CLOCK_PULLUP_DISABLE (1 << 5) | |
1466 | # define GPIO_DATA_DIR_MASK (1 << 8) | |
1467 | # define GPIO_DATA_DIR_IN (0 << 9) | |
1468 | # define GPIO_DATA_DIR_OUT (1 << 9) | |
1469 | # define GPIO_DATA_VAL_MASK (1 << 10) | |
1470 | # define GPIO_DATA_VAL_OUT (1 << 11) | |
1471 | # define GPIO_DATA_VAL_IN (1 << 12) | |
1472 | # define GPIO_DATA_PULLUP_DISABLE (1 << 13) | |
1473 | ||
f0f59a00 | 1474 | #define GMBUS0 _MMIO(dev_priv->gpio_mmio_base + 0x5100) /* clock/port select */ |
5ee8ee86 PZ |
1475 | #define GMBUS_AKSV_SELECT (1 << 11) |
1476 | #define GMBUS_RATE_100KHZ (0 << 8) | |
1477 | #define GMBUS_RATE_50KHZ (1 << 8) | |
1478 | #define GMBUS_RATE_400KHZ (2 << 8) /* reserved on Pineview */ | |
1479 | #define GMBUS_RATE_1MHZ (3 << 8) /* reserved on Pineview */ | |
1480 | #define GMBUS_HOLD_EXT (1 << 7) /* 300ns hold time, rsvd on Pineview */ | |
d5dc0f43 | 1481 | #define GMBUS_BYTE_CNT_OVERRIDE (1 << 6) |
4e3f12d8 | 1482 | |
f0f59a00 | 1483 | #define GMBUS1 _MMIO(dev_priv->gpio_mmio_base + 0x5104) /* command/status */ |
5ee8ee86 PZ |
1484 | #define GMBUS_SW_CLR_INT (1 << 31) |
1485 | #define GMBUS_SW_RDY (1 << 30) | |
1486 | #define GMBUS_ENT (1 << 29) /* enable timeout */ | |
1487 | #define GMBUS_CYCLE_NONE (0 << 25) | |
1488 | #define GMBUS_CYCLE_WAIT (1 << 25) | |
1489 | #define GMBUS_CYCLE_INDEX (2 << 25) | |
1490 | #define GMBUS_CYCLE_STOP (4 << 25) | |
f899fc64 | 1491 | #define GMBUS_BYTE_COUNT_SHIFT 16 |
9535c475 | 1492 | #define GMBUS_BYTE_COUNT_MAX 256U |
73675cf6 | 1493 | #define GEN9_GMBUS_BYTE_COUNT_MAX 511U |
f899fc64 CW |
1494 | #define GMBUS_SLAVE_INDEX_SHIFT 8 |
1495 | #define GMBUS_SLAVE_ADDR_SHIFT 1 | |
5ee8ee86 PZ |
1496 | #define GMBUS_SLAVE_READ (1 << 0) |
1497 | #define GMBUS_SLAVE_WRITE (0 << 0) | |
f0f59a00 | 1498 | #define GMBUS2 _MMIO(dev_priv->gpio_mmio_base + 0x5108) /* status */ |
5ee8ee86 PZ |
1499 | #define GMBUS_INUSE (1 << 15) |
1500 | #define GMBUS_HW_WAIT_PHASE (1 << 14) | |
1501 | #define GMBUS_STALL_TIMEOUT (1 << 13) | |
1502 | #define GMBUS_INT (1 << 12) | |
1503 | #define GMBUS_HW_RDY (1 << 11) | |
1504 | #define GMBUS_SATOER (1 << 10) | |
1505 | #define GMBUS_ACTIVE (1 << 9) | |
f0f59a00 VS |
1506 | #define GMBUS3 _MMIO(dev_priv->gpio_mmio_base + 0x510c) /* data buffer bytes 3-0 */ |
1507 | #define GMBUS4 _MMIO(dev_priv->gpio_mmio_base + 0x5110) /* interrupt mask (Pineview+) */ | |
5ee8ee86 PZ |
1508 | #define GMBUS_SLAVE_TIMEOUT_EN (1 << 4) |
1509 | #define GMBUS_NAK_EN (1 << 3) | |
1510 | #define GMBUS_IDLE_EN (1 << 2) | |
1511 | #define GMBUS_HW_WAIT_EN (1 << 1) | |
1512 | #define GMBUS_HW_RDY_EN (1 << 0) | |
f0f59a00 | 1513 | #define GMBUS5 _MMIO(dev_priv->gpio_mmio_base + 0x5120) /* byte index */ |
5ee8ee86 | 1514 | #define GMBUS_2BYTE_INDEX_EN (1 << 31) |
f0217c42 | 1515 | |
585fb111 JB |
1516 | /* |
1517 | * Clock control & power management | |
1518 | */ | |
ed5eb1b7 JN |
1519 | #define _DPLL_A (DISPLAY_MMIO_BASE(dev_priv) + 0x6014) |
1520 | #define _DPLL_B (DISPLAY_MMIO_BASE(dev_priv) + 0x6018) | |
1521 | #define _CHV_DPLL_C (DISPLAY_MMIO_BASE(dev_priv) + 0x6030) | |
f0f59a00 | 1522 | #define DPLL(pipe) _MMIO_PIPE3((pipe), _DPLL_A, _DPLL_B, _CHV_DPLL_C) |
585fb111 | 1523 | |
f0f59a00 VS |
1524 | #define VGA0 _MMIO(0x6000) |
1525 | #define VGA1 _MMIO(0x6004) | |
1526 | #define VGA_PD _MMIO(0x6010) | |
585fb111 JB |
1527 | #define VGA0_PD_P2_DIV_4 (1 << 7) |
1528 | #define VGA0_PD_P1_DIV_2 (1 << 5) | |
1529 | #define VGA0_PD_P1_SHIFT 0 | |
1530 | #define VGA0_PD_P1_MASK (0x1f << 0) | |
1531 | #define VGA1_PD_P2_DIV_4 (1 << 15) | |
1532 | #define VGA1_PD_P1_DIV_2 (1 << 13) | |
1533 | #define VGA1_PD_P1_SHIFT 8 | |
1534 | #define VGA1_PD_P1_MASK (0x1f << 8) | |
585fb111 | 1535 | #define DPLL_VCO_ENABLE (1 << 31) |
4a33e48d DV |
1536 | #define DPLL_SDVO_HIGH_SPEED (1 << 30) |
1537 | #define DPLL_DVO_2X_MODE (1 << 30) | |
25eb05fc | 1538 | #define DPLL_EXT_BUFFER_ENABLE_VLV (1 << 30) |
585fb111 | 1539 | #define DPLL_SYNCLOCK_ENABLE (1 << 29) |
60bfe44f | 1540 | #define DPLL_REF_CLK_ENABLE_VLV (1 << 29) |
585fb111 JB |
1541 | #define DPLL_VGA_MODE_DIS (1 << 28) |
1542 | #define DPLLB_MODE_DAC_SERIAL (1 << 26) /* i915 */ | |
1543 | #define DPLLB_MODE_LVDS (2 << 26) /* i915 */ | |
1544 | #define DPLL_MODE_MASK (3 << 26) | |
1545 | #define DPLL_DAC_SERIAL_P2_CLOCK_DIV_10 (0 << 24) /* i915 */ | |
1546 | #define DPLL_DAC_SERIAL_P2_CLOCK_DIV_5 (1 << 24) /* i915 */ | |
1547 | #define DPLLB_LVDS_P2_CLOCK_DIV_14 (0 << 24) /* i915 */ | |
1548 | #define DPLLB_LVDS_P2_CLOCK_DIV_7 (1 << 24) /* i915 */ | |
1549 | #define DPLL_P2_CLOCK_DIV_MASK 0x03000000 /* i915 */ | |
1550 | #define DPLL_FPA01_P1_POST_DIV_MASK 0x00ff0000 /* i915 */ | |
f2b115e6 | 1551 | #define DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW 0x00ff8000 /* Pineview */ |
5ee8ee86 PZ |
1552 | #define DPLL_LOCK_VLV (1 << 15) |
1553 | #define DPLL_INTEGRATED_CRI_CLK_VLV (1 << 14) | |
1554 | #define DPLL_INTEGRATED_REF_CLK_VLV (1 << 13) | |
1555 | #define DPLL_SSC_REF_CLK_CHV (1 << 13) | |
598fac6b DV |
1556 | #define DPLL_PORTC_READY_MASK (0xf << 4) |
1557 | #define DPLL_PORTB_READY_MASK (0xf) | |
585fb111 | 1558 | |
585fb111 | 1559 | #define DPLL_FPA01_P1_POST_DIV_MASK_I830 0x001f0000 |
00fc31b7 CML |
1560 | |
1561 | /* Additional CHV pll/phy registers */ | |
f0f59a00 | 1562 | #define DPIO_PHY_STATUS _MMIO(VLV_DISPLAY_BASE + 0x6240) |
00fc31b7 | 1563 | #define DPLL_PORTD_READY_MASK (0xf) |
f0f59a00 | 1564 | #define DISPLAY_PHY_CONTROL _MMIO(VLV_DISPLAY_BASE + 0x60100) |
5ee8ee86 | 1565 | #define PHY_CH_POWER_DOWN_OVRD_EN(phy, ch) (1 << (2 * (phy) + (ch) + 27)) |
bc284542 VS |
1566 | #define PHY_LDO_DELAY_0NS 0x0 |
1567 | #define PHY_LDO_DELAY_200NS 0x1 | |
1568 | #define PHY_LDO_DELAY_600NS 0x2 | |
5ee8ee86 PZ |
1569 | #define PHY_LDO_SEQ_DELAY(delay, phy) ((delay) << (2 * (phy) + 23)) |
1570 | #define PHY_CH_POWER_DOWN_OVRD(mask, phy, ch) ((mask) << (8 * (phy) + 4 * (ch) + 11)) | |
70722468 VS |
1571 | #define PHY_CH_SU_PSR 0x1 |
1572 | #define PHY_CH_DEEP_PSR 0x7 | |
5ee8ee86 | 1573 | #define PHY_CH_POWER_MODE(mode, phy, ch) ((mode) << (6 * (phy) + 3 * (ch) + 2)) |
70722468 | 1574 | #define PHY_COM_LANE_RESET_DEASSERT(phy) (1 << (phy)) |
f0f59a00 | 1575 | #define DISPLAY_PHY_STATUS _MMIO(VLV_DISPLAY_BASE + 0x60104) |
5ee8ee86 PZ |
1576 | #define PHY_POWERGOOD(phy) (((phy) == DPIO_PHY0) ? (1 << 31) : (1 << 30)) |
1577 | #define PHY_STATUS_CMN_LDO(phy, ch) (1 << (6 - (6 * (phy) + 3 * (ch)))) | |
1578 | #define PHY_STATUS_SPLINE_LDO(phy, ch, spline) (1 << (8 - (6 * (phy) + 3 * (ch) + (spline)))) | |
076ed3b2 | 1579 | |
585fb111 JB |
1580 | /* |
1581 | * The i830 generation, in LVDS mode, defines P1 as the bit number set within | |
1582 | * this field (only one bit may be set). | |
1583 | */ | |
1584 | #define DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS 0x003f0000 | |
1585 | #define DPLL_FPA01_P1_POST_DIV_SHIFT 16 | |
f2b115e6 | 1586 | #define DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW 15 |
585fb111 JB |
1587 | /* i830, required in DVO non-gang */ |
1588 | #define PLL_P2_DIVIDE_BY_4 (1 << 23) | |
1589 | #define PLL_P1_DIVIDE_BY_TWO (1 << 21) /* i830 */ | |
1590 | #define PLL_REF_INPUT_DREFCLK (0 << 13) | |
1591 | #define PLL_REF_INPUT_TVCLKINA (1 << 13) /* i830 */ | |
1592 | #define PLL_REF_INPUT_TVCLKINBC (2 << 13) /* SDVO TVCLKIN */ | |
1593 | #define PLLB_REF_INPUT_SPREADSPECTRUMIN (3 << 13) | |
1594 | #define PLL_REF_INPUT_MASK (3 << 13) | |
1595 | #define PLL_LOAD_PULSE_PHASE_SHIFT 9 | |
f2b115e6 | 1596 | /* Ironlake */ |
b9055052 ZW |
1597 | # define PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT 9 |
1598 | # define PLL_REF_SDVO_HDMI_MULTIPLIER_MASK (7 << 9) | |
5ee8ee86 | 1599 | # define PLL_REF_SDVO_HDMI_MULTIPLIER(x) (((x) - 1) << 9) |
b9055052 ZW |
1600 | # define DPLL_FPA1_P1_POST_DIV_SHIFT 0 |
1601 | # define DPLL_FPA1_P1_POST_DIV_MASK 0xff | |
1602 | ||
585fb111 JB |
1603 | /* |
1604 | * Parallel to Serial Load Pulse phase selection. | |
1605 | * Selects the phase for the 10X DPLL clock for the PCIe | |
1606 | * digital display port. The range is 4 to 13; 10 or more | |
1607 | * is just a flip delay. The default is 6 | |
1608 | */ | |
1609 | #define PLL_LOAD_PULSE_PHASE_MASK (0xf << PLL_LOAD_PULSE_PHASE_SHIFT) | |
1610 | #define DISPLAY_RATE_SELECT_FPA1 (1 << 8) | |
1611 | /* | |
1612 | * SDVO multiplier for 945G/GM. Not used on 965. | |
1613 | */ | |
1614 | #define SDVO_MULTIPLIER_MASK 0x000000ff | |
1615 | #define SDVO_MULTIPLIER_SHIFT_HIRES 4 | |
1616 | #define SDVO_MULTIPLIER_SHIFT_VGA 0 | |
a57c774a | 1617 | |
ed5eb1b7 JN |
1618 | #define _DPLL_A_MD (DISPLAY_MMIO_BASE(dev_priv) + 0x601c) |
1619 | #define _DPLL_B_MD (DISPLAY_MMIO_BASE(dev_priv) + 0x6020) | |
1620 | #define _CHV_DPLL_C_MD (DISPLAY_MMIO_BASE(dev_priv) + 0x603c) | |
f0f59a00 | 1621 | #define DPLL_MD(pipe) _MMIO_PIPE3((pipe), _DPLL_A_MD, _DPLL_B_MD, _CHV_DPLL_C_MD) |
a57c774a | 1622 | |
585fb111 JB |
1623 | /* |
1624 | * UDI pixel divider, controlling how many pixels are stuffed into a packet. | |
1625 | * | |
1626 | * Value is pixels minus 1. Must be set to 1 pixel for SDVO. | |
1627 | */ | |
1628 | #define DPLL_MD_UDI_DIVIDER_MASK 0x3f000000 | |
1629 | #define DPLL_MD_UDI_DIVIDER_SHIFT 24 | |
1630 | /* UDI pixel divider for VGA, same as DPLL_MD_UDI_DIVIDER_MASK. */ | |
1631 | #define DPLL_MD_VGA_UDI_DIVIDER_MASK 0x003f0000 | |
1632 | #define DPLL_MD_VGA_UDI_DIVIDER_SHIFT 16 | |
1633 | /* | |
1634 | * SDVO/UDI pixel multiplier. | |
1635 | * | |
1636 | * SDVO requires that the bus clock rate be between 1 and 2 Ghz, and the bus | |
1637 | * clock rate is 10 times the DPLL clock. At low resolution/refresh rate | |
1638 | * modes, the bus rate would be below the limits, so SDVO allows for stuffing | |
1639 | * dummy bytes in the datastream at an increased clock rate, with both sides of | |
1640 | * the link knowing how many bytes are fill. | |
1641 | * | |
1642 | * So, for a mode with a dotclock of 65Mhz, we would want to double the clock | |
1643 | * rate to 130Mhz to get a bus rate of 1.30Ghz. The DPLL clock rate would be | |
1644 | * set to 130Mhz, and the SDVO multiplier set to 2x in this register and | |
1645 | * through an SDVO command. | |
1646 | * | |
1647 | * This register field has values of multiplication factor minus 1, with | |
1648 | * a maximum multiplier of 5 for SDVO. | |
1649 | */ | |
1650 | #define DPLL_MD_UDI_MULTIPLIER_MASK 0x00003f00 | |
1651 | #define DPLL_MD_UDI_MULTIPLIER_SHIFT 8 | |
1652 | /* | |
1653 | * SDVO/UDI pixel multiplier for VGA, same as DPLL_MD_UDI_MULTIPLIER_MASK. | |
1654 | * This best be set to the default value (3) or the CRT won't work. No, | |
1655 | * I don't entirely understand what this does... | |
1656 | */ | |
1657 | #define DPLL_MD_VGA_UDI_MULTIPLIER_MASK 0x0000003f | |
1658 | #define DPLL_MD_VGA_UDI_MULTIPLIER_SHIFT 0 | |
25eb05fc | 1659 | |
19ab4ed3 VS |
1660 | #define RAWCLK_FREQ_VLV _MMIO(VLV_DISPLAY_BASE + 0x6024) |
1661 | ||
f0f59a00 VS |
1662 | #define _FPA0 0x6040 |
1663 | #define _FPA1 0x6044 | |
1664 | #define _FPB0 0x6048 | |
1665 | #define _FPB1 0x604c | |
1666 | #define FP0(pipe) _MMIO_PIPE(pipe, _FPA0, _FPB0) | |
1667 | #define FP1(pipe) _MMIO_PIPE(pipe, _FPA1, _FPB1) | |
585fb111 | 1668 | #define FP_N_DIV_MASK 0x003f0000 |
f2b115e6 | 1669 | #define FP_N_PINEVIEW_DIV_MASK 0x00ff0000 |
585fb111 JB |
1670 | #define FP_N_DIV_SHIFT 16 |
1671 | #define FP_M1_DIV_MASK 0x00003f00 | |
1672 | #define FP_M1_DIV_SHIFT 8 | |
1673 | #define FP_M2_DIV_MASK 0x0000003f | |
f2b115e6 | 1674 | #define FP_M2_PINEVIEW_DIV_MASK 0x000000ff |
585fb111 | 1675 | #define FP_M2_DIV_SHIFT 0 |
f0f59a00 | 1676 | #define DPLL_TEST _MMIO(0x606c) |
585fb111 JB |
1677 | #define DPLLB_TEST_SDVO_DIV_1 (0 << 22) |
1678 | #define DPLLB_TEST_SDVO_DIV_2 (1 << 22) | |
1679 | #define DPLLB_TEST_SDVO_DIV_4 (2 << 22) | |
1680 | #define DPLLB_TEST_SDVO_DIV_MASK (3 << 22) | |
1681 | #define DPLLB_TEST_N_BYPASS (1 << 19) | |
1682 | #define DPLLB_TEST_M_BYPASS (1 << 18) | |
1683 | #define DPLLB_INPUT_BUFFER_ENABLE (1 << 16) | |
1684 | #define DPLLA_TEST_N_BYPASS (1 << 3) | |
1685 | #define DPLLA_TEST_M_BYPASS (1 << 2) | |
1686 | #define DPLLA_INPUT_BUFFER_ENABLE (1 << 0) | |
f0f59a00 | 1687 | #define D_STATE _MMIO(0x6104) |
5ee8ee86 PZ |
1688 | #define DSTATE_GFX_RESET_I830 (1 << 6) |
1689 | #define DSTATE_PLL_D3_OFF (1 << 3) | |
1690 | #define DSTATE_GFX_CLOCK_GATING (1 << 1) | |
1691 | #define DSTATE_DOT_CLOCK_GATING (1 << 0) | |
ed5eb1b7 | 1692 | #define DSPCLK_GATE_D _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x6200) |
652c393a JB |
1693 | # define DPUNIT_B_CLOCK_GATE_DISABLE (1 << 30) /* 965 */ |
1694 | # define VSUNIT_CLOCK_GATE_DISABLE (1 << 29) /* 965 */ | |
1695 | # define VRHUNIT_CLOCK_GATE_DISABLE (1 << 28) /* 965 */ | |
1696 | # define VRDUNIT_CLOCK_GATE_DISABLE (1 << 27) /* 965 */ | |
1697 | # define AUDUNIT_CLOCK_GATE_DISABLE (1 << 26) /* 965 */ | |
1698 | # define DPUNIT_A_CLOCK_GATE_DISABLE (1 << 25) /* 965 */ | |
1699 | # define DPCUNIT_CLOCK_GATE_DISABLE (1 << 24) /* 965 */ | |
ad8059cf | 1700 | # define PNV_GMBUSUNIT_CLOCK_GATE_DISABLE (1 << 24) /* pnv */ |
652c393a JB |
1701 | # define TVRUNIT_CLOCK_GATE_DISABLE (1 << 23) /* 915-945 */ |
1702 | # define TVCUNIT_CLOCK_GATE_DISABLE (1 << 22) /* 915-945 */ | |
1703 | # define TVFUNIT_CLOCK_GATE_DISABLE (1 << 21) /* 915-945 */ | |
1704 | # define TVEUNIT_CLOCK_GATE_DISABLE (1 << 20) /* 915-945 */ | |
1705 | # define DVSUNIT_CLOCK_GATE_DISABLE (1 << 19) /* 915-945 */ | |
1706 | # define DSSUNIT_CLOCK_GATE_DISABLE (1 << 18) /* 915-945 */ | |
1707 | # define DDBUNIT_CLOCK_GATE_DISABLE (1 << 17) /* 915-945 */ | |
1708 | # define DPRUNIT_CLOCK_GATE_DISABLE (1 << 16) /* 915-945 */ | |
1709 | # define DPFUNIT_CLOCK_GATE_DISABLE (1 << 15) /* 915-945 */ | |
1710 | # define DPBMUNIT_CLOCK_GATE_DISABLE (1 << 14) /* 915-945 */ | |
1711 | # define DPLSUNIT_CLOCK_GATE_DISABLE (1 << 13) /* 915-945 */ | |
1712 | # define DPLUNIT_CLOCK_GATE_DISABLE (1 << 12) /* 915-945 */ | |
1713 | # define DPOUNIT_CLOCK_GATE_DISABLE (1 << 11) | |
1714 | # define DPBUNIT_CLOCK_GATE_DISABLE (1 << 10) | |
1715 | # define DCUNIT_CLOCK_GATE_DISABLE (1 << 9) | |
1716 | # define DPUNIT_CLOCK_GATE_DISABLE (1 << 8) | |
1717 | # define VRUNIT_CLOCK_GATE_DISABLE (1 << 7) /* 915+: reserved */ | |
1718 | # define OVHUNIT_CLOCK_GATE_DISABLE (1 << 6) /* 830-865 */ | |
1719 | # define DPIOUNIT_CLOCK_GATE_DISABLE (1 << 6) /* 915-945 */ | |
1720 | # define OVFUNIT_CLOCK_GATE_DISABLE (1 << 5) | |
1721 | # define OVBUNIT_CLOCK_GATE_DISABLE (1 << 4) | |
646b4269 | 1722 | /* |
652c393a JB |
1723 | * This bit must be set on the 830 to prevent hangs when turning off the |
1724 | * overlay scaler. | |
1725 | */ | |
1726 | # define OVRUNIT_CLOCK_GATE_DISABLE (1 << 3) | |
1727 | # define OVCUNIT_CLOCK_GATE_DISABLE (1 << 2) | |
1728 | # define OVUUNIT_CLOCK_GATE_DISABLE (1 << 1) | |
1729 | # define ZVUNIT_CLOCK_GATE_DISABLE (1 << 0) /* 830 */ | |
1730 | # define OVLUNIT_CLOCK_GATE_DISABLE (1 << 0) /* 845,865 */ | |
1731 | ||
f0f59a00 | 1732 | #define RENCLK_GATE_D1 _MMIO(0x6204) |
652c393a JB |
1733 | # define BLITTER_CLOCK_GATE_DISABLE (1 << 13) /* 945GM only */ |
1734 | # define MPEG_CLOCK_GATE_DISABLE (1 << 12) /* 945GM only */ | |
1735 | # define PC_FE_CLOCK_GATE_DISABLE (1 << 11) | |
1736 | # define PC_BE_CLOCK_GATE_DISABLE (1 << 10) | |
1737 | # define WINDOWER_CLOCK_GATE_DISABLE (1 << 9) | |
1738 | # define INTERPOLATOR_CLOCK_GATE_DISABLE (1 << 8) | |
1739 | # define COLOR_CALCULATOR_CLOCK_GATE_DISABLE (1 << 7) | |
1740 | # define MOTION_COMP_CLOCK_GATE_DISABLE (1 << 6) | |
1741 | # define MAG_CLOCK_GATE_DISABLE (1 << 5) | |
646b4269 | 1742 | /* This bit must be unset on 855,865 */ |
652c393a JB |
1743 | # define MECI_CLOCK_GATE_DISABLE (1 << 4) |
1744 | # define DCMP_CLOCK_GATE_DISABLE (1 << 3) | |
1745 | # define MEC_CLOCK_GATE_DISABLE (1 << 2) | |
1746 | # define MECO_CLOCK_GATE_DISABLE (1 << 1) | |
646b4269 | 1747 | /* This bit must be set on 855,865. */ |
652c393a JB |
1748 | # define SV_CLOCK_GATE_DISABLE (1 << 0) |
1749 | # define I915_MPEG_CLOCK_GATE_DISABLE (1 << 16) | |
1750 | # define I915_VLD_IP_PR_CLOCK_GATE_DISABLE (1 << 15) | |
1751 | # define I915_MOTION_COMP_CLOCK_GATE_DISABLE (1 << 14) | |
1752 | # define I915_BD_BF_CLOCK_GATE_DISABLE (1 << 13) | |
1753 | # define I915_SF_SE_CLOCK_GATE_DISABLE (1 << 12) | |
1754 | # define I915_WM_CLOCK_GATE_DISABLE (1 << 11) | |
1755 | # define I915_IZ_CLOCK_GATE_DISABLE (1 << 10) | |
1756 | # define I915_PI_CLOCK_GATE_DISABLE (1 << 9) | |
1757 | # define I915_DI_CLOCK_GATE_DISABLE (1 << 8) | |
1758 | # define I915_SH_SV_CLOCK_GATE_DISABLE (1 << 7) | |
1759 | # define I915_PL_DG_QC_FT_CLOCK_GATE_DISABLE (1 << 6) | |
1760 | # define I915_SC_CLOCK_GATE_DISABLE (1 << 5) | |
1761 | # define I915_FL_CLOCK_GATE_DISABLE (1 << 4) | |
1762 | # define I915_DM_CLOCK_GATE_DISABLE (1 << 3) | |
1763 | # define I915_PS_CLOCK_GATE_DISABLE (1 << 2) | |
1764 | # define I915_CC_CLOCK_GATE_DISABLE (1 << 1) | |
1765 | # define I915_BY_CLOCK_GATE_DISABLE (1 << 0) | |
1766 | ||
1767 | # define I965_RCZ_CLOCK_GATE_DISABLE (1 << 30) | |
646b4269 | 1768 | /* This bit must always be set on 965G/965GM */ |
652c393a JB |
1769 | # define I965_RCC_CLOCK_GATE_DISABLE (1 << 29) |
1770 | # define I965_RCPB_CLOCK_GATE_DISABLE (1 << 28) | |
1771 | # define I965_DAP_CLOCK_GATE_DISABLE (1 << 27) | |
1772 | # define I965_ROC_CLOCK_GATE_DISABLE (1 << 26) | |
1773 | # define I965_GW_CLOCK_GATE_DISABLE (1 << 25) | |
1774 | # define I965_TD_CLOCK_GATE_DISABLE (1 << 24) | |
646b4269 | 1775 | /* This bit must always be set on 965G */ |
652c393a JB |
1776 | # define I965_ISC_CLOCK_GATE_DISABLE (1 << 23) |
1777 | # define I965_IC_CLOCK_GATE_DISABLE (1 << 22) | |
1778 | # define I965_EU_CLOCK_GATE_DISABLE (1 << 21) | |
1779 | # define I965_IF_CLOCK_GATE_DISABLE (1 << 20) | |
1780 | # define I965_TC_CLOCK_GATE_DISABLE (1 << 19) | |
1781 | # define I965_SO_CLOCK_GATE_DISABLE (1 << 17) | |
1782 | # define I965_FBC_CLOCK_GATE_DISABLE (1 << 16) | |
1783 | # define I965_MARI_CLOCK_GATE_DISABLE (1 << 15) | |
1784 | # define I965_MASF_CLOCK_GATE_DISABLE (1 << 14) | |
1785 | # define I965_MAWB_CLOCK_GATE_DISABLE (1 << 13) | |
1786 | # define I965_EM_CLOCK_GATE_DISABLE (1 << 12) | |
1787 | # define I965_UC_CLOCK_GATE_DISABLE (1 << 11) | |
1788 | # define I965_SI_CLOCK_GATE_DISABLE (1 << 6) | |
1789 | # define I965_MT_CLOCK_GATE_DISABLE (1 << 5) | |
1790 | # define I965_PL_CLOCK_GATE_DISABLE (1 << 4) | |
1791 | # define I965_DG_CLOCK_GATE_DISABLE (1 << 3) | |
1792 | # define I965_QC_CLOCK_GATE_DISABLE (1 << 2) | |
1793 | # define I965_FT_CLOCK_GATE_DISABLE (1 << 1) | |
1794 | # define I965_DM_CLOCK_GATE_DISABLE (1 << 0) | |
1795 | ||
f0f59a00 | 1796 | #define RENCLK_GATE_D2 _MMIO(0x6208) |
652c393a JB |
1797 | #define VF_UNIT_CLOCK_GATE_DISABLE (1 << 9) |
1798 | #define GS_UNIT_CLOCK_GATE_DISABLE (1 << 7) | |
1799 | #define CL_UNIT_CLOCK_GATE_DISABLE (1 << 6) | |
fa4f53c4 | 1800 | |
f0f59a00 | 1801 | #define VDECCLK_GATE_D _MMIO(0x620C) /* g4x only */ |
fa4f53c4 VS |
1802 | #define VCP_UNIT_CLOCK_GATE_DISABLE (1 << 4) |
1803 | ||
f0f59a00 VS |
1804 | #define RAMCLK_GATE_D _MMIO(0x6210) /* CRL only */ |
1805 | #define DEUC _MMIO(0x6214) /* CRL only */ | |
585fb111 | 1806 | |
f0f59a00 | 1807 | #define FW_BLC_SELF_VLV _MMIO(VLV_DISPLAY_BASE + 0x6500) |
5ee8ee86 | 1808 | #define FW_CSPWRDWNEN (1 << 15) |
ceb04246 | 1809 | |
f0f59a00 | 1810 | #define MI_ARB_VLV _MMIO(VLV_DISPLAY_BASE + 0x6504) |
e0d8d59b | 1811 | |
f0f59a00 | 1812 | #define CZCLK_CDCLK_FREQ_RATIO _MMIO(VLV_DISPLAY_BASE + 0x6508) |
24eb2d59 CML |
1813 | #define CDCLK_FREQ_SHIFT 4 |
1814 | #define CDCLK_FREQ_MASK (0x1f << CDCLK_FREQ_SHIFT) | |
1815 | #define CZCLK_FREQ_MASK 0xf | |
1e69cd74 | 1816 | |
f0f59a00 | 1817 | #define GCI_CONTROL _MMIO(VLV_DISPLAY_BASE + 0x650C) |
1e69cd74 VS |
1818 | #define PFI_CREDIT_63 (9 << 28) /* chv only */ |
1819 | #define PFI_CREDIT_31 (8 << 28) /* chv only */ | |
1820 | #define PFI_CREDIT(x) (((x) - 8) << 28) /* 8-15 */ | |
1821 | #define PFI_CREDIT_RESEND (1 << 27) | |
1822 | #define VGA_FAST_MODE_DISABLE (1 << 14) | |
1823 | ||
f0f59a00 | 1824 | #define GMBUSFREQ_VLV _MMIO(VLV_DISPLAY_BASE + 0x6510) |
24eb2d59 | 1825 | |
585fb111 JB |
1826 | /* |
1827 | * Palette regs | |
1828 | */ | |
74c1e826 JN |
1829 | #define _PALETTE_A 0xa000 |
1830 | #define _PALETTE_B 0xa800 | |
1831 | #define _CHV_PALETTE_C 0xc000 | |
8efd0698 SS |
1832 | #define PALETTE_RED_MASK REG_GENMASK(23, 16) |
1833 | #define PALETTE_GREEN_MASK REG_GENMASK(15, 8) | |
1834 | #define PALETTE_BLUE_MASK REG_GENMASK(7, 0) | |
ed5eb1b7 | 1835 | #define PALETTE(pipe, i) _MMIO(DISPLAY_MMIO_BASE(dev_priv) + \ |
74c1e826 JN |
1836 | _PICK((pipe), _PALETTE_A, \ |
1837 | _PALETTE_B, _CHV_PALETTE_C) + \ | |
1838 | (i) * 4) | |
585fb111 | 1839 | |
f0f59a00 | 1840 | #define PEG_BAND_GAP_DATA _MMIO(0x14d68) |
7d57382e | 1841 | |
f0f59a00 | 1842 | #define BXT_RP_STATE_CAP _MMIO(0x138170) |
9938ee2e | 1843 | #define GEN9_RP_STATE_LIMITS _MMIO(0x138148) |
ad482232 | 1844 | #define XEHPSDV_RP_STATE_CAP _MMIO(0x250014) |
3b8d8d91 | 1845 | |
f0f59a00 VS |
1846 | #define CHV_CLK_CTL1 _MMIO(0x101100) |
1847 | #define VLV_CLK_CTL2 _MMIO(0x101104) | |
e454a05d JB |
1848 | #define CLK_CTL2_CZCOUNT_30NS_SHIFT 28 |
1849 | ||
585fb111 JB |
1850 | /* |
1851 | * Overlay regs | |
1852 | */ | |
1853 | ||
f0f59a00 VS |
1854 | #define OVADD _MMIO(0x30000) |
1855 | #define DOVSTA _MMIO(0x30008) | |
5ee8ee86 | 1856 | #define OC_BUF (0x3 << 20) |
f0f59a00 VS |
1857 | #define OGAMC5 _MMIO(0x30010) |
1858 | #define OGAMC4 _MMIO(0x30014) | |
1859 | #define OGAMC3 _MMIO(0x30018) | |
1860 | #define OGAMC2 _MMIO(0x3001c) | |
1861 | #define OGAMC1 _MMIO(0x30020) | |
1862 | #define OGAMC0 _MMIO(0x30024) | |
585fb111 | 1863 | |
d965e7ac ID |
1864 | /* |
1865 | * GEN9 clock gating regs | |
1866 | */ | |
1867 | #define GEN9_CLKGATE_DIS_0 _MMIO(0x46530) | |
df49ec82 | 1868 | #define DARBF_GATING_DIS (1 << 27) |
d965e7ac ID |
1869 | #define PWM2_GATING_DIS (1 << 14) |
1870 | #define PWM1_GATING_DIS (1 << 13) | |
1871 | ||
f78d5da6 RS |
1872 | #define GEN9_CLKGATE_DIS_3 _MMIO(0x46538) |
1873 | #define TGL_VRH_GATING_DIS REG_BIT(31) | |
da942750 | 1874 | #define DPT_GATING_DIS REG_BIT(22) |
f78d5da6 | 1875 | |
6481d5ed VS |
1876 | #define GEN9_CLKGATE_DIS_4 _MMIO(0x4653C) |
1877 | #define BXT_GMBUS_GATING_DIS (1 << 14) | |
1878 | ||
a8a56da7 JRS |
1879 | #define GEN9_CLKGATE_DIS_5 _MMIO(0x46540) |
1880 | #define DPCE_GATING_DIS REG_BIT(17) | |
1881 | ||
ed69cd40 ID |
1882 | #define _CLKGATE_DIS_PSL_A 0x46520 |
1883 | #define _CLKGATE_DIS_PSL_B 0x46524 | |
1884 | #define _CLKGATE_DIS_PSL_C 0x46528 | |
c4a4efa9 VS |
1885 | #define DUPS1_GATING_DIS (1 << 15) |
1886 | #define DUPS2_GATING_DIS (1 << 19) | |
1887 | #define DUPS3_GATING_DIS (1 << 23) | |
11408ea5 | 1888 | #define CURSOR_GATING_DIS REG_BIT(28) |
ed69cd40 ID |
1889 | #define DPF_GATING_DIS (1 << 10) |
1890 | #define DPF_RAM_GATING_DIS (1 << 9) | |
1891 | #define DPFR_GATING_DIS (1 << 8) | |
1892 | ||
1893 | #define CLKGATE_DIS_PSL(pipe) \ | |
1894 | _MMIO_PIPE(pipe, _CLKGATE_DIS_PSL_A, _CLKGATE_DIS_PSL_B) | |
1895 | ||
585fb111 JB |
1896 | /* |
1897 | * Display engine regs | |
1898 | */ | |
1899 | ||
8bf1e9f1 | 1900 | /* Pipe A CRC regs */ |
a57c774a | 1901 | #define _PIPE_CRC_CTL_A 0x60050 |
51707f22 | 1902 | #define PIPE_CRC_ENABLE REG_BIT(31) |
207a815d | 1903 | /* skl+ source selection */ |
51707f22 VS |
1904 | #define PIPE_CRC_SOURCE_MASK_SKL REG_GENMASK(30, 28) |
1905 | #define PIPE_CRC_SOURCE_PLANE_1_SKL REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_SKL, 0) | |
1906 | #define PIPE_CRC_SOURCE_PLANE_2_SKL REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_SKL, 2) | |
1907 | #define PIPE_CRC_SOURCE_DMUX_SKL REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_SKL, 4) | |
1908 | #define PIPE_CRC_SOURCE_PLANE_3_SKL REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_SKL, 6) | |
1909 | #define PIPE_CRC_SOURCE_PLANE_4_SKL REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_SKL, 7) | |
1910 | #define PIPE_CRC_SOURCE_PLANE_5_SKL REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_SKL, 5) | |
1911 | #define PIPE_CRC_SOURCE_PLANE_6_SKL REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_SKL, 3) | |
1912 | #define PIPE_CRC_SOURCE_PLANE_7_SKL REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_SKL, 1) | |
b4437a41 | 1913 | /* ivb+ source selection */ |
51707f22 VS |
1914 | #define PIPE_CRC_SOURCE_MASK_IVB REG_GENMASK(30, 29) |
1915 | #define PIPE_CRC_SOURCE_PRIMARY_IVB REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_IVB, 0) | |
1916 | #define PIPE_CRC_SOURCE_SPRITE_IVB REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_IVB, 1) | |
1917 | #define PIPE_CRC_SOURCE_PF_IVB REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_IVB, 2) | |
b4437a41 | 1918 | /* ilk+ source selection */ |
51707f22 VS |
1919 | #define PIPE_CRC_SOURCE_MASK_ILK REG_GENMASK(30, 28) |
1920 | #define PIPE_CRC_SOURCE_PRIMARY_ILK REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_ILK, 0) | |
1921 | #define PIPE_CRC_SOURCE_SPRITE_ILK REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_ILK, 1) | |
1922 | #define PIPE_CRC_SOURCE_PIPE_ILK REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_ILK, 2) | |
1923 | /* embedded DP port on the north display block */ | |
1924 | #define PIPE_CRC_SOURCE_PORT_A_ILK REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_ILK, 4) | |
1925 | #define PIPE_CRC_SOURCE_FDI_ILK REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_ILK, 5) | |
b4437a41 | 1926 | /* vlv source selection */ |
51707f22 VS |
1927 | #define PIPE_CRC_SOURCE_MASK_VLV REG_GENMASK(30, 27) |
1928 | #define PIPE_CRC_SOURCE_PIPE_VLV REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_VLV, 0) | |
1929 | #define PIPE_CRC_SOURCE_HDMIB_VLV REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_VLV, 1) | |
1930 | #define PIPE_CRC_SOURCE_HDMIC_VLV REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_VLV, 2) | |
b4437a41 | 1931 | /* with DP port the pipe source is invalid */ |
51707f22 VS |
1932 | #define PIPE_CRC_SOURCE_DP_D_VLV REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_VLV, 3) |
1933 | #define PIPE_CRC_SOURCE_DP_B_VLV REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_VLV, 6) | |
1934 | #define PIPE_CRC_SOURCE_DP_C_VLV REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_VLV, 7) | |
b4437a41 | 1935 | /* gen3+ source selection */ |
51707f22 VS |
1936 | #define PIPE_CRC_SOURCE_MASK_I9XX REG_GENMASK(30, 28) |
1937 | #define PIPE_CRC_SOURCE_PIPE_I9XX REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_I9XX, 0) | |
1938 | #define PIPE_CRC_SOURCE_SDVOB_I9XX REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_I9XX, 1) | |
1939 | #define PIPE_CRC_SOURCE_SDVOC_I9XX REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_I9XX, 2) | |
b4437a41 | 1940 | /* with DP/TV port the pipe source is invalid */ |
51707f22 VS |
1941 | #define PIPE_CRC_SOURCE_DP_D_G4X REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_I9XX, 3) |
1942 | #define PIPE_CRC_SOURCE_TV_PRE REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_I9XX, 4) | |
1943 | #define PIPE_CRC_SOURCE_TV_POST REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_I9XX, 5) | |
1944 | #define PIPE_CRC_SOURCE_DP_B_G4X REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_I9XX, 6) | |
1945 | #define PIPE_CRC_SOURCE_DP_C_G4X REG_FIELD_PREP(PIPE_CRC_SOURCE_MASK_I9XX, 7) | |
b4437a41 | 1946 | /* gen2 doesn't have source selection bits */ |
51707f22 | 1947 | #define PIPE_CRC_INCLUDE_BORDER_I8XX REG_BIT(30) |
b4437a41 | 1948 | |
5a6b5c84 DV |
1949 | #define _PIPE_CRC_RES_1_A_IVB 0x60064 |
1950 | #define _PIPE_CRC_RES_2_A_IVB 0x60068 | |
1951 | #define _PIPE_CRC_RES_3_A_IVB 0x6006c | |
1952 | #define _PIPE_CRC_RES_4_A_IVB 0x60070 | |
1953 | #define _PIPE_CRC_RES_5_A_IVB 0x60074 | |
1954 | ||
a57c774a AK |
1955 | #define _PIPE_CRC_RES_RED_A 0x60060 |
1956 | #define _PIPE_CRC_RES_GREEN_A 0x60064 | |
1957 | #define _PIPE_CRC_RES_BLUE_A 0x60068 | |
1958 | #define _PIPE_CRC_RES_RES1_A_I915 0x6006c | |
1959 | #define _PIPE_CRC_RES_RES2_A_G4X 0x60080 | |
8bf1e9f1 SH |
1960 | |
1961 | /* Pipe B CRC regs */ | |
5a6b5c84 DV |
1962 | #define _PIPE_CRC_RES_1_B_IVB 0x61064 |
1963 | #define _PIPE_CRC_RES_2_B_IVB 0x61068 | |
1964 | #define _PIPE_CRC_RES_3_B_IVB 0x6106c | |
1965 | #define _PIPE_CRC_RES_4_B_IVB 0x61070 | |
1966 | #define _PIPE_CRC_RES_5_B_IVB 0x61074 | |
8bf1e9f1 | 1967 | |
f0f59a00 VS |
1968 | #define PIPE_CRC_CTL(pipe) _MMIO_TRANS2(pipe, _PIPE_CRC_CTL_A) |
1969 | #define PIPE_CRC_RES_1_IVB(pipe) _MMIO_TRANS2(pipe, _PIPE_CRC_RES_1_A_IVB) | |
1970 | #define PIPE_CRC_RES_2_IVB(pipe) _MMIO_TRANS2(pipe, _PIPE_CRC_RES_2_A_IVB) | |
1971 | #define PIPE_CRC_RES_3_IVB(pipe) _MMIO_TRANS2(pipe, _PIPE_CRC_RES_3_A_IVB) | |
1972 | #define PIPE_CRC_RES_4_IVB(pipe) _MMIO_TRANS2(pipe, _PIPE_CRC_RES_4_A_IVB) | |
1973 | #define PIPE_CRC_RES_5_IVB(pipe) _MMIO_TRANS2(pipe, _PIPE_CRC_RES_5_A_IVB) | |
1974 | ||
1975 | #define PIPE_CRC_RES_RED(pipe) _MMIO_TRANS2(pipe, _PIPE_CRC_RES_RED_A) | |
1976 | #define PIPE_CRC_RES_GREEN(pipe) _MMIO_TRANS2(pipe, _PIPE_CRC_RES_GREEN_A) | |
1977 | #define PIPE_CRC_RES_BLUE(pipe) _MMIO_TRANS2(pipe, _PIPE_CRC_RES_BLUE_A) | |
1978 | #define PIPE_CRC_RES_RES1_I915(pipe) _MMIO_TRANS2(pipe, _PIPE_CRC_RES_RES1_A_I915) | |
1979 | #define PIPE_CRC_RES_RES2_G4X(pipe) _MMIO_TRANS2(pipe, _PIPE_CRC_RES_RES2_A_G4X) | |
5a6b5c84 | 1980 | |
585fb111 | 1981 | /* Pipe A timing regs */ |
a57c774a AK |
1982 | #define _HTOTAL_A 0x60000 |
1983 | #define _HBLANK_A 0x60004 | |
1984 | #define _HSYNC_A 0x60008 | |
1985 | #define _VTOTAL_A 0x6000c | |
1986 | #define _VBLANK_A 0x60010 | |
1987 | #define _VSYNC_A 0x60014 | |
e45e0003 | 1988 | #define _EXITLINE_A 0x60018 |
a57c774a | 1989 | #define _PIPEASRC 0x6001c |
62236df2 VS |
1990 | #define PIPESRC_WIDTH_MASK REG_GENMASK(31, 16) |
1991 | #define PIPESRC_WIDTH(w) REG_FIELD_PREP(PIPESRC_WIDTH_MASK, (w)) | |
1992 | #define PIPESRC_HEIGHT_MASK REG_GENMASK(15, 0) | |
1993 | #define PIPESRC_HEIGHT(h) REG_FIELD_PREP(PIPESRC_HEIGHT_MASK, (h)) | |
a57c774a AK |
1994 | #define _BCLRPAT_A 0x60020 |
1995 | #define _VSYNCSHIFT_A 0x60028 | |
ebb69c95 | 1996 | #define _PIPE_MULT_A 0x6002c |
585fb111 JB |
1997 | |
1998 | /* Pipe B timing regs */ | |
a57c774a AK |
1999 | #define _HTOTAL_B 0x61000 |
2000 | #define _HBLANK_B 0x61004 | |
2001 | #define _HSYNC_B 0x61008 | |
2002 | #define _VTOTAL_B 0x6100c | |
2003 | #define _VBLANK_B 0x61010 | |
2004 | #define _VSYNC_B 0x61014 | |
2005 | #define _PIPEBSRC 0x6101c | |
2006 | #define _BCLRPAT_B 0x61020 | |
2007 | #define _VSYNCSHIFT_B 0x61028 | |
ebb69c95 | 2008 | #define _PIPE_MULT_B 0x6102c |
a57c774a | 2009 | |
7b56caf3 MC |
2010 | /* DSI 0 timing regs */ |
2011 | #define _HTOTAL_DSI0 0x6b000 | |
2012 | #define _HSYNC_DSI0 0x6b008 | |
2013 | #define _VTOTAL_DSI0 0x6b00c | |
2014 | #define _VSYNC_DSI0 0x6b014 | |
2015 | #define _VSYNCSHIFT_DSI0 0x6b028 | |
2016 | ||
2017 | /* DSI 1 timing regs */ | |
2018 | #define _HTOTAL_DSI1 0x6b800 | |
2019 | #define _HSYNC_DSI1 0x6b808 | |
2020 | #define _VTOTAL_DSI1 0x6b80c | |
2021 | #define _VSYNC_DSI1 0x6b814 | |
2022 | #define _VSYNCSHIFT_DSI1 0x6b828 | |
2023 | ||
a57c774a AK |
2024 | #define TRANSCODER_A_OFFSET 0x60000 |
2025 | #define TRANSCODER_B_OFFSET 0x61000 | |
2026 | #define TRANSCODER_C_OFFSET 0x62000 | |
84fd4f4e | 2027 | #define CHV_TRANSCODER_C_OFFSET 0x63000 |
f1f1d4fa | 2028 | #define TRANSCODER_D_OFFSET 0x63000 |
a57c774a | 2029 | #define TRANSCODER_EDP_OFFSET 0x6f000 |
49edbd49 MC |
2030 | #define TRANSCODER_DSI0_OFFSET 0x6b000 |
2031 | #define TRANSCODER_DSI1_OFFSET 0x6b800 | |
a57c774a | 2032 | |
f0f59a00 VS |
2033 | #define HTOTAL(trans) _MMIO_TRANS2(trans, _HTOTAL_A) |
2034 | #define HBLANK(trans) _MMIO_TRANS2(trans, _HBLANK_A) | |
2035 | #define HSYNC(trans) _MMIO_TRANS2(trans, _HSYNC_A) | |
2036 | #define VTOTAL(trans) _MMIO_TRANS2(trans, _VTOTAL_A) | |
2037 | #define VBLANK(trans) _MMIO_TRANS2(trans, _VBLANK_A) | |
2038 | #define VSYNC(trans) _MMIO_TRANS2(trans, _VSYNC_A) | |
2039 | #define BCLRPAT(trans) _MMIO_TRANS2(trans, _BCLRPAT_A) | |
2040 | #define VSYNCSHIFT(trans) _MMIO_TRANS2(trans, _VSYNCSHIFT_A) | |
2041 | #define PIPESRC(trans) _MMIO_TRANS2(trans, _PIPEASRC) | |
2042 | #define PIPE_MULT(trans) _MMIO_TRANS2(trans, _PIPE_MULT_A) | |
5eddb70b | 2043 | |
e45e0003 AG |
2044 | #define EXITLINE(trans) _MMIO_TRANS2(trans, _EXITLINE_A) |
2045 | #define EXITLINE_ENABLE REG_BIT(31) | |
2046 | #define EXITLINE_MASK REG_GENMASK(12, 0) | |
2047 | #define EXITLINE_SHIFT 0 | |
2048 | ||
106d4ffd AS |
2049 | /* VRR registers */ |
2050 | #define _TRANS_VRR_CTL_A 0x60420 | |
2051 | #define _TRANS_VRR_CTL_B 0x61420 | |
2052 | #define _TRANS_VRR_CTL_C 0x62420 | |
2053 | #define _TRANS_VRR_CTL_D 0x63420 | |
dc89bb86 VS |
2054 | #define TRANS_VRR_CTL(trans) _MMIO_TRANS2(trans, _TRANS_VRR_CTL_A) |
2055 | #define VRR_CTL_VRR_ENABLE REG_BIT(31) | |
2056 | #define VRR_CTL_IGN_MAX_SHIFT REG_BIT(30) | |
2057 | #define VRR_CTL_FLIP_LINE_EN REG_BIT(29) | |
2058 | #define VRR_CTL_PIPELINE_FULL_MASK REG_GENMASK(10, 3) | |
2059 | #define VRR_CTL_PIPELINE_FULL(x) REG_FIELD_PREP(VRR_CTL_PIPELINE_FULL_MASK, (x)) | |
2060 | #define VRR_CTL_PIPELINE_FULL_OVERRIDE REG_BIT(0) | |
bb265dbd MN |
2061 | #define XELPD_VRR_CTL_VRR_GUARDBAND_MASK REG_GENMASK(15, 0) |
2062 | #define XELPD_VRR_CTL_VRR_GUARDBAND(x) REG_FIELD_PREP(XELPD_VRR_CTL_VRR_GUARDBAND_MASK, (x)) | |
106d4ffd AS |
2063 | |
2064 | #define _TRANS_VRR_VMAX_A 0x60424 | |
2065 | #define _TRANS_VRR_VMAX_B 0x61424 | |
2066 | #define _TRANS_VRR_VMAX_C 0x62424 | |
2067 | #define _TRANS_VRR_VMAX_D 0x63424 | |
2068 | #define TRANS_VRR_VMAX(trans) _MMIO_TRANS2(trans, _TRANS_VRR_VMAX_A) | |
2069 | #define VRR_VMAX_MASK REG_GENMASK(19, 0) | |
2070 | ||
2071 | #define _TRANS_VRR_VMIN_A 0x60434 | |
2072 | #define _TRANS_VRR_VMIN_B 0x61434 | |
2073 | #define _TRANS_VRR_VMIN_C 0x62434 | |
2074 | #define _TRANS_VRR_VMIN_D 0x63434 | |
2075 | #define TRANS_VRR_VMIN(trans) _MMIO_TRANS2(trans, _TRANS_VRR_VMIN_A) | |
2076 | #define VRR_VMIN_MASK REG_GENMASK(15, 0) | |
2077 | ||
2078 | #define _TRANS_VRR_VMAXSHIFT_A 0x60428 | |
2079 | #define _TRANS_VRR_VMAXSHIFT_B 0x61428 | |
2080 | #define _TRANS_VRR_VMAXSHIFT_C 0x62428 | |
2081 | #define _TRANS_VRR_VMAXSHIFT_D 0x63428 | |
2082 | #define TRANS_VRR_VMAXSHIFT(trans) _MMIO_TRANS2(trans, \ | |
2083 | _TRANS_VRR_VMAXSHIFT_A) | |
2084 | #define VRR_VMAXSHIFT_DEC_MASK REG_GENMASK(29, 16) | |
2085 | #define VRR_VMAXSHIFT_DEC REG_BIT(16) | |
2086 | #define VRR_VMAXSHIFT_INC_MASK REG_GENMASK(12, 0) | |
2087 | ||
2088 | #define _TRANS_VRR_STATUS_A 0x6042C | |
2089 | #define _TRANS_VRR_STATUS_B 0x6142C | |
2090 | #define _TRANS_VRR_STATUS_C 0x6242C | |
2091 | #define _TRANS_VRR_STATUS_D 0x6342C | |
2092 | #define TRANS_VRR_STATUS(trans) _MMIO_TRANS2(trans, _TRANS_VRR_STATUS_A) | |
2093 | #define VRR_STATUS_VMAX_REACHED REG_BIT(31) | |
2094 | #define VRR_STATUS_NOFLIP_TILL_BNDR REG_BIT(30) | |
2095 | #define VRR_STATUS_FLIP_BEF_BNDR REG_BIT(29) | |
2096 | #define VRR_STATUS_NO_FLIP_FRAME REG_BIT(28) | |
2097 | #define VRR_STATUS_VRR_EN_LIVE REG_BIT(27) | |
2098 | #define VRR_STATUS_FLIPS_SERVICED REG_BIT(26) | |
2099 | #define VRR_STATUS_VBLANK_MASK REG_GENMASK(22, 20) | |
2100 | #define STATUS_FSM_IDLE REG_FIELD_PREP(VRR_STATUS_VBLANK_MASK, 0) | |
2101 | #define STATUS_FSM_WAIT_TILL_FDB REG_FIELD_PREP(VRR_STATUS_VBLANK_MASK, 1) | |
2102 | #define STATUS_FSM_WAIT_TILL_FS REG_FIELD_PREP(VRR_STATUS_VBLANK_MASK, 2) | |
2103 | #define STATUS_FSM_WAIT_TILL_FLIP REG_FIELD_PREP(VRR_STATUS_VBLANK_MASK, 3) | |
2104 | #define STATUS_FSM_PIPELINE_FILL REG_FIELD_PREP(VRR_STATUS_VBLANK_MASK, 4) | |
2105 | #define STATUS_FSM_ACTIVE REG_FIELD_PREP(VRR_STATUS_VBLANK_MASK, 5) | |
2106 | #define STATUS_FSM_LEGACY_VBLANK REG_FIELD_PREP(VRR_STATUS_VBLANK_MASK, 6) | |
2107 | ||
2108 | #define _TRANS_VRR_VTOTAL_PREV_A 0x60480 | |
2109 | #define _TRANS_VRR_VTOTAL_PREV_B 0x61480 | |
2110 | #define _TRANS_VRR_VTOTAL_PREV_C 0x62480 | |
2111 | #define _TRANS_VRR_VTOTAL_PREV_D 0x63480 | |
2112 | #define TRANS_VRR_VTOTAL_PREV(trans) _MMIO_TRANS2(trans, \ | |
2113 | _TRANS_VRR_VTOTAL_PREV_A) | |
2114 | #define VRR_VTOTAL_FLIP_BEFR_BNDR REG_BIT(31) | |
2115 | #define VRR_VTOTAL_FLIP_AFTER_BNDR REG_BIT(30) | |
2116 | #define VRR_VTOTAL_FLIP_AFTER_DBLBUF REG_BIT(29) | |
2117 | #define VRR_VTOTAL_PREV_FRAME_MASK REG_GENMASK(19, 0) | |
2118 | ||
2119 | #define _TRANS_VRR_FLIPLINE_A 0x60438 | |
2120 | #define _TRANS_VRR_FLIPLINE_B 0x61438 | |
2121 | #define _TRANS_VRR_FLIPLINE_C 0x62438 | |
2122 | #define _TRANS_VRR_FLIPLINE_D 0x63438 | |
2123 | #define TRANS_VRR_FLIPLINE(trans) _MMIO_TRANS2(trans, \ | |
2124 | _TRANS_VRR_FLIPLINE_A) | |
2125 | #define VRR_FLIPLINE_MASK REG_GENMASK(19, 0) | |
2126 | ||
2127 | #define _TRANS_VRR_STATUS2_A 0x6043C | |
2128 | #define _TRANS_VRR_STATUS2_B 0x6143C | |
2129 | #define _TRANS_VRR_STATUS2_C 0x6243C | |
2130 | #define _TRANS_VRR_STATUS2_D 0x6343C | |
2131 | #define TRANS_VRR_STATUS2(trans) _MMIO_TRANS2(trans, _TRANS_VRR_STATUS2_A) | |
2132 | #define VRR_STATUS2_VERT_LN_CNT_MASK REG_GENMASK(19, 0) | |
2133 | ||
2134 | #define _TRANS_PUSH_A 0x60A70 | |
2135 | #define _TRANS_PUSH_B 0x61A70 | |
2136 | #define _TRANS_PUSH_C 0x62A70 | |
2137 | #define _TRANS_PUSH_D 0x63A70 | |
2138 | #define TRANS_PUSH(trans) _MMIO_TRANS2(trans, _TRANS_PUSH_A) | |
2139 | #define TRANS_PUSH_EN REG_BIT(31) | |
2140 | #define TRANS_PUSH_SEND REG_BIT(30) | |
2141 | ||
4ab4fa10 JRS |
2142 | /* |
2143 | * HSW+ eDP PSR registers | |
2144 | * | |
2145 | * HSW PSR registers are relative to DDIA(_DDI_BUF_CTL_A + 0x800) with just one | |
2146 | * instance of it | |
2147 | */ | |
4ab4fa10 JRS |
2148 | #define _SRD_CTL_A 0x60800 |
2149 | #define _SRD_CTL_EDP 0x6f800 | |
ad26451a | 2150 | #define EDP_PSR_CTL(tran) _MMIO(_TRANS2(tran, _SRD_CTL_A)) |
5ee8ee86 PZ |
2151 | #define EDP_PSR_ENABLE (1 << 31) |
2152 | #define BDW_PSR_SINGLE_FRAME (1 << 30) | |
2153 | #define EDP_PSR_RESTORE_PSR_ACTIVE_CTX_MASK (1 << 29) /* SW can't modify */ | |
2154 | #define EDP_PSR_LINK_STANDBY (1 << 27) | |
2155 | #define EDP_PSR_MIN_LINK_ENTRY_TIME_MASK (3 << 25) | |
2156 | #define EDP_PSR_MIN_LINK_ENTRY_TIME_8_LINES (0 << 25) | |
2157 | #define EDP_PSR_MIN_LINK_ENTRY_TIME_4_LINES (1 << 25) | |
2158 | #define EDP_PSR_MIN_LINK_ENTRY_TIME_2_LINES (2 << 25) | |
2159 | #define EDP_PSR_MIN_LINK_ENTRY_TIME_0_LINES (3 << 25) | |
2b28bb1b | 2160 | #define EDP_PSR_MAX_SLEEP_TIME_SHIFT 20 |
5ee8ee86 PZ |
2161 | #define EDP_PSR_SKIP_AUX_EXIT (1 << 12) |
2162 | #define EDP_PSR_TP1_TP2_SEL (0 << 11) | |
2163 | #define EDP_PSR_TP1_TP3_SEL (1 << 11) | |
00c8f194 | 2164 | #define EDP_PSR_CRC_ENABLE (1 << 10) /* BDW+ */ |
5ee8ee86 PZ |
2165 | #define EDP_PSR_TP2_TP3_TIME_500us (0 << 8) |
2166 | #define EDP_PSR_TP2_TP3_TIME_100us (1 << 8) | |
2167 | #define EDP_PSR_TP2_TP3_TIME_2500us (2 << 8) | |
2168 | #define EDP_PSR_TP2_TP3_TIME_0us (3 << 8) | |
8a9a5608 | 2169 | #define EDP_PSR_TP4_TIME_0US (3 << 6) /* ICL+ */ |
5ee8ee86 PZ |
2170 | #define EDP_PSR_TP1_TIME_500us (0 << 4) |
2171 | #define EDP_PSR_TP1_TIME_100us (1 << 4) | |
2172 | #define EDP_PSR_TP1_TIME_2500us (2 << 4) | |
2173 | #define EDP_PSR_TP1_TIME_0us (3 << 4) | |
2b28bb1b RV |
2174 | #define EDP_PSR_IDLE_FRAME_SHIFT 0 |
2175 | ||
8241cfbe JRS |
2176 | /* |
2177 | * Until TGL, IMR/IIR are fixed at 0x648xx. On TGL+ those registers are relative | |
2178 | * to transcoder and bits defined for each one as if using no shift (i.e. as if | |
2179 | * it was for TRANSCODER_EDP) | |
2180 | */ | |
fc340442 DV |
2181 | #define EDP_PSR_IMR _MMIO(0x64834) |
2182 | #define EDP_PSR_IIR _MMIO(0x64838) | |
8241cfbe JRS |
2183 | #define _PSR_IMR_A 0x60814 |
2184 | #define _PSR_IIR_A 0x60818 | |
2185 | #define TRANS_PSR_IMR(tran) _MMIO_TRANS2(tran, _PSR_IMR_A) | |
2186 | #define TRANS_PSR_IIR(tran) _MMIO_TRANS2(tran, _PSR_IIR_A) | |
2f3b8712 JRS |
2187 | #define _EDP_PSR_TRANS_SHIFT(trans) ((trans) == TRANSCODER_EDP ? \ |
2188 | 0 : ((trans) - TRANSCODER_A + 1) * 8) | |
2189 | #define EDP_PSR_TRANS_MASK(trans) (0x7 << _EDP_PSR_TRANS_SHIFT(trans)) | |
2190 | #define EDP_PSR_ERROR(trans) (0x4 << _EDP_PSR_TRANS_SHIFT(trans)) | |
2191 | #define EDP_PSR_POST_EXIT(trans) (0x2 << _EDP_PSR_TRANS_SHIFT(trans)) | |
2192 | #define EDP_PSR_PRE_ENTRY(trans) (0x1 << _EDP_PSR_TRANS_SHIFT(trans)) | |
fc340442 | 2193 | |
4ab4fa10 JRS |
2194 | #define _SRD_AUX_DATA_A 0x60814 |
2195 | #define _SRD_AUX_DATA_EDP 0x6f814 | |
ad26451a | 2196 | #define EDP_PSR_AUX_DATA(tran, i) _MMIO(_TRANS2(tran, _SRD_AUX_DATA_A) + (i) + 4) /* 5 registers */ |
2b28bb1b | 2197 | |
4ab4fa10 JRS |
2198 | #define _SRD_STATUS_A 0x60840 |
2199 | #define _SRD_STATUS_EDP 0x6f840 | |
ad26451a | 2200 | #define EDP_PSR_STATUS(tran) _MMIO(_TRANS2(tran, _SRD_STATUS_A)) |
5ee8ee86 | 2201 | #define EDP_PSR_STATUS_STATE_MASK (7 << 29) |
00b06296 | 2202 | #define EDP_PSR_STATUS_STATE_SHIFT 29 |
5ee8ee86 PZ |
2203 | #define EDP_PSR_STATUS_STATE_IDLE (0 << 29) |
2204 | #define EDP_PSR_STATUS_STATE_SRDONACK (1 << 29) | |
2205 | #define EDP_PSR_STATUS_STATE_SRDENT (2 << 29) | |
2206 | #define EDP_PSR_STATUS_STATE_BUFOFF (3 << 29) | |
2207 | #define EDP_PSR_STATUS_STATE_BUFON (4 << 29) | |
2208 | #define EDP_PSR_STATUS_STATE_AUXACK (5 << 29) | |
2209 | #define EDP_PSR_STATUS_STATE_SRDOFFACK (6 << 29) | |
2210 | #define EDP_PSR_STATUS_LINK_MASK (3 << 26) | |
2211 | #define EDP_PSR_STATUS_LINK_FULL_OFF (0 << 26) | |
2212 | #define EDP_PSR_STATUS_LINK_FULL_ON (1 << 26) | |
2213 | #define EDP_PSR_STATUS_LINK_STANDBY (2 << 26) | |
e91fd8c6 RV |
2214 | #define EDP_PSR_STATUS_MAX_SLEEP_TIMER_SHIFT 20 |
2215 | #define EDP_PSR_STATUS_MAX_SLEEP_TIMER_MASK 0x1f | |
2216 | #define EDP_PSR_STATUS_COUNT_SHIFT 16 | |
2217 | #define EDP_PSR_STATUS_COUNT_MASK 0xf | |
5ee8ee86 PZ |
2218 | #define EDP_PSR_STATUS_AUX_ERROR (1 << 15) |
2219 | #define EDP_PSR_STATUS_AUX_SENDING (1 << 12) | |
2220 | #define EDP_PSR_STATUS_SENDING_IDLE (1 << 9) | |
2221 | #define EDP_PSR_STATUS_SENDING_TP2_TP3 (1 << 8) | |
2222 | #define EDP_PSR_STATUS_SENDING_TP1 (1 << 4) | |
e91fd8c6 RV |
2223 | #define EDP_PSR_STATUS_IDLE_MASK 0xf |
2224 | ||
4ab4fa10 JRS |
2225 | #define _SRD_PERF_CNT_A 0x60844 |
2226 | #define _SRD_PERF_CNT_EDP 0x6f844 | |
ad26451a | 2227 | #define EDP_PSR_PERF_CNT(tran) _MMIO(_TRANS2(tran, _SRD_PERF_CNT_A)) |
e91fd8c6 | 2228 | #define EDP_PSR_PERF_CNT_MASK 0xffffff |
2b28bb1b | 2229 | |
4ab4fa10 JRS |
2230 | /* PSR_MASK on SKL+ */ |
2231 | #define _SRD_DEBUG_A 0x60860 | |
2232 | #define _SRD_DEBUG_EDP 0x6f860 | |
ad26451a | 2233 | #define EDP_PSR_DEBUG(tran) _MMIO(_TRANS2(tran, _SRD_DEBUG_A)) |
5ee8ee86 PZ |
2234 | #define EDP_PSR_DEBUG_MASK_MAX_SLEEP (1 << 28) |
2235 | #define EDP_PSR_DEBUG_MASK_LPSP (1 << 27) | |
2236 | #define EDP_PSR_DEBUG_MASK_MEMUP (1 << 26) | |
2237 | #define EDP_PSR_DEBUG_MASK_HPD (1 << 25) | |
fc6ff9dc | 2238 | #define EDP_PSR_DEBUG_MASK_DISP_REG_WRITE (1 << 16) /* Reserved in ICL+ */ |
5ee8ee86 | 2239 | #define EDP_PSR_DEBUG_EXIT_ON_PIXEL_UNDERRUN (1 << 15) /* SKL+ */ |
2b28bb1b | 2240 | |
64cf40a1 GM |
2241 | #define _PSR2_CTL_A 0x60900 |
2242 | #define _PSR2_CTL_EDP 0x6f900 | |
2243 | #define EDP_PSR2_CTL(tran) _MMIO_TRANS2(tran, _PSR2_CTL_A) | |
2244 | #define EDP_PSR2_ENABLE (1 << 31) | |
36203e4f | 2245 | #define EDP_SU_TRACK_ENABLE (1 << 30) /* up to adl-p */ |
64cf40a1 GM |
2246 | #define TGL_EDP_PSR2_BLOCK_COUNT_NUM_2 (0 << 28) |
2247 | #define TGL_EDP_PSR2_BLOCK_COUNT_NUM_3 (1 << 28) | |
38f46186 | 2248 | #define EDP_Y_COORDINATE_ENABLE REG_BIT(25) /* display 10, 11 and 12 */ |
61e88732 | 2249 | #define EDP_PSR2_SU_SDP_SCANLINE REG_BIT(25) /* display 13+ */ |
64cf40a1 GM |
2250 | #define EDP_MAX_SU_DISABLE_TIME(t) ((t) << 20) |
2251 | #define EDP_MAX_SU_DISABLE_TIME_MASK (0x1f << 20) | |
2252 | #define EDP_PSR2_IO_BUFFER_WAKE_MAX_LINES 8 | |
2253 | #define EDP_PSR2_IO_BUFFER_WAKE(lines) ((EDP_PSR2_IO_BUFFER_WAKE_MAX_LINES - (lines)) << 13) | |
2254 | #define EDP_PSR2_IO_BUFFER_WAKE_MASK (3 << 13) | |
2255 | #define TGL_EDP_PSR2_IO_BUFFER_WAKE_MIN_LINES 5 | |
061093d7 JRS |
2256 | #define TGL_EDP_PSR2_IO_BUFFER_WAKE_SHIFT 13 |
2257 | #define TGL_EDP_PSR2_IO_BUFFER_WAKE(lines) (((lines) - TGL_EDP_PSR2_IO_BUFFER_WAKE_MIN_LINES) << TGL_EDP_PSR2_IO_BUFFER_WAKE_SHIFT) | |
64cf40a1 GM |
2258 | #define TGL_EDP_PSR2_IO_BUFFER_WAKE_MASK (7 << 13) |
2259 | #define EDP_PSR2_FAST_WAKE_MAX_LINES 8 | |
2260 | #define EDP_PSR2_FAST_WAKE(lines) ((EDP_PSR2_FAST_WAKE_MAX_LINES - (lines)) << 11) | |
2261 | #define EDP_PSR2_FAST_WAKE_MASK (3 << 11) | |
2262 | #define TGL_EDP_PSR2_FAST_WAKE_MIN_LINES 5 | |
061093d7 JRS |
2263 | #define TGL_EDP_PSR2_FAST_WAKE_MIN_SHIFT 10 |
2264 | #define TGL_EDP_PSR2_FAST_WAKE(lines) (((lines) - TGL_EDP_PSR2_FAST_WAKE_MIN_LINES) << TGL_EDP_PSR2_FAST_WAKE_MIN_SHIFT) | |
64cf40a1 GM |
2265 | #define TGL_EDP_PSR2_FAST_WAKE_MASK (7 << 10) |
2266 | #define EDP_PSR2_TP2_TIME_500us (0 << 8) | |
2267 | #define EDP_PSR2_TP2_TIME_100us (1 << 8) | |
2268 | #define EDP_PSR2_TP2_TIME_2500us (2 << 8) | |
2269 | #define EDP_PSR2_TP2_TIME_50us (3 << 8) | |
2270 | #define EDP_PSR2_TP2_TIME_MASK (3 << 8) | |
2271 | #define EDP_PSR2_FRAME_BEFORE_SU_SHIFT 4 | |
2272 | #define EDP_PSR2_FRAME_BEFORE_SU_MASK (0xf << 4) | |
2273 | #define EDP_PSR2_FRAME_BEFORE_SU(a) ((a) << 4) | |
2274 | #define EDP_PSR2_IDLE_FRAME_MASK 0xf | |
2275 | #define EDP_PSR2_IDLE_FRAME_SHIFT 0 | |
474d1ec4 | 2276 | |
bc18b4df JRS |
2277 | #define _PSR_EVENT_TRANS_A 0x60848 |
2278 | #define _PSR_EVENT_TRANS_B 0x61848 | |
2279 | #define _PSR_EVENT_TRANS_C 0x62848 | |
2280 | #define _PSR_EVENT_TRANS_D 0x63848 | |
4ab4fa10 JRS |
2281 | #define _PSR_EVENT_TRANS_EDP 0x6f848 |
2282 | #define PSR_EVENT(tran) _MMIO_TRANS2(tran, _PSR_EVENT_TRANS_A) | |
bc18b4df JRS |
2283 | #define PSR_EVENT_PSR2_WD_TIMER_EXPIRE (1 << 17) |
2284 | #define PSR_EVENT_PSR2_DISABLED (1 << 16) | |
2285 | #define PSR_EVENT_SU_DIRTY_FIFO_UNDERRUN (1 << 15) | |
2286 | #define PSR_EVENT_SU_CRC_FIFO_UNDERRUN (1 << 14) | |
2287 | #define PSR_EVENT_GRAPHICS_RESET (1 << 12) | |
2288 | #define PSR_EVENT_PCH_INTERRUPT (1 << 11) | |
2289 | #define PSR_EVENT_MEMORY_UP (1 << 10) | |
2290 | #define PSR_EVENT_FRONT_BUFFER_MODIFY (1 << 9) | |
2291 | #define PSR_EVENT_WD_TIMER_EXPIRE (1 << 8) | |
2292 | #define PSR_EVENT_PIPE_REGISTERS_UPDATE (1 << 6) | |
fc6ff9dc | 2293 | #define PSR_EVENT_REGISTER_UPDATE (1 << 5) /* Reserved in ICL+ */ |
bc18b4df JRS |
2294 | #define PSR_EVENT_HDCP_ENABLE (1 << 4) |
2295 | #define PSR_EVENT_KVMR_SESSION_ENABLE (1 << 3) | |
2296 | #define PSR_EVENT_VBI_ENABLE (1 << 2) | |
2297 | #define PSR_EVENT_LPSP_MODE_EXIT (1 << 1) | |
2298 | #define PSR_EVENT_PSR_DISABLE (1 << 0) | |
2299 | ||
fed98c16 JRS |
2300 | #define _PSR2_STATUS_A 0x60940 |
2301 | #define _PSR2_STATUS_EDP 0x6f940 | |
2302 | #define EDP_PSR2_STATUS(tran) _MMIO_TRANS2(tran, _PSR2_STATUS_A) | |
2303 | #define EDP_PSR2_STATUS_STATE_MASK REG_GENMASK(31, 28) | |
2304 | #define EDP_PSR2_STATUS_STATE_DEEP_SLEEP REG_FIELD_PREP(EDP_PSR2_STATUS_STATE_MASK, 0x8) | |
474d1ec4 | 2305 | |
4ab4fa10 JRS |
2306 | #define _PSR2_SU_STATUS_A 0x60914 |
2307 | #define _PSR2_SU_STATUS_EDP 0x6f914 | |
2308 | #define _PSR2_SU_STATUS(tran, index) _MMIO(_TRANS2(tran, _PSR2_SU_STATUS_A) + (index) * 4) | |
2309 | #define PSR2_SU_STATUS(tran, frame) (_PSR2_SU_STATUS(tran, (frame) / 3)) | |
cc8853f5 JRS |
2310 | #define PSR2_SU_STATUS_SHIFT(frame) (((frame) % 3) * 10) |
2311 | #define PSR2_SU_STATUS_MASK(frame) (0x3ff << PSR2_SU_STATUS_SHIFT(frame)) | |
2312 | #define PSR2_SU_STATUS_FRAMES 8 | |
2313 | ||
36203e4f JRS |
2314 | #define _PSR2_MAN_TRK_CTL_A 0x60910 |
2315 | #define _PSR2_MAN_TRK_CTL_EDP 0x6f910 | |
2316 | #define PSR2_MAN_TRK_CTL(tran) _MMIO_TRANS2(tran, _PSR2_MAN_TRK_CTL_A) | |
2317 | #define PSR2_MAN_TRK_CTL_ENABLE REG_BIT(31) | |
2318 | #define PSR2_MAN_TRK_CTL_SU_REGION_START_ADDR_MASK REG_GENMASK(30, 21) | |
2319 | #define PSR2_MAN_TRK_CTL_SU_REGION_START_ADDR(val) REG_FIELD_PREP(PSR2_MAN_TRK_CTL_SU_REGION_START_ADDR_MASK, val) | |
a5523e2f JRS |
2320 | #define PSR2_MAN_TRK_CTL_SU_REGION_END_ADDR_MASK REG_GENMASK(20, 11) |
2321 | #define PSR2_MAN_TRK_CTL_SU_REGION_END_ADDR(val) REG_FIELD_PREP(PSR2_MAN_TRK_CTL_SU_REGION_END_ADDR_MASK, val) | |
36203e4f JRS |
2322 | #define PSR2_MAN_TRK_CTL_SF_SINGLE_FULL_FRAME REG_BIT(3) |
2323 | #define PSR2_MAN_TRK_CTL_SF_CONTINUOS_FULL_FRAME REG_BIT(2) | |
2324 | #define PSR2_MAN_TRK_CTL_SF_PARTIAL_FRAME_UPDATE REG_BIT(1) | |
2325 | #define ADLP_PSR2_MAN_TRK_CTL_SU_REGION_START_ADDR_MASK REG_GENMASK(28, 16) | |
2326 | #define ADLP_PSR2_MAN_TRK_CTL_SU_REGION_START_ADDR(val) REG_FIELD_PREP(ADLP_PSR2_MAN_TRK_CTL_SU_REGION_START_ADDR_MASK, val) | |
2327 | #define ADLP_PSR2_MAN_TRK_CTL_SU_REGION_END_ADDR_MASK REG_GENMASK(12, 0) | |
2328 | #define ADLP_PSR2_MAN_TRK_CTL_SU_REGION_END_ADDR(val) REG_FIELD_PREP(ADLP_PSR2_MAN_TRK_CTL_SU_REGION_END_ADDR_MASK, val) | |
8d5516d1 | 2329 | #define ADLP_PSR2_MAN_TRK_CTL_SF_PARTIAL_FRAME_UPDATE REG_BIT(31) |
36203e4f JRS |
2330 | #define ADLP_PSR2_MAN_TRK_CTL_SF_SINGLE_FULL_FRAME REG_BIT(14) |
2331 | #define ADLP_PSR2_MAN_TRK_CTL_SF_CONTINUOS_FULL_FRAME REG_BIT(13) | |
a5523e2f | 2332 | |
2849e1af VS |
2333 | /* Icelake DSC Rate Control Range Parameter Registers */ |
2334 | #define DSCA_RC_RANGE_PARAMETERS_0 _MMIO(0x6B240) | |
2335 | #define DSCA_RC_RANGE_PARAMETERS_0_UDW _MMIO(0x6B240 + 4) | |
2336 | #define DSCC_RC_RANGE_PARAMETERS_0 _MMIO(0x6BA40) | |
2337 | #define DSCC_RC_RANGE_PARAMETERS_0_UDW _MMIO(0x6BA40 + 4) | |
2338 | #define _ICL_DSC0_RC_RANGE_PARAMETERS_0_PB (0x78208) | |
2339 | #define _ICL_DSC0_RC_RANGE_PARAMETERS_0_UDW_PB (0x78208 + 4) | |
2340 | #define _ICL_DSC1_RC_RANGE_PARAMETERS_0_PB (0x78308) | |
2341 | #define _ICL_DSC1_RC_RANGE_PARAMETERS_0_UDW_PB (0x78308 + 4) | |
2342 | #define _ICL_DSC0_RC_RANGE_PARAMETERS_0_PC (0x78408) | |
2343 | #define _ICL_DSC0_RC_RANGE_PARAMETERS_0_UDW_PC (0x78408 + 4) | |
2344 | #define _ICL_DSC1_RC_RANGE_PARAMETERS_0_PC (0x78508) | |
2345 | #define _ICL_DSC1_RC_RANGE_PARAMETERS_0_UDW_PC (0x78508 + 4) | |
2346 | #define ICL_DSC0_RC_RANGE_PARAMETERS_0(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
2347 | _ICL_DSC0_RC_RANGE_PARAMETERS_0_PB, \ | |
2348 | _ICL_DSC0_RC_RANGE_PARAMETERS_0_PC) | |
2349 | #define ICL_DSC0_RC_RANGE_PARAMETERS_0_UDW(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
2350 | _ICL_DSC0_RC_RANGE_PARAMETERS_0_UDW_PB, \ | |
2351 | _ICL_DSC0_RC_RANGE_PARAMETERS_0_UDW_PC) | |
2352 | #define ICL_DSC1_RC_RANGE_PARAMETERS_0(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
2353 | _ICL_DSC1_RC_RANGE_PARAMETERS_0_PB, \ | |
2354 | _ICL_DSC1_RC_RANGE_PARAMETERS_0_PC) | |
2355 | #define ICL_DSC1_RC_RANGE_PARAMETERS_0_UDW(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
2356 | _ICL_DSC1_RC_RANGE_PARAMETERS_0_UDW_PB, \ | |
2357 | _ICL_DSC1_RC_RANGE_PARAMETERS_0_UDW_PC) | |
2358 | #define RC_BPG_OFFSET_SHIFT 10 | |
2359 | #define RC_MAX_QP_SHIFT 5 | |
2360 | #define RC_MIN_QP_SHIFT 0 | |
2361 | ||
2362 | #define DSCA_RC_RANGE_PARAMETERS_1 _MMIO(0x6B248) | |
2363 | #define DSCA_RC_RANGE_PARAMETERS_1_UDW _MMIO(0x6B248 + 4) | |
2364 | #define DSCC_RC_RANGE_PARAMETERS_1 _MMIO(0x6BA48) | |
2365 | #define DSCC_RC_RANGE_PARAMETERS_1_UDW _MMIO(0x6BA48 + 4) | |
2366 | #define _ICL_DSC0_RC_RANGE_PARAMETERS_1_PB (0x78210) | |
2367 | #define _ICL_DSC0_RC_RANGE_PARAMETERS_1_UDW_PB (0x78210 + 4) | |
2368 | #define _ICL_DSC1_RC_RANGE_PARAMETERS_1_PB (0x78310) | |
2369 | #define _ICL_DSC1_RC_RANGE_PARAMETERS_1_UDW_PB (0x78310 + 4) | |
2370 | #define _ICL_DSC0_RC_RANGE_PARAMETERS_1_PC (0x78410) | |
2371 | #define _ICL_DSC0_RC_RANGE_PARAMETERS_1_UDW_PC (0x78410 + 4) | |
2372 | #define _ICL_DSC1_RC_RANGE_PARAMETERS_1_PC (0x78510) | |
2373 | #define _ICL_DSC1_RC_RANGE_PARAMETERS_1_UDW_PC (0x78510 + 4) | |
2374 | #define ICL_DSC0_RC_RANGE_PARAMETERS_1(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
2375 | _ICL_DSC0_RC_RANGE_PARAMETERS_1_PB, \ | |
2376 | _ICL_DSC0_RC_RANGE_PARAMETERS_1_PC) | |
2377 | #define ICL_DSC0_RC_RANGE_PARAMETERS_1_UDW(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
2378 | _ICL_DSC0_RC_RANGE_PARAMETERS_1_UDW_PB, \ | |
2379 | _ICL_DSC0_RC_RANGE_PARAMETERS_1_UDW_PC) | |
2380 | #define ICL_DSC1_RC_RANGE_PARAMETERS_1(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
2381 | _ICL_DSC1_RC_RANGE_PARAMETERS_1_PB, \ | |
2382 | _ICL_DSC1_RC_RANGE_PARAMETERS_1_PC) | |
2383 | #define ICL_DSC1_RC_RANGE_PARAMETERS_1_UDW(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
2384 | _ICL_DSC1_RC_RANGE_PARAMETERS_1_UDW_PB, \ | |
2385 | _ICL_DSC1_RC_RANGE_PARAMETERS_1_UDW_PC) | |
2386 | ||
2387 | #define DSCA_RC_RANGE_PARAMETERS_2 _MMIO(0x6B250) | |
2388 | #define DSCA_RC_RANGE_PARAMETERS_2_UDW _MMIO(0x6B250 + 4) | |
2389 | #define DSCC_RC_RANGE_PARAMETERS_2 _MMIO(0x6BA50) | |
2390 | #define DSCC_RC_RANGE_PARAMETERS_2_UDW _MMIO(0x6BA50 + 4) | |
2391 | #define _ICL_DSC0_RC_RANGE_PARAMETERS_2_PB (0x78218) | |
2392 | #define _ICL_DSC0_RC_RANGE_PARAMETERS_2_UDW_PB (0x78218 + 4) | |
2393 | #define _ICL_DSC1_RC_RANGE_PARAMETERS_2_PB (0x78318) | |
2394 | #define _ICL_DSC1_RC_RANGE_PARAMETERS_2_UDW_PB (0x78318 + 4) | |
2395 | #define _ICL_DSC0_RC_RANGE_PARAMETERS_2_PC (0x78418) | |
2396 | #define _ICL_DSC0_RC_RANGE_PARAMETERS_2_UDW_PC (0x78418 + 4) | |
2397 | #define _ICL_DSC1_RC_RANGE_PARAMETERS_2_PC (0x78518) | |
2398 | #define _ICL_DSC1_RC_RANGE_PARAMETERS_2_UDW_PC (0x78518 + 4) | |
2399 | #define ICL_DSC0_RC_RANGE_PARAMETERS_2(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
2400 | _ICL_DSC0_RC_RANGE_PARAMETERS_2_PB, \ | |
2401 | _ICL_DSC0_RC_RANGE_PARAMETERS_2_PC) | |
2402 | #define ICL_DSC0_RC_RANGE_PARAMETERS_2_UDW(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
2403 | _ICL_DSC0_RC_RANGE_PARAMETERS_2_UDW_PB, \ | |
2404 | _ICL_DSC0_RC_RANGE_PARAMETERS_2_UDW_PC) | |
2405 | #define ICL_DSC1_RC_RANGE_PARAMETERS_2(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
2406 | _ICL_DSC1_RC_RANGE_PARAMETERS_2_PB, \ | |
2407 | _ICL_DSC1_RC_RANGE_PARAMETERS_2_PC) | |
2408 | #define ICL_DSC1_RC_RANGE_PARAMETERS_2_UDW(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
2409 | _ICL_DSC1_RC_RANGE_PARAMETERS_2_UDW_PB, \ | |
2410 | _ICL_DSC1_RC_RANGE_PARAMETERS_2_UDW_PC) | |
2411 | ||
2412 | #define DSCA_RC_RANGE_PARAMETERS_3 _MMIO(0x6B258) | |
2413 | #define DSCA_RC_RANGE_PARAMETERS_3_UDW _MMIO(0x6B258 + 4) | |
2414 | #define DSCC_RC_RANGE_PARAMETERS_3 _MMIO(0x6BA58) | |
2415 | #define DSCC_RC_RANGE_PARAMETERS_3_UDW _MMIO(0x6BA58 + 4) | |
2416 | #define _ICL_DSC0_RC_RANGE_PARAMETERS_3_PB (0x78220) | |
2417 | #define _ICL_DSC0_RC_RANGE_PARAMETERS_3_UDW_PB (0x78220 + 4) | |
2418 | #define _ICL_DSC1_RC_RANGE_PARAMETERS_3_PB (0x78320) | |
2419 | #define _ICL_DSC1_RC_RANGE_PARAMETERS_3_UDW_PB (0x78320 + 4) | |
2420 | #define _ICL_DSC0_RC_RANGE_PARAMETERS_3_PC (0x78420) | |
2421 | #define _ICL_DSC0_RC_RANGE_PARAMETERS_3_UDW_PC (0x78420 + 4) | |
2422 | #define _ICL_DSC1_RC_RANGE_PARAMETERS_3_PC (0x78520) | |
2423 | #define _ICL_DSC1_RC_RANGE_PARAMETERS_3_UDW_PC (0x78520 + 4) | |
2424 | #define ICL_DSC0_RC_RANGE_PARAMETERS_3(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
2425 | _ICL_DSC0_RC_RANGE_PARAMETERS_3_PB, \ | |
2426 | _ICL_DSC0_RC_RANGE_PARAMETERS_3_PC) | |
2427 | #define ICL_DSC0_RC_RANGE_PARAMETERS_3_UDW(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
2428 | _ICL_DSC0_RC_RANGE_PARAMETERS_3_UDW_PB, \ | |
2429 | _ICL_DSC0_RC_RANGE_PARAMETERS_3_UDW_PC) | |
2430 | #define ICL_DSC1_RC_RANGE_PARAMETERS_3(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
2431 | _ICL_DSC1_RC_RANGE_PARAMETERS_3_PB, \ | |
2432 | _ICL_DSC1_RC_RANGE_PARAMETERS_3_PC) | |
2433 | #define ICL_DSC1_RC_RANGE_PARAMETERS_3_UDW(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
2434 | _ICL_DSC1_RC_RANGE_PARAMETERS_3_UDW_PB, \ | |
2435 | _ICL_DSC1_RC_RANGE_PARAMETERS_3_UDW_PC) | |
2436 | ||
585fb111 | 2437 | /* VGA port control */ |
f0f59a00 VS |
2438 | #define ADPA _MMIO(0x61100) |
2439 | #define PCH_ADPA _MMIO(0xe1100) | |
2440 | #define VLV_ADPA _MMIO(VLV_DISPLAY_BASE + 0x61100) | |
ebc0fd88 | 2441 | |
5ee8ee86 | 2442 | #define ADPA_DAC_ENABLE (1 << 31) |
585fb111 | 2443 | #define ADPA_DAC_DISABLE 0 |
6102a8ee | 2444 | #define ADPA_PIPE_SEL_SHIFT 30 |
5ee8ee86 | 2445 | #define ADPA_PIPE_SEL_MASK (1 << 30) |
6102a8ee VS |
2446 | #define ADPA_PIPE_SEL(pipe) ((pipe) << 30) |
2447 | #define ADPA_PIPE_SEL_SHIFT_CPT 29 | |
5ee8ee86 | 2448 | #define ADPA_PIPE_SEL_MASK_CPT (3 << 29) |
6102a8ee | 2449 | #define ADPA_PIPE_SEL_CPT(pipe) ((pipe) << 29) |
ebc0fd88 | 2450 | #define ADPA_CRT_HOTPLUG_MASK 0x03ff0000 /* bit 25-16 */ |
5ee8ee86 PZ |
2451 | #define ADPA_CRT_HOTPLUG_MONITOR_NONE (0 << 24) |
2452 | #define ADPA_CRT_HOTPLUG_MONITOR_MASK (3 << 24) | |
2453 | #define ADPA_CRT_HOTPLUG_MONITOR_COLOR (3 << 24) | |
2454 | #define ADPA_CRT_HOTPLUG_MONITOR_MONO (2 << 24) | |
2455 | #define ADPA_CRT_HOTPLUG_ENABLE (1 << 23) | |
2456 | #define ADPA_CRT_HOTPLUG_PERIOD_64 (0 << 22) | |
2457 | #define ADPA_CRT_HOTPLUG_PERIOD_128 (1 << 22) | |
2458 | #define ADPA_CRT_HOTPLUG_WARMUP_5MS (0 << 21) | |
2459 | #define ADPA_CRT_HOTPLUG_WARMUP_10MS (1 << 21) | |
2460 | #define ADPA_CRT_HOTPLUG_SAMPLE_2S (0 << 20) | |
2461 | #define ADPA_CRT_HOTPLUG_SAMPLE_4S (1 << 20) | |
2462 | #define ADPA_CRT_HOTPLUG_VOLTAGE_40 (0 << 18) | |
2463 | #define ADPA_CRT_HOTPLUG_VOLTAGE_50 (1 << 18) | |
2464 | #define ADPA_CRT_HOTPLUG_VOLTAGE_60 (2 << 18) | |
2465 | #define ADPA_CRT_HOTPLUG_VOLTAGE_70 (3 << 18) | |
2466 | #define ADPA_CRT_HOTPLUG_VOLREF_325MV (0 << 17) | |
2467 | #define ADPA_CRT_HOTPLUG_VOLREF_475MV (1 << 17) | |
2468 | #define ADPA_CRT_HOTPLUG_FORCE_TRIGGER (1 << 16) | |
2469 | #define ADPA_USE_VGA_HVPOLARITY (1 << 15) | |
585fb111 | 2470 | #define ADPA_SETS_HVPOLARITY 0 |
5ee8ee86 | 2471 | #define ADPA_VSYNC_CNTL_DISABLE (1 << 10) |
585fb111 | 2472 | #define ADPA_VSYNC_CNTL_ENABLE 0 |
5ee8ee86 | 2473 | #define ADPA_HSYNC_CNTL_DISABLE (1 << 11) |
585fb111 | 2474 | #define ADPA_HSYNC_CNTL_ENABLE 0 |
5ee8ee86 | 2475 | #define ADPA_VSYNC_ACTIVE_HIGH (1 << 4) |
585fb111 | 2476 | #define ADPA_VSYNC_ACTIVE_LOW 0 |
5ee8ee86 | 2477 | #define ADPA_HSYNC_ACTIVE_HIGH (1 << 3) |
585fb111 | 2478 | #define ADPA_HSYNC_ACTIVE_LOW 0 |
5ee8ee86 PZ |
2479 | #define ADPA_DPMS_MASK (~(3 << 10)) |
2480 | #define ADPA_DPMS_ON (0 << 10) | |
2481 | #define ADPA_DPMS_SUSPEND (1 << 10) | |
2482 | #define ADPA_DPMS_STANDBY (2 << 10) | |
2483 | #define ADPA_DPMS_OFF (3 << 10) | |
585fb111 | 2484 | |
939fe4d7 | 2485 | |
585fb111 | 2486 | /* Hotplug control (945+ only) */ |
ed5eb1b7 | 2487 | #define PORT_HOTPLUG_EN _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x61110) |
26739f12 DV |
2488 | #define PORTB_HOTPLUG_INT_EN (1 << 29) |
2489 | #define PORTC_HOTPLUG_INT_EN (1 << 28) | |
2490 | #define PORTD_HOTPLUG_INT_EN (1 << 27) | |
585fb111 JB |
2491 | #define SDVOB_HOTPLUG_INT_EN (1 << 26) |
2492 | #define SDVOC_HOTPLUG_INT_EN (1 << 25) | |
2493 | #define TV_HOTPLUG_INT_EN (1 << 18) | |
2494 | #define CRT_HOTPLUG_INT_EN (1 << 9) | |
e5868a31 EE |
2495 | #define HOTPLUG_INT_EN_MASK (PORTB_HOTPLUG_INT_EN | \ |
2496 | PORTC_HOTPLUG_INT_EN | \ | |
2497 | PORTD_HOTPLUG_INT_EN | \ | |
2498 | SDVOC_HOTPLUG_INT_EN | \ | |
2499 | SDVOB_HOTPLUG_INT_EN | \ | |
2500 | CRT_HOTPLUG_INT_EN) | |
585fb111 | 2501 | #define CRT_HOTPLUG_FORCE_DETECT (1 << 3) |
771cb081 ZY |
2502 | #define CRT_HOTPLUG_ACTIVATION_PERIOD_32 (0 << 8) |
2503 | /* must use period 64 on GM45 according to docs */ | |
2504 | #define CRT_HOTPLUG_ACTIVATION_PERIOD_64 (1 << 8) | |
2505 | #define CRT_HOTPLUG_DAC_ON_TIME_2M (0 << 7) | |
2506 | #define CRT_HOTPLUG_DAC_ON_TIME_4M (1 << 7) | |
2507 | #define CRT_HOTPLUG_VOLTAGE_COMPARE_40 (0 << 5) | |
2508 | #define CRT_HOTPLUG_VOLTAGE_COMPARE_50 (1 << 5) | |
2509 | #define CRT_HOTPLUG_VOLTAGE_COMPARE_60 (2 << 5) | |
2510 | #define CRT_HOTPLUG_VOLTAGE_COMPARE_70 (3 << 5) | |
2511 | #define CRT_HOTPLUG_VOLTAGE_COMPARE_MASK (3 << 5) | |
2512 | #define CRT_HOTPLUG_DETECT_DELAY_1G (0 << 4) | |
2513 | #define CRT_HOTPLUG_DETECT_DELAY_2G (1 << 4) | |
2514 | #define CRT_HOTPLUG_DETECT_VOLTAGE_325MV (0 << 2) | |
2515 | #define CRT_HOTPLUG_DETECT_VOLTAGE_475MV (1 << 2) | |
585fb111 | 2516 | |
ed5eb1b7 | 2517 | #define PORT_HOTPLUG_STAT _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x61114) |
0ce99f74 | 2518 | /* |
0780cd36 | 2519 | * HDMI/DP bits are g4x+ |
0ce99f74 DV |
2520 | * |
2521 | * WARNING: Bspec for hpd status bits on gen4 seems to be completely confused. | |
2522 | * Please check the detailed lore in the commit message for for experimental | |
2523 | * evidence. | |
2524 | */ | |
0780cd36 VS |
2525 | /* Bspec says GM45 should match G4X/VLV/CHV, but reality disagrees */ |
2526 | #define PORTD_HOTPLUG_LIVE_STATUS_GM45 (1 << 29) | |
2527 | #define PORTC_HOTPLUG_LIVE_STATUS_GM45 (1 << 28) | |
2528 | #define PORTB_HOTPLUG_LIVE_STATUS_GM45 (1 << 27) | |
2529 | /* G4X/VLV/CHV DP/HDMI bits again match Bspec */ | |
2530 | #define PORTD_HOTPLUG_LIVE_STATUS_G4X (1 << 27) | |
232a6ee9 | 2531 | #define PORTC_HOTPLUG_LIVE_STATUS_G4X (1 << 28) |
0780cd36 | 2532 | #define PORTB_HOTPLUG_LIVE_STATUS_G4X (1 << 29) |
26739f12 | 2533 | #define PORTD_HOTPLUG_INT_STATUS (3 << 21) |
a211b497 DV |
2534 | #define PORTD_HOTPLUG_INT_LONG_PULSE (2 << 21) |
2535 | #define PORTD_HOTPLUG_INT_SHORT_PULSE (1 << 21) | |
26739f12 | 2536 | #define PORTC_HOTPLUG_INT_STATUS (3 << 19) |
a211b497 DV |
2537 | #define PORTC_HOTPLUG_INT_LONG_PULSE (2 << 19) |
2538 | #define PORTC_HOTPLUG_INT_SHORT_PULSE (1 << 19) | |
26739f12 | 2539 | #define PORTB_HOTPLUG_INT_STATUS (3 << 17) |
a211b497 DV |
2540 | #define PORTB_HOTPLUG_INT_LONG_PULSE (2 << 17) |
2541 | #define PORTB_HOTPLUG_INT_SHORT_PLUSE (1 << 17) | |
084b612e | 2542 | /* CRT/TV common between gen3+ */ |
585fb111 JB |
2543 | #define CRT_HOTPLUG_INT_STATUS (1 << 11) |
2544 | #define TV_HOTPLUG_INT_STATUS (1 << 10) | |
2545 | #define CRT_HOTPLUG_MONITOR_MASK (3 << 8) | |
2546 | #define CRT_HOTPLUG_MONITOR_COLOR (3 << 8) | |
2547 | #define CRT_HOTPLUG_MONITOR_MONO (2 << 8) | |
2548 | #define CRT_HOTPLUG_MONITOR_NONE (0 << 8) | |
4aeebd74 DV |
2549 | #define DP_AUX_CHANNEL_D_INT_STATUS_G4X (1 << 6) |
2550 | #define DP_AUX_CHANNEL_C_INT_STATUS_G4X (1 << 5) | |
2551 | #define DP_AUX_CHANNEL_B_INT_STATUS_G4X (1 << 4) | |
bfbdb420 ID |
2552 | #define DP_AUX_CHANNEL_MASK_INT_STATUS_G4X (7 << 4) |
2553 | ||
084b612e CW |
2554 | /* SDVO is different across gen3/4 */ |
2555 | #define SDVOC_HOTPLUG_INT_STATUS_G4X (1 << 3) | |
2556 | #define SDVOB_HOTPLUG_INT_STATUS_G4X (1 << 2) | |
4f7fd709 DV |
2557 | /* |
2558 | * Bspec seems to be seriously misleaded about the SDVO hpd bits on i965g/gm, | |
2559 | * since reality corrobates that they're the same as on gen3. But keep these | |
2560 | * bits here (and the comment!) to help any other lost wanderers back onto the | |
2561 | * right tracks. | |
2562 | */ | |
084b612e CW |
2563 | #define SDVOC_HOTPLUG_INT_STATUS_I965 (3 << 4) |
2564 | #define SDVOB_HOTPLUG_INT_STATUS_I965 (3 << 2) | |
2565 | #define SDVOC_HOTPLUG_INT_STATUS_I915 (1 << 7) | |
2566 | #define SDVOB_HOTPLUG_INT_STATUS_I915 (1 << 6) | |
e5868a31 EE |
2567 | #define HOTPLUG_INT_STATUS_G4X (CRT_HOTPLUG_INT_STATUS | \ |
2568 | SDVOB_HOTPLUG_INT_STATUS_G4X | \ | |
2569 | SDVOC_HOTPLUG_INT_STATUS_G4X | \ | |
2570 | PORTB_HOTPLUG_INT_STATUS | \ | |
2571 | PORTC_HOTPLUG_INT_STATUS | \ | |
2572 | PORTD_HOTPLUG_INT_STATUS) | |
e5868a31 EE |
2573 | |
2574 | #define HOTPLUG_INT_STATUS_I915 (CRT_HOTPLUG_INT_STATUS | \ | |
2575 | SDVOB_HOTPLUG_INT_STATUS_I915 | \ | |
2576 | SDVOC_HOTPLUG_INT_STATUS_I915 | \ | |
2577 | PORTB_HOTPLUG_INT_STATUS | \ | |
2578 | PORTC_HOTPLUG_INT_STATUS | \ | |
2579 | PORTD_HOTPLUG_INT_STATUS) | |
585fb111 | 2580 | |
c20cd312 PZ |
2581 | /* SDVO and HDMI port control. |
2582 | * The same register may be used for SDVO or HDMI */ | |
f0f59a00 VS |
2583 | #define _GEN3_SDVOB 0x61140 |
2584 | #define _GEN3_SDVOC 0x61160 | |
2585 | #define GEN3_SDVOB _MMIO(_GEN3_SDVOB) | |
2586 | #define GEN3_SDVOC _MMIO(_GEN3_SDVOC) | |
c20cd312 PZ |
2587 | #define GEN4_HDMIB GEN3_SDVOB |
2588 | #define GEN4_HDMIC GEN3_SDVOC | |
f0f59a00 VS |
2589 | #define VLV_HDMIB _MMIO(VLV_DISPLAY_BASE + 0x61140) |
2590 | #define VLV_HDMIC _MMIO(VLV_DISPLAY_BASE + 0x61160) | |
2591 | #define CHV_HDMID _MMIO(VLV_DISPLAY_BASE + 0x6116C) | |
2592 | #define PCH_SDVOB _MMIO(0xe1140) | |
c20cd312 | 2593 | #define PCH_HDMIB PCH_SDVOB |
f0f59a00 VS |
2594 | #define PCH_HDMIC _MMIO(0xe1150) |
2595 | #define PCH_HDMID _MMIO(0xe1160) | |
c20cd312 | 2596 | |
f0f59a00 | 2597 | #define PORT_DFT_I9XX _MMIO(0x61150) |
84093603 | 2598 | #define DC_BALANCE_RESET (1 << 25) |
ed5eb1b7 | 2599 | #define PORT_DFT2_G4X _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x61154) |
84093603 | 2600 | #define DC_BALANCE_RESET_VLV (1 << 31) |
eb736679 | 2601 | #define PIPE_SCRAMBLE_RESET_MASK ((1 << 14) | (0x3 << 0)) |
51707f22 VS |
2602 | #define PIPE_C_SCRAMBLE_RESET REG_BIT(14) /* chv */ |
2603 | #define PIPE_B_SCRAMBLE_RESET REG_BIT(1) | |
2604 | #define PIPE_A_SCRAMBLE_RESET REG_BIT(0) | |
84093603 | 2605 | |
c20cd312 PZ |
2606 | /* Gen 3 SDVO bits: */ |
2607 | #define SDVO_ENABLE (1 << 31) | |
76203467 | 2608 | #define SDVO_PIPE_SEL_SHIFT 30 |
dc0fa718 | 2609 | #define SDVO_PIPE_SEL_MASK (1 << 30) |
76203467 | 2610 | #define SDVO_PIPE_SEL(pipe) ((pipe) << 30) |
c20cd312 PZ |
2611 | #define SDVO_STALL_SELECT (1 << 29) |
2612 | #define SDVO_INTERRUPT_ENABLE (1 << 26) | |
646b4269 | 2613 | /* |
585fb111 | 2614 | * 915G/GM SDVO pixel multiplier. |
585fb111 | 2615 | * Programmed value is multiplier - 1, up to 5x. |
585fb111 JB |
2616 | * \sa DPLL_MD_UDI_MULTIPLIER_MASK |
2617 | */ | |
c20cd312 | 2618 | #define SDVO_PORT_MULTIPLY_MASK (7 << 23) |
585fb111 | 2619 | #define SDVO_PORT_MULTIPLY_SHIFT 23 |
c20cd312 PZ |
2620 | #define SDVO_PHASE_SELECT_MASK (15 << 19) |
2621 | #define SDVO_PHASE_SELECT_DEFAULT (6 << 19) | |
2622 | #define SDVO_CLOCK_OUTPUT_INVERT (1 << 18) | |
2623 | #define SDVOC_GANG_MODE (1 << 16) /* Port C only */ | |
2624 | #define SDVO_BORDER_ENABLE (1 << 7) /* SDVO only */ | |
2625 | #define SDVOB_PCIE_CONCURRENCY (1 << 3) /* Port B only */ | |
2626 | #define SDVO_DETECTED (1 << 2) | |
585fb111 | 2627 | /* Bits to be preserved when writing */ |
c20cd312 PZ |
2628 | #define SDVOB_PRESERVE_MASK ((1 << 17) | (1 << 16) | (1 << 14) | \ |
2629 | SDVO_INTERRUPT_ENABLE) | |
2630 | #define SDVOC_PRESERVE_MASK ((1 << 17) | SDVO_INTERRUPT_ENABLE) | |
2631 | ||
2632 | /* Gen 4 SDVO/HDMI bits: */ | |
4f3a8bc7 | 2633 | #define SDVO_COLOR_FORMAT_8bpc (0 << 26) |
18442d08 | 2634 | #define SDVO_COLOR_FORMAT_MASK (7 << 26) |
c20cd312 PZ |
2635 | #define SDVO_ENCODING_SDVO (0 << 10) |
2636 | #define SDVO_ENCODING_HDMI (2 << 10) | |
dc0fa718 PZ |
2637 | #define HDMI_MODE_SELECT_HDMI (1 << 9) /* HDMI only */ |
2638 | #define HDMI_MODE_SELECT_DVI (0 << 9) /* HDMI only */ | |
4f3a8bc7 | 2639 | #define HDMI_COLOR_RANGE_16_235 (1 << 8) /* HDMI only */ |
dd6090f8 | 2640 | #define HDMI_AUDIO_ENABLE (1 << 6) /* HDMI only */ |
c20cd312 PZ |
2641 | /* VSYNC/HSYNC bits new with 965, default is to be set */ |
2642 | #define SDVO_VSYNC_ACTIVE_HIGH (1 << 4) | |
2643 | #define SDVO_HSYNC_ACTIVE_HIGH (1 << 3) | |
2644 | ||
2645 | /* Gen 5 (IBX) SDVO/HDMI bits: */ | |
4f3a8bc7 | 2646 | #define HDMI_COLOR_FORMAT_12bpc (3 << 26) /* HDMI only */ |
c20cd312 PZ |
2647 | #define SDVOB_HOTPLUG_ENABLE (1 << 23) /* SDVO only */ |
2648 | ||
2649 | /* Gen 6 (CPT) SDVO/HDMI bits: */ | |
76203467 | 2650 | #define SDVO_PIPE_SEL_SHIFT_CPT 29 |
dc0fa718 | 2651 | #define SDVO_PIPE_SEL_MASK_CPT (3 << 29) |
76203467 | 2652 | #define SDVO_PIPE_SEL_CPT(pipe) ((pipe) << 29) |
c20cd312 | 2653 | |
44f37d1f | 2654 | /* CHV SDVO/HDMI bits: */ |
76203467 | 2655 | #define SDVO_PIPE_SEL_SHIFT_CHV 24 |
44f37d1f | 2656 | #define SDVO_PIPE_SEL_MASK_CHV (3 << 24) |
76203467 | 2657 | #define SDVO_PIPE_SEL_CHV(pipe) ((pipe) << 24) |
44f37d1f | 2658 | |
585fb111 JB |
2659 | |
2660 | /* DVO port control */ | |
f0f59a00 VS |
2661 | #define _DVOA 0x61120 |
2662 | #define DVOA _MMIO(_DVOA) | |
2663 | #define _DVOB 0x61140 | |
2664 | #define DVOB _MMIO(_DVOB) | |
2665 | #define _DVOC 0x61160 | |
2666 | #define DVOC _MMIO(_DVOC) | |
585fb111 | 2667 | #define DVO_ENABLE (1 << 31) |
b45a2588 VS |
2668 | #define DVO_PIPE_SEL_SHIFT 30 |
2669 | #define DVO_PIPE_SEL_MASK (1 << 30) | |
2670 | #define DVO_PIPE_SEL(pipe) ((pipe) << 30) | |
585fb111 JB |
2671 | #define DVO_PIPE_STALL_UNUSED (0 << 28) |
2672 | #define DVO_PIPE_STALL (1 << 28) | |
2673 | #define DVO_PIPE_STALL_TV (2 << 28) | |
2674 | #define DVO_PIPE_STALL_MASK (3 << 28) | |
2675 | #define DVO_USE_VGA_SYNC (1 << 15) | |
2676 | #define DVO_DATA_ORDER_I740 (0 << 14) | |
2677 | #define DVO_DATA_ORDER_FP (1 << 14) | |
2678 | #define DVO_VSYNC_DISABLE (1 << 11) | |
2679 | #define DVO_HSYNC_DISABLE (1 << 10) | |
2680 | #define DVO_VSYNC_TRISTATE (1 << 9) | |
2681 | #define DVO_HSYNC_TRISTATE (1 << 8) | |
2682 | #define DVO_BORDER_ENABLE (1 << 7) | |
2683 | #define DVO_DATA_ORDER_GBRG (1 << 6) | |
2684 | #define DVO_DATA_ORDER_RGGB (0 << 6) | |
2685 | #define DVO_DATA_ORDER_GBRG_ERRATA (0 << 6) | |
2686 | #define DVO_DATA_ORDER_RGGB_ERRATA (1 << 6) | |
2687 | #define DVO_VSYNC_ACTIVE_HIGH (1 << 4) | |
2688 | #define DVO_HSYNC_ACTIVE_HIGH (1 << 3) | |
2689 | #define DVO_BLANK_ACTIVE_HIGH (1 << 2) | |
2690 | #define DVO_OUTPUT_CSTATE_PIXELS (1 << 1) /* SDG only */ | |
2691 | #define DVO_OUTPUT_SOURCE_SIZE_PIXELS (1 << 0) /* SDG only */ | |
5ee8ee86 | 2692 | #define DVO_PRESERVE_MASK (0x7 << 24) |
f0f59a00 VS |
2693 | #define DVOA_SRCDIM _MMIO(0x61124) |
2694 | #define DVOB_SRCDIM _MMIO(0x61144) | |
2695 | #define DVOC_SRCDIM _MMIO(0x61164) | |
585fb111 JB |
2696 | #define DVO_SRCDIM_HORIZONTAL_SHIFT 12 |
2697 | #define DVO_SRCDIM_VERTICAL_SHIFT 0 | |
2698 | ||
2699 | /* LVDS port control */ | |
f0f59a00 | 2700 | #define LVDS _MMIO(0x61180) |
585fb111 JB |
2701 | /* |
2702 | * Enables the LVDS port. This bit must be set before DPLLs are enabled, as | |
2703 | * the DPLL semantics change when the LVDS is assigned to that pipe. | |
2704 | */ | |
2705 | #define LVDS_PORT_EN (1 << 31) | |
2706 | /* Selects pipe B for LVDS data. Must be set on pre-965. */ | |
a44628b9 VS |
2707 | #define LVDS_PIPE_SEL_SHIFT 30 |
2708 | #define LVDS_PIPE_SEL_MASK (1 << 30) | |
2709 | #define LVDS_PIPE_SEL(pipe) ((pipe) << 30) | |
2710 | #define LVDS_PIPE_SEL_SHIFT_CPT 29 | |
2711 | #define LVDS_PIPE_SEL_MASK_CPT (3 << 29) | |
2712 | #define LVDS_PIPE_SEL_CPT(pipe) ((pipe) << 29) | |
898822ce ZY |
2713 | /* LVDS dithering flag on 965/g4x platform */ |
2714 | #define LVDS_ENABLE_DITHER (1 << 25) | |
aa9b500d BF |
2715 | /* LVDS sync polarity flags. Set to invert (i.e. negative) */ |
2716 | #define LVDS_VSYNC_POLARITY (1 << 21) | |
2717 | #define LVDS_HSYNC_POLARITY (1 << 20) | |
2718 | ||
a3e17eb8 ZY |
2719 | /* Enable border for unscaled (or aspect-scaled) display */ |
2720 | #define LVDS_BORDER_ENABLE (1 << 15) | |
585fb111 JB |
2721 | /* |
2722 | * Enables the A0-A2 data pairs and CLKA, containing 18 bits of color data per | |
2723 | * pixel. | |
2724 | */ | |
2725 | #define LVDS_A0A2_CLKA_POWER_MASK (3 << 8) | |
2726 | #define LVDS_A0A2_CLKA_POWER_DOWN (0 << 8) | |
2727 | #define LVDS_A0A2_CLKA_POWER_UP (3 << 8) | |
2728 | /* | |
2729 | * Controls the A3 data pair, which contains the additional LSBs for 24 bit | |
2730 | * mode. Only enabled if LVDS_A0A2_CLKA_POWER_UP also indicates it should be | |
2731 | * on. | |
2732 | */ | |
2733 | #define LVDS_A3_POWER_MASK (3 << 6) | |
2734 | #define LVDS_A3_POWER_DOWN (0 << 6) | |
2735 | #define LVDS_A3_POWER_UP (3 << 6) | |
2736 | /* | |
2737 | * Controls the CLKB pair. This should only be set when LVDS_B0B3_POWER_UP | |
2738 | * is set. | |
2739 | */ | |
2740 | #define LVDS_CLKB_POWER_MASK (3 << 4) | |
2741 | #define LVDS_CLKB_POWER_DOWN (0 << 4) | |
2742 | #define LVDS_CLKB_POWER_UP (3 << 4) | |
2743 | /* | |
2744 | * Controls the B0-B3 data pairs. This must be set to match the DPLL p2 | |
2745 | * setting for whether we are in dual-channel mode. The B3 pair will | |
2746 | * additionally only be powered up when LVDS_A3_POWER_UP is set. | |
2747 | */ | |
2748 | #define LVDS_B0B3_POWER_MASK (3 << 2) | |
2749 | #define LVDS_B0B3_POWER_DOWN (0 << 2) | |
2750 | #define LVDS_B0B3_POWER_UP (3 << 2) | |
2751 | ||
3c17fe4b | 2752 | /* Video Data Island Packet control */ |
f0f59a00 | 2753 | #define VIDEO_DIP_DATA _MMIO(0x61178) |
fd0753cf | 2754 | /* Read the description of VIDEO_DIP_DATA (before Haswell) or VIDEO_DIP_ECC |
adf00b26 PZ |
2755 | * (Haswell and newer) to see which VIDEO_DIP_DATA byte corresponds to each byte |
2756 | * of the infoframe structure specified by CEA-861. */ | |
2757 | #define VIDEO_DIP_DATA_SIZE 32 | |
922430dd | 2758 | #define VIDEO_DIP_GMP_DATA_SIZE 36 |
2b28bb1b | 2759 | #define VIDEO_DIP_VSC_DATA_SIZE 36 |
4c614831 | 2760 | #define VIDEO_DIP_PPS_DATA_SIZE 132 |
f0f59a00 | 2761 | #define VIDEO_DIP_CTL _MMIO(0x61170) |
2da8af54 | 2762 | /* Pre HSW: */ |
3c17fe4b | 2763 | #define VIDEO_DIP_ENABLE (1 << 31) |
822cdc52 | 2764 | #define VIDEO_DIP_PORT(port) ((port) << 29) |
3e6e6395 | 2765 | #define VIDEO_DIP_PORT_MASK (3 << 29) |
5cb3c1a1 | 2766 | #define VIDEO_DIP_ENABLE_GCP (1 << 25) /* ilk+ */ |
3c17fe4b DH |
2767 | #define VIDEO_DIP_ENABLE_AVI (1 << 21) |
2768 | #define VIDEO_DIP_ENABLE_VENDOR (2 << 21) | |
5cb3c1a1 | 2769 | #define VIDEO_DIP_ENABLE_GAMUT (4 << 21) /* ilk+ */ |
3c17fe4b DH |
2770 | #define VIDEO_DIP_ENABLE_SPD (8 << 21) |
2771 | #define VIDEO_DIP_SELECT_AVI (0 << 19) | |
2772 | #define VIDEO_DIP_SELECT_VENDOR (1 << 19) | |
5cb3c1a1 | 2773 | #define VIDEO_DIP_SELECT_GAMUT (2 << 19) |
3c17fe4b | 2774 | #define VIDEO_DIP_SELECT_SPD (3 << 19) |
45187ace | 2775 | #define VIDEO_DIP_SELECT_MASK (3 << 19) |
3c17fe4b DH |
2776 | #define VIDEO_DIP_FREQ_ONCE (0 << 16) |
2777 | #define VIDEO_DIP_FREQ_VSYNC (1 << 16) | |
2778 | #define VIDEO_DIP_FREQ_2VSYNC (2 << 16) | |
60c5ea2d | 2779 | #define VIDEO_DIP_FREQ_MASK (3 << 16) |
2da8af54 | 2780 | /* HSW and later: */ |
44b42ebf | 2781 | #define VIDEO_DIP_ENABLE_DRM_GLK (1 << 28) |
a670be33 DP |
2782 | #define PSR_VSC_BIT_7_SET (1 << 27) |
2783 | #define VSC_SELECT_MASK (0x3 << 25) | |
2784 | #define VSC_SELECT_SHIFT 25 | |
2785 | #define VSC_DIP_HW_HEA_DATA (0 << 25) | |
2786 | #define VSC_DIP_HW_HEA_SW_DATA (1 << 25) | |
2787 | #define VSC_DIP_HW_DATA_SW_HEA (2 << 25) | |
2788 | #define VSC_DIP_SW_HEA_DATA (3 << 25) | |
2789 | #define VDIP_ENABLE_PPS (1 << 24) | |
0dd87d20 PZ |
2790 | #define VIDEO_DIP_ENABLE_VSC_HSW (1 << 20) |
2791 | #define VIDEO_DIP_ENABLE_GCP_HSW (1 << 16) | |
2da8af54 | 2792 | #define VIDEO_DIP_ENABLE_AVI_HSW (1 << 12) |
0dd87d20 PZ |
2793 | #define VIDEO_DIP_ENABLE_VS_HSW (1 << 8) |
2794 | #define VIDEO_DIP_ENABLE_GMP_HSW (1 << 4) | |
2da8af54 | 2795 | #define VIDEO_DIP_ENABLE_SPD_HSW (1 << 0) |
3c17fe4b | 2796 | |
585fb111 | 2797 | /* Panel power sequencing */ |
44cb734c ID |
2798 | #define PPS_BASE 0x61200 |
2799 | #define VLV_PPS_BASE (VLV_DISPLAY_BASE + PPS_BASE) | |
2800 | #define PCH_PPS_BASE 0xC7200 | |
2801 | ||
2802 | #define _MMIO_PPS(pps_idx, reg) _MMIO(dev_priv->pps_mmio_base - \ | |
2803 | PPS_BASE + (reg) + \ | |
2804 | (pps_idx) * 0x100) | |
2805 | ||
2806 | #define _PP_STATUS 0x61200 | |
2807 | #define PP_STATUS(pps_idx) _MMIO_PPS(pps_idx, _PP_STATUS) | |
09b434d4 | 2808 | #define PP_ON REG_BIT(31) |
585fb111 JB |
2809 | /* |
2810 | * Indicates that all dependencies of the panel are on: | |
2811 | * | |
2812 | * - PLL enabled | |
2813 | * - pipe enabled | |
2814 | * - LVDS/DVOB/DVOC on | |
2815 | */ | |
09b434d4 JN |
2816 | #define PP_READY REG_BIT(30) |
2817 | #define PP_SEQUENCE_MASK REG_GENMASK(29, 28) | |
baa09e7d JN |
2818 | #define PP_SEQUENCE_NONE REG_FIELD_PREP(PP_SEQUENCE_MASK, 0) |
2819 | #define PP_SEQUENCE_POWER_UP REG_FIELD_PREP(PP_SEQUENCE_MASK, 1) | |
2820 | #define PP_SEQUENCE_POWER_DOWN REG_FIELD_PREP(PP_SEQUENCE_MASK, 2) | |
09b434d4 JN |
2821 | #define PP_CYCLE_DELAY_ACTIVE REG_BIT(27) |
2822 | #define PP_SEQUENCE_STATE_MASK REG_GENMASK(3, 0) | |
baa09e7d JN |
2823 | #define PP_SEQUENCE_STATE_OFF_IDLE REG_FIELD_PREP(PP_SEQUENCE_STATE_MASK, 0x0) |
2824 | #define PP_SEQUENCE_STATE_OFF_S0_1 REG_FIELD_PREP(PP_SEQUENCE_STATE_MASK, 0x1) | |
2825 | #define PP_SEQUENCE_STATE_OFF_S0_2 REG_FIELD_PREP(PP_SEQUENCE_STATE_MASK, 0x2) | |
2826 | #define PP_SEQUENCE_STATE_OFF_S0_3 REG_FIELD_PREP(PP_SEQUENCE_STATE_MASK, 0x3) | |
2827 | #define PP_SEQUENCE_STATE_ON_IDLE REG_FIELD_PREP(PP_SEQUENCE_STATE_MASK, 0x8) | |
2828 | #define PP_SEQUENCE_STATE_ON_S1_1 REG_FIELD_PREP(PP_SEQUENCE_STATE_MASK, 0x9) | |
2829 | #define PP_SEQUENCE_STATE_ON_S1_2 REG_FIELD_PREP(PP_SEQUENCE_STATE_MASK, 0xa) | |
2830 | #define PP_SEQUENCE_STATE_ON_S1_3 REG_FIELD_PREP(PP_SEQUENCE_STATE_MASK, 0xb) | |
2831 | #define PP_SEQUENCE_STATE_RESET REG_FIELD_PREP(PP_SEQUENCE_STATE_MASK, 0xf) | |
44cb734c ID |
2832 | |
2833 | #define _PP_CONTROL 0x61204 | |
2834 | #define PP_CONTROL(pps_idx) _MMIO_PPS(pps_idx, _PP_CONTROL) | |
09b434d4 | 2835 | #define PANEL_UNLOCK_MASK REG_GENMASK(31, 16) |
baa09e7d | 2836 | #define PANEL_UNLOCK_REGS REG_FIELD_PREP(PANEL_UNLOCK_MASK, 0xabcd) |
09b434d4 | 2837 | #define BXT_POWER_CYCLE_DELAY_MASK REG_GENMASK(8, 4) |
09b434d4 JN |
2838 | #define EDP_FORCE_VDD REG_BIT(3) |
2839 | #define EDP_BLC_ENABLE REG_BIT(2) | |
2840 | #define PANEL_POWER_RESET REG_BIT(1) | |
2841 | #define PANEL_POWER_ON REG_BIT(0) | |
44cb734c ID |
2842 | |
2843 | #define _PP_ON_DELAYS 0x61208 | |
2844 | #define PP_ON_DELAYS(pps_idx) _MMIO_PPS(pps_idx, _PP_ON_DELAYS) | |
09b434d4 | 2845 | #define PANEL_PORT_SELECT_MASK REG_GENMASK(31, 30) |
baa09e7d JN |
2846 | #define PANEL_PORT_SELECT_LVDS REG_FIELD_PREP(PANEL_PORT_SELECT_MASK, 0) |
2847 | #define PANEL_PORT_SELECT_DPA REG_FIELD_PREP(PANEL_PORT_SELECT_MASK, 1) | |
2848 | #define PANEL_PORT_SELECT_DPC REG_FIELD_PREP(PANEL_PORT_SELECT_MASK, 2) | |
2849 | #define PANEL_PORT_SELECT_DPD REG_FIELD_PREP(PANEL_PORT_SELECT_MASK, 3) | |
2850 | #define PANEL_PORT_SELECT_VLV(port) REG_FIELD_PREP(PANEL_PORT_SELECT_MASK, port) | |
09b434d4 | 2851 | #define PANEL_POWER_UP_DELAY_MASK REG_GENMASK(28, 16) |
09b434d4 | 2852 | #define PANEL_LIGHT_ON_DELAY_MASK REG_GENMASK(12, 0) |
44cb734c ID |
2853 | |
2854 | #define _PP_OFF_DELAYS 0x6120C | |
2855 | #define PP_OFF_DELAYS(pps_idx) _MMIO_PPS(pps_idx, _PP_OFF_DELAYS) | |
09b434d4 | 2856 | #define PANEL_POWER_DOWN_DELAY_MASK REG_GENMASK(28, 16) |
09b434d4 | 2857 | #define PANEL_LIGHT_OFF_DELAY_MASK REG_GENMASK(12, 0) |
44cb734c ID |
2858 | |
2859 | #define _PP_DIVISOR 0x61210 | |
2860 | #define PP_DIVISOR(pps_idx) _MMIO_PPS(pps_idx, _PP_DIVISOR) | |
09b434d4 | 2861 | #define PP_REFERENCE_DIVIDER_MASK REG_GENMASK(31, 8) |
09b434d4 | 2862 | #define PANEL_POWER_CYCLE_DELAY_MASK REG_GENMASK(4, 0) |
585fb111 JB |
2863 | |
2864 | /* Panel fitting */ | |
ed5eb1b7 | 2865 | #define PFIT_CONTROL _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x61230) |
585fb111 JB |
2866 | #define PFIT_ENABLE (1 << 31) |
2867 | #define PFIT_PIPE_MASK (3 << 29) | |
2868 | #define PFIT_PIPE_SHIFT 29 | |
9877db7d | 2869 | #define PFIT_PIPE(pipe) ((pipe) << 29) |
585fb111 JB |
2870 | #define VERT_INTERP_DISABLE (0 << 10) |
2871 | #define VERT_INTERP_BILINEAR (1 << 10) | |
2872 | #define VERT_INTERP_MASK (3 << 10) | |
2873 | #define VERT_AUTO_SCALE (1 << 9) | |
2874 | #define HORIZ_INTERP_DISABLE (0 << 6) | |
2875 | #define HORIZ_INTERP_BILINEAR (1 << 6) | |
2876 | #define HORIZ_INTERP_MASK (3 << 6) | |
2877 | #define HORIZ_AUTO_SCALE (1 << 5) | |
2878 | #define PANEL_8TO6_DITHER_ENABLE (1 << 3) | |
3fbe18d6 ZY |
2879 | #define PFIT_FILTER_FUZZY (0 << 24) |
2880 | #define PFIT_SCALING_AUTO (0 << 26) | |
2881 | #define PFIT_SCALING_PROGRAMMED (1 << 26) | |
2882 | #define PFIT_SCALING_PILLAR (2 << 26) | |
2883 | #define PFIT_SCALING_LETTER (3 << 26) | |
ed5eb1b7 | 2884 | #define PFIT_PGM_RATIOS _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x61234) |
3fbe18d6 ZY |
2885 | /* Pre-965 */ |
2886 | #define PFIT_VERT_SCALE_SHIFT 20 | |
2887 | #define PFIT_VERT_SCALE_MASK 0xfff00000 | |
2888 | #define PFIT_HORIZ_SCALE_SHIFT 4 | |
2889 | #define PFIT_HORIZ_SCALE_MASK 0x0000fff0 | |
2890 | /* 965+ */ | |
2891 | #define PFIT_VERT_SCALE_SHIFT_965 16 | |
2892 | #define PFIT_VERT_SCALE_MASK_965 0x1fff0000 | |
2893 | #define PFIT_HORIZ_SCALE_SHIFT_965 0 | |
2894 | #define PFIT_HORIZ_SCALE_MASK_965 0x00001fff | |
2895 | ||
ed5eb1b7 | 2896 | #define PFIT_AUTO_RATIOS _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x61238) |
585fb111 | 2897 | |
ed5eb1b7 JN |
2898 | #define _VLV_BLC_PWM_CTL2_A (DISPLAY_MMIO_BASE(dev_priv) + 0x61250) |
2899 | #define _VLV_BLC_PWM_CTL2_B (DISPLAY_MMIO_BASE(dev_priv) + 0x61350) | |
f0f59a00 VS |
2900 | #define VLV_BLC_PWM_CTL2(pipe) _MMIO_PIPE(pipe, _VLV_BLC_PWM_CTL2_A, \ |
2901 | _VLV_BLC_PWM_CTL2_B) | |
07bf139b | 2902 | |
ed5eb1b7 JN |
2903 | #define _VLV_BLC_PWM_CTL_A (DISPLAY_MMIO_BASE(dev_priv) + 0x61254) |
2904 | #define _VLV_BLC_PWM_CTL_B (DISPLAY_MMIO_BASE(dev_priv) + 0x61354) | |
f0f59a00 VS |
2905 | #define VLV_BLC_PWM_CTL(pipe) _MMIO_PIPE(pipe, _VLV_BLC_PWM_CTL_A, \ |
2906 | _VLV_BLC_PWM_CTL_B) | |
07bf139b | 2907 | |
ed5eb1b7 JN |
2908 | #define _VLV_BLC_HIST_CTL_A (DISPLAY_MMIO_BASE(dev_priv) + 0x61260) |
2909 | #define _VLV_BLC_HIST_CTL_B (DISPLAY_MMIO_BASE(dev_priv) + 0x61360) | |
f0f59a00 VS |
2910 | #define VLV_BLC_HIST_CTL(pipe) _MMIO_PIPE(pipe, _VLV_BLC_HIST_CTL_A, \ |
2911 | _VLV_BLC_HIST_CTL_B) | |
07bf139b | 2912 | |
585fb111 | 2913 | /* Backlight control */ |
ed5eb1b7 | 2914 | #define BLC_PWM_CTL2 _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x61250) /* 965+ only */ |
7cf41601 DV |
2915 | #define BLM_PWM_ENABLE (1 << 31) |
2916 | #define BLM_COMBINATION_MODE (1 << 30) /* gen4 only */ | |
2917 | #define BLM_PIPE_SELECT (1 << 29) | |
2918 | #define BLM_PIPE_SELECT_IVB (3 << 29) | |
2919 | #define BLM_PIPE_A (0 << 29) | |
2920 | #define BLM_PIPE_B (1 << 29) | |
2921 | #define BLM_PIPE_C (2 << 29) /* ivb + */ | |
35ffda48 JN |
2922 | #define BLM_TRANSCODER_A BLM_PIPE_A /* hsw */ |
2923 | #define BLM_TRANSCODER_B BLM_PIPE_B | |
2924 | #define BLM_TRANSCODER_C BLM_PIPE_C | |
2925 | #define BLM_TRANSCODER_EDP (3 << 29) | |
7cf41601 DV |
2926 | #define BLM_PIPE(pipe) ((pipe) << 29) |
2927 | #define BLM_POLARITY_I965 (1 << 28) /* gen4 only */ | |
2928 | #define BLM_PHASE_IN_INTERUPT_STATUS (1 << 26) | |
2929 | #define BLM_PHASE_IN_ENABLE (1 << 25) | |
2930 | #define BLM_PHASE_IN_INTERUPT_ENABL (1 << 24) | |
2931 | #define BLM_PHASE_IN_TIME_BASE_SHIFT (16) | |
2932 | #define BLM_PHASE_IN_TIME_BASE_MASK (0xff << 16) | |
2933 | #define BLM_PHASE_IN_COUNT_SHIFT (8) | |
2934 | #define BLM_PHASE_IN_COUNT_MASK (0xff << 8) | |
2935 | #define BLM_PHASE_IN_INCR_SHIFT (0) | |
2936 | #define BLM_PHASE_IN_INCR_MASK (0xff << 0) | |
ed5eb1b7 | 2937 | #define BLC_PWM_CTL _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x61254) |
ba3820ad TI |
2938 | /* |
2939 | * This is the most significant 15 bits of the number of backlight cycles in a | |
2940 | * complete cycle of the modulated backlight control. | |
2941 | * | |
2942 | * The actual value is this field multiplied by two. | |
2943 | */ | |
7cf41601 DV |
2944 | #define BACKLIGHT_MODULATION_FREQ_SHIFT (17) |
2945 | #define BACKLIGHT_MODULATION_FREQ_MASK (0x7fff << 17) | |
2946 | #define BLM_LEGACY_MODE (1 << 16) /* gen2 only */ | |
585fb111 JB |
2947 | /* |
2948 | * This is the number of cycles out of the backlight modulation cycle for which | |
2949 | * the backlight is on. | |
2950 | * | |
2951 | * This field must be no greater than the number of cycles in the complete | |
2952 | * backlight modulation cycle. | |
2953 | */ | |
2954 | #define BACKLIGHT_DUTY_CYCLE_SHIFT (0) | |
2955 | #define BACKLIGHT_DUTY_CYCLE_MASK (0xffff) | |
534b5a53 DV |
2956 | #define BACKLIGHT_DUTY_CYCLE_MASK_PNV (0xfffe) |
2957 | #define BLM_POLARITY_PNV (1 << 0) /* pnv only */ | |
585fb111 | 2958 | |
ed5eb1b7 | 2959 | #define BLC_HIST_CTL _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x61260) |
2059ac3b | 2960 | #define BLM_HISTOGRAM_ENABLE (1 << 31) |
0eb96d6e | 2961 | |
7cf41601 DV |
2962 | /* New registers for PCH-split platforms. Safe where new bits show up, the |
2963 | * register layout machtes with gen4 BLC_PWM_CTL[12]. */ | |
f0f59a00 VS |
2964 | #define BLC_PWM_CPU_CTL2 _MMIO(0x48250) |
2965 | #define BLC_PWM_CPU_CTL _MMIO(0x48254) | |
7cf41601 | 2966 | |
f0f59a00 | 2967 | #define HSW_BLC_PWM2_CTL _MMIO(0x48350) |
be256dc7 | 2968 | |
7cf41601 DV |
2969 | /* PCH CTL1 is totally different, all but the below bits are reserved. CTL2 is |
2970 | * like the normal CTL from gen4 and earlier. Hooray for confusing naming. */ | |
f0f59a00 | 2971 | #define BLC_PWM_PCH_CTL1 _MMIO(0xc8250) |
4b4147c3 | 2972 | #define BLM_PCH_PWM_ENABLE (1 << 31) |
7cf41601 DV |
2973 | #define BLM_PCH_OVERRIDE_ENABLE (1 << 30) |
2974 | #define BLM_PCH_POLARITY (1 << 29) | |
f0f59a00 | 2975 | #define BLC_PWM_PCH_CTL2 _MMIO(0xc8254) |
7cf41601 | 2976 | |
64ad532a VK |
2977 | #define UTIL_PIN_CTL _MMIO(0x48400) |
2978 | #define UTIL_PIN_ENABLE (1 << 31) | |
2979 | #define UTIL_PIN_PIPE_MASK (3 << 29) | |
2980 | #define UTIL_PIN_PIPE(x) ((x) << 29) | |
2981 | #define UTIL_PIN_MODE_MASK (0xf << 24) | |
2982 | #define UTIL_PIN_MODE_DATA (0 << 24) | |
2983 | #define UTIL_PIN_MODE_PWM (1 << 24) | |
2984 | #define UTIL_PIN_MODE_VBLANK (4 << 24) | |
2985 | #define UTIL_PIN_MODE_VSYNC (5 << 24) | |
2986 | #define UTIL_PIN_MODE_EYE_LEVEL (8 << 24) | |
2987 | #define UTIL_PIN_OUTPUT_DATA (1 << 23) | |
2988 | #define UTIL_PIN_POLARITY (1 << 22) | |
2989 | #define UTIL_PIN_DIRECTION_INPUT (1 << 19) | |
2990 | #define UTIL_PIN_INPUT_DATA (1 << 16) | |
022e4e52 | 2991 | |
0fb890c0 | 2992 | /* BXT backlight register definition. */ |
022e4e52 | 2993 | #define _BXT_BLC_PWM_CTL1 0xC8250 |
0fb890c0 VK |
2994 | #define BXT_BLC_PWM_ENABLE (1 << 31) |
2995 | #define BXT_BLC_PWM_POLARITY (1 << 29) | |
022e4e52 SK |
2996 | #define _BXT_BLC_PWM_FREQ1 0xC8254 |
2997 | #define _BXT_BLC_PWM_DUTY1 0xC8258 | |
2998 | ||
2999 | #define _BXT_BLC_PWM_CTL2 0xC8350 | |
3000 | #define _BXT_BLC_PWM_FREQ2 0xC8354 | |
3001 | #define _BXT_BLC_PWM_DUTY2 0xC8358 | |
3002 | ||
f0f59a00 | 3003 | #define BXT_BLC_PWM_CTL(controller) _MMIO_PIPE(controller, \ |
022e4e52 | 3004 | _BXT_BLC_PWM_CTL1, _BXT_BLC_PWM_CTL2) |
f0f59a00 | 3005 | #define BXT_BLC_PWM_FREQ(controller) _MMIO_PIPE(controller, \ |
022e4e52 | 3006 | _BXT_BLC_PWM_FREQ1, _BXT_BLC_PWM_FREQ2) |
f0f59a00 | 3007 | #define BXT_BLC_PWM_DUTY(controller) _MMIO_PIPE(controller, \ |
022e4e52 | 3008 | _BXT_BLC_PWM_DUTY1, _BXT_BLC_PWM_DUTY2) |
0fb890c0 | 3009 | |
f0f59a00 | 3010 | #define PCH_GTC_CTL _MMIO(0xe7000) |
be256dc7 PZ |
3011 | #define PCH_GTC_ENABLE (1 << 31) |
3012 | ||
585fb111 | 3013 | /* TV port control */ |
f0f59a00 | 3014 | #define TV_CTL _MMIO(0x68000) |
646b4269 | 3015 | /* Enables the TV encoder */ |
585fb111 | 3016 | # define TV_ENC_ENABLE (1 << 31) |
646b4269 | 3017 | /* Sources the TV encoder input from pipe B instead of A. */ |
4add0f6b VS |
3018 | # define TV_ENC_PIPE_SEL_SHIFT 30 |
3019 | # define TV_ENC_PIPE_SEL_MASK (1 << 30) | |
3020 | # define TV_ENC_PIPE_SEL(pipe) ((pipe) << 30) | |
646b4269 | 3021 | /* Outputs composite video (DAC A only) */ |
585fb111 | 3022 | # define TV_ENC_OUTPUT_COMPOSITE (0 << 28) |
646b4269 | 3023 | /* Outputs SVideo video (DAC B/C) */ |
585fb111 | 3024 | # define TV_ENC_OUTPUT_SVIDEO (1 << 28) |
646b4269 | 3025 | /* Outputs Component video (DAC A/B/C) */ |
585fb111 | 3026 | # define TV_ENC_OUTPUT_COMPONENT (2 << 28) |
646b4269 | 3027 | /* Outputs Composite and SVideo (DAC A/B/C) */ |
585fb111 JB |
3028 | # define TV_ENC_OUTPUT_SVIDEO_COMPOSITE (3 << 28) |
3029 | # define TV_TRILEVEL_SYNC (1 << 21) | |
646b4269 | 3030 | /* Enables slow sync generation (945GM only) */ |
585fb111 | 3031 | # define TV_SLOW_SYNC (1 << 20) |
646b4269 | 3032 | /* Selects 4x oversampling for 480i and 576p */ |
585fb111 | 3033 | # define TV_OVERSAMPLE_4X (0 << 18) |
646b4269 | 3034 | /* Selects 2x oversampling for 720p and 1080i */ |
585fb111 | 3035 | # define TV_OVERSAMPLE_2X (1 << 18) |
646b4269 | 3036 | /* Selects no oversampling for 1080p */ |
585fb111 | 3037 | # define TV_OVERSAMPLE_NONE (2 << 18) |
646b4269 | 3038 | /* Selects 8x oversampling */ |
585fb111 | 3039 | # define TV_OVERSAMPLE_8X (3 << 18) |
e3bb355c | 3040 | # define TV_OVERSAMPLE_MASK (3 << 18) |
646b4269 | 3041 | /* Selects progressive mode rather than interlaced */ |
585fb111 | 3042 | # define TV_PROGRESSIVE (1 << 17) |
646b4269 | 3043 | /* Sets the colorburst to PAL mode. Required for non-M PAL modes. */ |
585fb111 | 3044 | # define TV_PAL_BURST (1 << 16) |
646b4269 | 3045 | /* Field for setting delay of Y compared to C */ |
585fb111 | 3046 | # define TV_YC_SKEW_MASK (7 << 12) |
646b4269 | 3047 | /* Enables a fix for 480p/576p standard definition modes on the 915GM only */ |
585fb111 | 3048 | # define TV_ENC_SDP_FIX (1 << 11) |
646b4269 | 3049 | /* |
585fb111 JB |
3050 | * Enables a fix for the 915GM only. |
3051 | * | |
3052 | * Not sure what it does. | |
3053 | */ | |
3054 | # define TV_ENC_C0_FIX (1 << 10) | |
646b4269 | 3055 | /* Bits that must be preserved by software */ |
d2d9f232 | 3056 | # define TV_CTL_SAVE ((1 << 11) | (3 << 9) | (7 << 6) | 0xf) |
585fb111 | 3057 | # define TV_FUSE_STATE_MASK (3 << 4) |
646b4269 | 3058 | /* Read-only state that reports all features enabled */ |
585fb111 | 3059 | # define TV_FUSE_STATE_ENABLED (0 << 4) |
646b4269 | 3060 | /* Read-only state that reports that Macrovision is disabled in hardware*/ |
585fb111 | 3061 | # define TV_FUSE_STATE_NO_MACROVISION (1 << 4) |
646b4269 | 3062 | /* Read-only state that reports that TV-out is disabled in hardware. */ |
585fb111 | 3063 | # define TV_FUSE_STATE_DISABLED (2 << 4) |
646b4269 | 3064 | /* Normal operation */ |
585fb111 | 3065 | # define TV_TEST_MODE_NORMAL (0 << 0) |
646b4269 | 3066 | /* Encoder test pattern 1 - combo pattern */ |
585fb111 | 3067 | # define TV_TEST_MODE_PATTERN_1 (1 << 0) |
646b4269 | 3068 | /* Encoder test pattern 2 - full screen vertical 75% color bars */ |
585fb111 | 3069 | # define TV_TEST_MODE_PATTERN_2 (2 << 0) |
646b4269 | 3070 | /* Encoder test pattern 3 - full screen horizontal 75% color bars */ |
585fb111 | 3071 | # define TV_TEST_MODE_PATTERN_3 (3 << 0) |
646b4269 | 3072 | /* Encoder test pattern 4 - random noise */ |
585fb111 | 3073 | # define TV_TEST_MODE_PATTERN_4 (4 << 0) |
646b4269 | 3074 | /* Encoder test pattern 5 - linear color ramps */ |
585fb111 | 3075 | # define TV_TEST_MODE_PATTERN_5 (5 << 0) |
646b4269 | 3076 | /* |
585fb111 JB |
3077 | * This test mode forces the DACs to 50% of full output. |
3078 | * | |
3079 | * This is used for load detection in combination with TVDAC_SENSE_MASK | |
3080 | */ | |
3081 | # define TV_TEST_MODE_MONITOR_DETECT (7 << 0) | |
3082 | # define TV_TEST_MODE_MASK (7 << 0) | |
3083 | ||
f0f59a00 | 3084 | #define TV_DAC _MMIO(0x68004) |
b8ed2a4f | 3085 | # define TV_DAC_SAVE 0x00ffff00 |
646b4269 | 3086 | /* |
585fb111 JB |
3087 | * Reports that DAC state change logic has reported change (RO). |
3088 | * | |
3089 | * This gets cleared when TV_DAC_STATE_EN is cleared | |
3090 | */ | |
3091 | # define TVDAC_STATE_CHG (1 << 31) | |
3092 | # define TVDAC_SENSE_MASK (7 << 28) | |
646b4269 | 3093 | /* Reports that DAC A voltage is above the detect threshold */ |
585fb111 | 3094 | # define TVDAC_A_SENSE (1 << 30) |
646b4269 | 3095 | /* Reports that DAC B voltage is above the detect threshold */ |
585fb111 | 3096 | # define TVDAC_B_SENSE (1 << 29) |
646b4269 | 3097 | /* Reports that DAC C voltage is above the detect threshold */ |
585fb111 | 3098 | # define TVDAC_C_SENSE (1 << 28) |
646b4269 | 3099 | /* |
585fb111 JB |
3100 | * Enables DAC state detection logic, for load-based TV detection. |
3101 | * | |
3102 | * The PLL of the chosen pipe (in TV_CTL) must be running, and the encoder set | |
3103 | * to off, for load detection to work. | |
3104 | */ | |
3105 | # define TVDAC_STATE_CHG_EN (1 << 27) | |
646b4269 | 3106 | /* Sets the DAC A sense value to high */ |
585fb111 | 3107 | # define TVDAC_A_SENSE_CTL (1 << 26) |
646b4269 | 3108 | /* Sets the DAC B sense value to high */ |
585fb111 | 3109 | # define TVDAC_B_SENSE_CTL (1 << 25) |
646b4269 | 3110 | /* Sets the DAC C sense value to high */ |
585fb111 | 3111 | # define TVDAC_C_SENSE_CTL (1 << 24) |
646b4269 | 3112 | /* Overrides the ENC_ENABLE and DAC voltage levels */ |
585fb111 | 3113 | # define DAC_CTL_OVERRIDE (1 << 7) |
646b4269 | 3114 | /* Sets the slew rate. Must be preserved in software */ |
585fb111 JB |
3115 | # define ENC_TVDAC_SLEW_FAST (1 << 6) |
3116 | # define DAC_A_1_3_V (0 << 4) | |
3117 | # define DAC_A_1_1_V (1 << 4) | |
3118 | # define DAC_A_0_7_V (2 << 4) | |
cb66c692 | 3119 | # define DAC_A_MASK (3 << 4) |
585fb111 JB |
3120 | # define DAC_B_1_3_V (0 << 2) |
3121 | # define DAC_B_1_1_V (1 << 2) | |
3122 | # define DAC_B_0_7_V (2 << 2) | |
cb66c692 | 3123 | # define DAC_B_MASK (3 << 2) |
585fb111 JB |
3124 | # define DAC_C_1_3_V (0 << 0) |
3125 | # define DAC_C_1_1_V (1 << 0) | |
3126 | # define DAC_C_0_7_V (2 << 0) | |
cb66c692 | 3127 | # define DAC_C_MASK (3 << 0) |
585fb111 | 3128 | |
646b4269 | 3129 | /* |
585fb111 JB |
3130 | * CSC coefficients are stored in a floating point format with 9 bits of |
3131 | * mantissa and 2 or 3 bits of exponent. The exponent is represented as 2**-n, | |
3132 | * where 2-bit exponents are unsigned n, and 3-bit exponents are signed n with | |
3133 | * -1 (0x3) being the only legal negative value. | |
3134 | */ | |
f0f59a00 | 3135 | #define TV_CSC_Y _MMIO(0x68010) |
585fb111 JB |
3136 | # define TV_RY_MASK 0x07ff0000 |
3137 | # define TV_RY_SHIFT 16 | |
3138 | # define TV_GY_MASK 0x00000fff | |
3139 | # define TV_GY_SHIFT 0 | |
3140 | ||
f0f59a00 | 3141 | #define TV_CSC_Y2 _MMIO(0x68014) |
585fb111 JB |
3142 | # define TV_BY_MASK 0x07ff0000 |
3143 | # define TV_BY_SHIFT 16 | |
646b4269 | 3144 | /* |
585fb111 JB |
3145 | * Y attenuation for component video. |
3146 | * | |
3147 | * Stored in 1.9 fixed point. | |
3148 | */ | |
3149 | # define TV_AY_MASK 0x000003ff | |
3150 | # define TV_AY_SHIFT 0 | |
3151 | ||
f0f59a00 | 3152 | #define TV_CSC_U _MMIO(0x68018) |
585fb111 JB |
3153 | # define TV_RU_MASK 0x07ff0000 |
3154 | # define TV_RU_SHIFT 16 | |
3155 | # define TV_GU_MASK 0x000007ff | |
3156 | # define TV_GU_SHIFT 0 | |
3157 | ||
f0f59a00 | 3158 | #define TV_CSC_U2 _MMIO(0x6801c) |
585fb111 JB |
3159 | # define TV_BU_MASK 0x07ff0000 |
3160 | # define TV_BU_SHIFT 16 | |
646b4269 | 3161 | /* |
585fb111 JB |
3162 | * U attenuation for component video. |
3163 | * | |
3164 | * Stored in 1.9 fixed point. | |
3165 | */ | |
3166 | # define TV_AU_MASK 0x000003ff | |
3167 | # define TV_AU_SHIFT 0 | |
3168 | ||
f0f59a00 | 3169 | #define TV_CSC_V _MMIO(0x68020) |
585fb111 JB |
3170 | # define TV_RV_MASK 0x0fff0000 |
3171 | # define TV_RV_SHIFT 16 | |
3172 | # define TV_GV_MASK 0x000007ff | |
3173 | # define TV_GV_SHIFT 0 | |
3174 | ||
f0f59a00 | 3175 | #define TV_CSC_V2 _MMIO(0x68024) |
585fb111 JB |
3176 | # define TV_BV_MASK 0x07ff0000 |
3177 | # define TV_BV_SHIFT 16 | |
646b4269 | 3178 | /* |
585fb111 JB |
3179 | * V attenuation for component video. |
3180 | * | |
3181 | * Stored in 1.9 fixed point. | |
3182 | */ | |
3183 | # define TV_AV_MASK 0x000007ff | |
3184 | # define TV_AV_SHIFT 0 | |
3185 | ||
f0f59a00 | 3186 | #define TV_CLR_KNOBS _MMIO(0x68028) |
646b4269 | 3187 | /* 2s-complement brightness adjustment */ |
585fb111 JB |
3188 | # define TV_BRIGHTNESS_MASK 0xff000000 |
3189 | # define TV_BRIGHTNESS_SHIFT 24 | |
646b4269 | 3190 | /* Contrast adjustment, as a 2.6 unsigned floating point number */ |
585fb111 JB |
3191 | # define TV_CONTRAST_MASK 0x00ff0000 |
3192 | # define TV_CONTRAST_SHIFT 16 | |
646b4269 | 3193 | /* Saturation adjustment, as a 2.6 unsigned floating point number */ |
585fb111 JB |
3194 | # define TV_SATURATION_MASK 0x0000ff00 |
3195 | # define TV_SATURATION_SHIFT 8 | |
646b4269 | 3196 | /* Hue adjustment, as an integer phase angle in degrees */ |
585fb111 JB |
3197 | # define TV_HUE_MASK 0x000000ff |
3198 | # define TV_HUE_SHIFT 0 | |
3199 | ||
f0f59a00 | 3200 | #define TV_CLR_LEVEL _MMIO(0x6802c) |
646b4269 | 3201 | /* Controls the DAC level for black */ |
585fb111 JB |
3202 | # define TV_BLACK_LEVEL_MASK 0x01ff0000 |
3203 | # define TV_BLACK_LEVEL_SHIFT 16 | |
646b4269 | 3204 | /* Controls the DAC level for blanking */ |
585fb111 JB |
3205 | # define TV_BLANK_LEVEL_MASK 0x000001ff |
3206 | # define TV_BLANK_LEVEL_SHIFT 0 | |
3207 | ||
f0f59a00 | 3208 | #define TV_H_CTL_1 _MMIO(0x68030) |
646b4269 | 3209 | /* Number of pixels in the hsync. */ |
585fb111 JB |
3210 | # define TV_HSYNC_END_MASK 0x1fff0000 |
3211 | # define TV_HSYNC_END_SHIFT 16 | |
646b4269 | 3212 | /* Total number of pixels minus one in the line (display and blanking). */ |
585fb111 JB |
3213 | # define TV_HTOTAL_MASK 0x00001fff |
3214 | # define TV_HTOTAL_SHIFT 0 | |
3215 | ||
f0f59a00 | 3216 | #define TV_H_CTL_2 _MMIO(0x68034) |
646b4269 | 3217 | /* Enables the colorburst (needed for non-component color) */ |
585fb111 | 3218 | # define TV_BURST_ENA (1 << 31) |
646b4269 | 3219 | /* Offset of the colorburst from the start of hsync, in pixels minus one. */ |
585fb111 JB |
3220 | # define TV_HBURST_START_SHIFT 16 |
3221 | # define TV_HBURST_START_MASK 0x1fff0000 | |
646b4269 | 3222 | /* Length of the colorburst */ |
585fb111 JB |
3223 | # define TV_HBURST_LEN_SHIFT 0 |
3224 | # define TV_HBURST_LEN_MASK 0x0001fff | |
3225 | ||
f0f59a00 | 3226 | #define TV_H_CTL_3 _MMIO(0x68038) |
646b4269 | 3227 | /* End of hblank, measured in pixels minus one from start of hsync */ |
585fb111 JB |
3228 | # define TV_HBLANK_END_SHIFT 16 |
3229 | # define TV_HBLANK_END_MASK 0x1fff0000 | |
646b4269 | 3230 | /* Start of hblank, measured in pixels minus one from start of hsync */ |
585fb111 JB |
3231 | # define TV_HBLANK_START_SHIFT 0 |
3232 | # define TV_HBLANK_START_MASK 0x0001fff | |
3233 | ||
f0f59a00 | 3234 | #define TV_V_CTL_1 _MMIO(0x6803c) |
646b4269 | 3235 | /* XXX */ |
585fb111 JB |
3236 | # define TV_NBR_END_SHIFT 16 |
3237 | # define TV_NBR_END_MASK 0x07ff0000 | |
646b4269 | 3238 | /* XXX */ |
585fb111 JB |
3239 | # define TV_VI_END_F1_SHIFT 8 |
3240 | # define TV_VI_END_F1_MASK 0x00003f00 | |
646b4269 | 3241 | /* XXX */ |
585fb111 JB |
3242 | # define TV_VI_END_F2_SHIFT 0 |
3243 | # define TV_VI_END_F2_MASK 0x0000003f | |
3244 | ||
f0f59a00 | 3245 | #define TV_V_CTL_2 _MMIO(0x68040) |
646b4269 | 3246 | /* Length of vsync, in half lines */ |
585fb111 JB |
3247 | # define TV_VSYNC_LEN_MASK 0x07ff0000 |
3248 | # define TV_VSYNC_LEN_SHIFT 16 | |
646b4269 | 3249 | /* Offset of the start of vsync in field 1, measured in one less than the |
585fb111 JB |
3250 | * number of half lines. |
3251 | */ | |
3252 | # define TV_VSYNC_START_F1_MASK 0x00007f00 | |
3253 | # define TV_VSYNC_START_F1_SHIFT 8 | |
646b4269 | 3254 | /* |
585fb111 JB |
3255 | * Offset of the start of vsync in field 2, measured in one less than the |
3256 | * number of half lines. | |
3257 | */ | |
3258 | # define TV_VSYNC_START_F2_MASK 0x0000007f | |
3259 | # define TV_VSYNC_START_F2_SHIFT 0 | |
3260 | ||
f0f59a00 | 3261 | #define TV_V_CTL_3 _MMIO(0x68044) |
646b4269 | 3262 | /* Enables generation of the equalization signal */ |
585fb111 | 3263 | # define TV_EQUAL_ENA (1 << 31) |
646b4269 | 3264 | /* Length of vsync, in half lines */ |
585fb111 JB |
3265 | # define TV_VEQ_LEN_MASK 0x007f0000 |
3266 | # define TV_VEQ_LEN_SHIFT 16 | |
646b4269 | 3267 | /* Offset of the start of equalization in field 1, measured in one less than |
585fb111 JB |
3268 | * the number of half lines. |
3269 | */ | |
3270 | # define TV_VEQ_START_F1_MASK 0x0007f00 | |
3271 | # define TV_VEQ_START_F1_SHIFT 8 | |
646b4269 | 3272 | /* |
585fb111 JB |
3273 | * Offset of the start of equalization in field 2, measured in one less than |
3274 | * the number of half lines. | |
3275 | */ | |
3276 | # define TV_VEQ_START_F2_MASK 0x000007f | |
3277 | # define TV_VEQ_START_F2_SHIFT 0 | |
3278 | ||
f0f59a00 | 3279 | #define TV_V_CTL_4 _MMIO(0x68048) |
646b4269 | 3280 | /* |
585fb111 JB |
3281 | * Offset to start of vertical colorburst, measured in one less than the |
3282 | * number of lines from vertical start. | |
3283 | */ | |
3284 | # define TV_VBURST_START_F1_MASK 0x003f0000 | |
3285 | # define TV_VBURST_START_F1_SHIFT 16 | |
646b4269 | 3286 | /* |
585fb111 JB |
3287 | * Offset to the end of vertical colorburst, measured in one less than the |
3288 | * number of lines from the start of NBR. | |
3289 | */ | |
3290 | # define TV_VBURST_END_F1_MASK 0x000000ff | |
3291 | # define TV_VBURST_END_F1_SHIFT 0 | |
3292 | ||
f0f59a00 | 3293 | #define TV_V_CTL_5 _MMIO(0x6804c) |
646b4269 | 3294 | /* |
585fb111 JB |
3295 | * Offset to start of vertical colorburst, measured in one less than the |
3296 | * number of lines from vertical start. | |
3297 | */ | |
3298 | # define TV_VBURST_START_F2_MASK 0x003f0000 | |
3299 | # define TV_VBURST_START_F2_SHIFT 16 | |
646b4269 | 3300 | /* |
585fb111 JB |
3301 | * Offset to the end of vertical colorburst, measured in one less than the |
3302 | * number of lines from the start of NBR. | |
3303 | */ | |
3304 | # define TV_VBURST_END_F2_MASK 0x000000ff | |
3305 | # define TV_VBURST_END_F2_SHIFT 0 | |
3306 | ||
f0f59a00 | 3307 | #define TV_V_CTL_6 _MMIO(0x68050) |
646b4269 | 3308 | /* |
585fb111 JB |
3309 | * Offset to start of vertical colorburst, measured in one less than the |
3310 | * number of lines from vertical start. | |
3311 | */ | |
3312 | # define TV_VBURST_START_F3_MASK 0x003f0000 | |
3313 | # define TV_VBURST_START_F3_SHIFT 16 | |
646b4269 | 3314 | /* |
585fb111 JB |
3315 | * Offset to the end of vertical colorburst, measured in one less than the |
3316 | * number of lines from the start of NBR. | |
3317 | */ | |
3318 | # define TV_VBURST_END_F3_MASK 0x000000ff | |
3319 | # define TV_VBURST_END_F3_SHIFT 0 | |
3320 | ||
f0f59a00 | 3321 | #define TV_V_CTL_7 _MMIO(0x68054) |
646b4269 | 3322 | /* |
585fb111 JB |
3323 | * Offset to start of vertical colorburst, measured in one less than the |
3324 | * number of lines from vertical start. | |
3325 | */ | |
3326 | # define TV_VBURST_START_F4_MASK 0x003f0000 | |
3327 | # define TV_VBURST_START_F4_SHIFT 16 | |
646b4269 | 3328 | /* |
585fb111 JB |
3329 | * Offset to the end of vertical colorburst, measured in one less than the |
3330 | * number of lines from the start of NBR. | |
3331 | */ | |
3332 | # define TV_VBURST_END_F4_MASK 0x000000ff | |
3333 | # define TV_VBURST_END_F4_SHIFT 0 | |
3334 | ||
f0f59a00 | 3335 | #define TV_SC_CTL_1 _MMIO(0x68060) |
646b4269 | 3336 | /* Turns on the first subcarrier phase generation DDA */ |
585fb111 | 3337 | # define TV_SC_DDA1_EN (1 << 31) |
646b4269 | 3338 | /* Turns on the first subcarrier phase generation DDA */ |
585fb111 | 3339 | # define TV_SC_DDA2_EN (1 << 30) |
646b4269 | 3340 | /* Turns on the first subcarrier phase generation DDA */ |
585fb111 | 3341 | # define TV_SC_DDA3_EN (1 << 29) |
646b4269 | 3342 | /* Sets the subcarrier DDA to reset frequency every other field */ |
585fb111 | 3343 | # define TV_SC_RESET_EVERY_2 (0 << 24) |
646b4269 | 3344 | /* Sets the subcarrier DDA to reset frequency every fourth field */ |
585fb111 | 3345 | # define TV_SC_RESET_EVERY_4 (1 << 24) |
646b4269 | 3346 | /* Sets the subcarrier DDA to reset frequency every eighth field */ |
585fb111 | 3347 | # define TV_SC_RESET_EVERY_8 (2 << 24) |
646b4269 | 3348 | /* Sets the subcarrier DDA to never reset the frequency */ |
585fb111 | 3349 | # define TV_SC_RESET_NEVER (3 << 24) |
646b4269 | 3350 | /* Sets the peak amplitude of the colorburst.*/ |
585fb111 JB |
3351 | # define TV_BURST_LEVEL_MASK 0x00ff0000 |
3352 | # define TV_BURST_LEVEL_SHIFT 16 | |
646b4269 | 3353 | /* Sets the increment of the first subcarrier phase generation DDA */ |
585fb111 JB |
3354 | # define TV_SCDDA1_INC_MASK 0x00000fff |
3355 | # define TV_SCDDA1_INC_SHIFT 0 | |
3356 | ||
f0f59a00 | 3357 | #define TV_SC_CTL_2 _MMIO(0x68064) |
646b4269 | 3358 | /* Sets the rollover for the second subcarrier phase generation DDA */ |
585fb111 JB |
3359 | # define TV_SCDDA2_SIZE_MASK 0x7fff0000 |
3360 | # define TV_SCDDA2_SIZE_SHIFT 16 | |
646b4269 | 3361 | /* Sets the increent of the second subcarrier phase generation DDA */ |
585fb111 JB |
3362 | # define TV_SCDDA2_INC_MASK 0x00007fff |
3363 | # define TV_SCDDA2_INC_SHIFT 0 | |
3364 | ||
f0f59a00 | 3365 | #define TV_SC_CTL_3 _MMIO(0x68068) |
646b4269 | 3366 | /* Sets the rollover for the third subcarrier phase generation DDA */ |
585fb111 JB |
3367 | # define TV_SCDDA3_SIZE_MASK 0x7fff0000 |
3368 | # define TV_SCDDA3_SIZE_SHIFT 16 | |
646b4269 | 3369 | /* Sets the increent of the third subcarrier phase generation DDA */ |
585fb111 JB |
3370 | # define TV_SCDDA3_INC_MASK 0x00007fff |
3371 | # define TV_SCDDA3_INC_SHIFT 0 | |
3372 | ||
f0f59a00 | 3373 | #define TV_WIN_POS _MMIO(0x68070) |
646b4269 | 3374 | /* X coordinate of the display from the start of horizontal active */ |
585fb111 JB |
3375 | # define TV_XPOS_MASK 0x1fff0000 |
3376 | # define TV_XPOS_SHIFT 16 | |
646b4269 | 3377 | /* Y coordinate of the display from the start of vertical active (NBR) */ |
585fb111 JB |
3378 | # define TV_YPOS_MASK 0x00000fff |
3379 | # define TV_YPOS_SHIFT 0 | |
3380 | ||
f0f59a00 | 3381 | #define TV_WIN_SIZE _MMIO(0x68074) |
646b4269 | 3382 | /* Horizontal size of the display window, measured in pixels*/ |
585fb111 JB |
3383 | # define TV_XSIZE_MASK 0x1fff0000 |
3384 | # define TV_XSIZE_SHIFT 16 | |
646b4269 | 3385 | /* |
585fb111 JB |
3386 | * Vertical size of the display window, measured in pixels. |
3387 | * | |
3388 | * Must be even for interlaced modes. | |
3389 | */ | |
3390 | # define TV_YSIZE_MASK 0x00000fff | |
3391 | # define TV_YSIZE_SHIFT 0 | |
3392 | ||
f0f59a00 | 3393 | #define TV_FILTER_CTL_1 _MMIO(0x68080) |
646b4269 | 3394 | /* |
585fb111 JB |
3395 | * Enables automatic scaling calculation. |
3396 | * | |
3397 | * If set, the rest of the registers are ignored, and the calculated values can | |
3398 | * be read back from the register. | |
3399 | */ | |
3400 | # define TV_AUTO_SCALE (1 << 31) | |
646b4269 | 3401 | /* |
585fb111 JB |
3402 | * Disables the vertical filter. |
3403 | * | |
3404 | * This is required on modes more than 1024 pixels wide */ | |
3405 | # define TV_V_FILTER_BYPASS (1 << 29) | |
646b4269 | 3406 | /* Enables adaptive vertical filtering */ |
585fb111 JB |
3407 | # define TV_VADAPT (1 << 28) |
3408 | # define TV_VADAPT_MODE_MASK (3 << 26) | |
646b4269 | 3409 | /* Selects the least adaptive vertical filtering mode */ |
585fb111 | 3410 | # define TV_VADAPT_MODE_LEAST (0 << 26) |
646b4269 | 3411 | /* Selects the moderately adaptive vertical filtering mode */ |
585fb111 | 3412 | # define TV_VADAPT_MODE_MODERATE (1 << 26) |
646b4269 | 3413 | /* Selects the most adaptive vertical filtering mode */ |
585fb111 | 3414 | # define TV_VADAPT_MODE_MOST (3 << 26) |
646b4269 | 3415 | /* |
585fb111 JB |
3416 | * Sets the horizontal scaling factor. |
3417 | * | |
3418 | * This should be the fractional part of the horizontal scaling factor divided | |
3419 | * by the oversampling rate. TV_HSCALE should be less than 1, and set to: | |
3420 | * | |
3421 | * (src width - 1) / ((oversample * dest width) - 1) | |
3422 | */ | |
3423 | # define TV_HSCALE_FRAC_MASK 0x00003fff | |
3424 | # define TV_HSCALE_FRAC_SHIFT 0 | |
3425 | ||
f0f59a00 | 3426 | #define TV_FILTER_CTL_2 _MMIO(0x68084) |
646b4269 | 3427 | /* |
585fb111 JB |
3428 | * Sets the integer part of the 3.15 fixed-point vertical scaling factor. |
3429 | * | |
3430 | * TV_VSCALE should be (src height - 1) / ((interlace * dest height) - 1) | |
3431 | */ | |
3432 | # define TV_VSCALE_INT_MASK 0x00038000 | |
3433 | # define TV_VSCALE_INT_SHIFT 15 | |
646b4269 | 3434 | /* |
585fb111 JB |
3435 | * Sets the fractional part of the 3.15 fixed-point vertical scaling factor. |
3436 | * | |
3437 | * \sa TV_VSCALE_INT_MASK | |
3438 | */ | |
3439 | # define TV_VSCALE_FRAC_MASK 0x00007fff | |
3440 | # define TV_VSCALE_FRAC_SHIFT 0 | |
3441 | ||
f0f59a00 | 3442 | #define TV_FILTER_CTL_3 _MMIO(0x68088) |
646b4269 | 3443 | /* |
585fb111 JB |
3444 | * Sets the integer part of the 3.15 fixed-point vertical scaling factor. |
3445 | * | |
3446 | * TV_VSCALE should be (src height - 1) / (1/4 * (dest height - 1)) | |
3447 | * | |
3448 | * For progressive modes, TV_VSCALE_IP_INT should be set to zeroes. | |
3449 | */ | |
3450 | # define TV_VSCALE_IP_INT_MASK 0x00038000 | |
3451 | # define TV_VSCALE_IP_INT_SHIFT 15 | |
646b4269 | 3452 | /* |
585fb111 JB |
3453 | * Sets the fractional part of the 3.15 fixed-point vertical scaling factor. |
3454 | * | |
3455 | * For progressive modes, TV_VSCALE_IP_INT should be set to zeroes. | |
3456 | * | |
3457 | * \sa TV_VSCALE_IP_INT_MASK | |
3458 | */ | |
3459 | # define TV_VSCALE_IP_FRAC_MASK 0x00007fff | |
3460 | # define TV_VSCALE_IP_FRAC_SHIFT 0 | |
3461 | ||
f0f59a00 | 3462 | #define TV_CC_CONTROL _MMIO(0x68090) |
585fb111 | 3463 | # define TV_CC_ENABLE (1 << 31) |
646b4269 | 3464 | /* |
585fb111 JB |
3465 | * Specifies which field to send the CC data in. |
3466 | * | |
3467 | * CC data is usually sent in field 0. | |
3468 | */ | |
3469 | # define TV_CC_FID_MASK (1 << 27) | |
3470 | # define TV_CC_FID_SHIFT 27 | |
646b4269 | 3471 | /* Sets the horizontal position of the CC data. Usually 135. */ |
585fb111 JB |
3472 | # define TV_CC_HOFF_MASK 0x03ff0000 |
3473 | # define TV_CC_HOFF_SHIFT 16 | |
646b4269 | 3474 | /* Sets the vertical position of the CC data. Usually 21 */ |
585fb111 JB |
3475 | # define TV_CC_LINE_MASK 0x0000003f |
3476 | # define TV_CC_LINE_SHIFT 0 | |
3477 | ||
f0f59a00 | 3478 | #define TV_CC_DATA _MMIO(0x68094) |
585fb111 | 3479 | # define TV_CC_RDY (1 << 31) |
646b4269 | 3480 | /* Second word of CC data to be transmitted. */ |
585fb111 JB |
3481 | # define TV_CC_DATA_2_MASK 0x007f0000 |
3482 | # define TV_CC_DATA_2_SHIFT 16 | |
646b4269 | 3483 | /* First word of CC data to be transmitted. */ |
585fb111 JB |
3484 | # define TV_CC_DATA_1_MASK 0x0000007f |
3485 | # define TV_CC_DATA_1_SHIFT 0 | |
3486 | ||
f0f59a00 VS |
3487 | #define TV_H_LUMA(i) _MMIO(0x68100 + (i) * 4) /* 60 registers */ |
3488 | #define TV_H_CHROMA(i) _MMIO(0x68200 + (i) * 4) /* 60 registers */ | |
3489 | #define TV_V_LUMA(i) _MMIO(0x68300 + (i) * 4) /* 43 registers */ | |
3490 | #define TV_V_CHROMA(i) _MMIO(0x68400 + (i) * 4) /* 43 registers */ | |
585fb111 | 3491 | |
040d87f1 | 3492 | /* Display Port */ |
f0f59a00 VS |
3493 | #define DP_A _MMIO(0x64000) /* eDP */ |
3494 | #define DP_B _MMIO(0x64100) | |
3495 | #define DP_C _MMIO(0x64200) | |
3496 | #define DP_D _MMIO(0x64300) | |
040d87f1 | 3497 | |
f0f59a00 VS |
3498 | #define VLV_DP_B _MMIO(VLV_DISPLAY_BASE + 0x64100) |
3499 | #define VLV_DP_C _MMIO(VLV_DISPLAY_BASE + 0x64200) | |
3500 | #define CHV_DP_D _MMIO(VLV_DISPLAY_BASE + 0x64300) | |
e66eb81d | 3501 | |
040d87f1 | 3502 | #define DP_PORT_EN (1 << 31) |
59b74c49 VS |
3503 | #define DP_PIPE_SEL_SHIFT 30 |
3504 | #define DP_PIPE_SEL_MASK (1 << 30) | |
3505 | #define DP_PIPE_SEL(pipe) ((pipe) << 30) | |
3506 | #define DP_PIPE_SEL_SHIFT_IVB 29 | |
3507 | #define DP_PIPE_SEL_MASK_IVB (3 << 29) | |
3508 | #define DP_PIPE_SEL_IVB(pipe) ((pipe) << 29) | |
3509 | #define DP_PIPE_SEL_SHIFT_CHV 16 | |
3510 | #define DP_PIPE_SEL_MASK_CHV (3 << 16) | |
3511 | #define DP_PIPE_SEL_CHV(pipe) ((pipe) << 16) | |
47a05eca | 3512 | |
040d87f1 KP |
3513 | /* Link training mode - select a suitable mode for each stage */ |
3514 | #define DP_LINK_TRAIN_PAT_1 (0 << 28) | |
3515 | #define DP_LINK_TRAIN_PAT_2 (1 << 28) | |
3516 | #define DP_LINK_TRAIN_PAT_IDLE (2 << 28) | |
3517 | #define DP_LINK_TRAIN_OFF (3 << 28) | |
3518 | #define DP_LINK_TRAIN_MASK (3 << 28) | |
3519 | #define DP_LINK_TRAIN_SHIFT 28 | |
3520 | ||
8db9d77b ZW |
3521 | /* CPT Link training mode */ |
3522 | #define DP_LINK_TRAIN_PAT_1_CPT (0 << 8) | |
3523 | #define DP_LINK_TRAIN_PAT_2_CPT (1 << 8) | |
3524 | #define DP_LINK_TRAIN_PAT_IDLE_CPT (2 << 8) | |
3525 | #define DP_LINK_TRAIN_OFF_CPT (3 << 8) | |
3526 | #define DP_LINK_TRAIN_MASK_CPT (7 << 8) | |
3527 | #define DP_LINK_TRAIN_SHIFT_CPT 8 | |
3528 | ||
040d87f1 KP |
3529 | /* Signal voltages. These are mostly controlled by the other end */ |
3530 | #define DP_VOLTAGE_0_4 (0 << 25) | |
3531 | #define DP_VOLTAGE_0_6 (1 << 25) | |
3532 | #define DP_VOLTAGE_0_8 (2 << 25) | |
3533 | #define DP_VOLTAGE_1_2 (3 << 25) | |
3534 | #define DP_VOLTAGE_MASK (7 << 25) | |
3535 | #define DP_VOLTAGE_SHIFT 25 | |
3536 | ||
3537 | /* Signal pre-emphasis levels, like voltages, the other end tells us what | |
3538 | * they want | |
3539 | */ | |
3540 | #define DP_PRE_EMPHASIS_0 (0 << 22) | |
3541 | #define DP_PRE_EMPHASIS_3_5 (1 << 22) | |
3542 | #define DP_PRE_EMPHASIS_6 (2 << 22) | |
3543 | #define DP_PRE_EMPHASIS_9_5 (3 << 22) | |
3544 | #define DP_PRE_EMPHASIS_MASK (7 << 22) | |
3545 | #define DP_PRE_EMPHASIS_SHIFT 22 | |
3546 | ||
3547 | /* How many wires to use. I guess 3 was too hard */ | |
17aa6be9 | 3548 | #define DP_PORT_WIDTH(width) (((width) - 1) << 19) |
040d87f1 | 3549 | #define DP_PORT_WIDTH_MASK (7 << 19) |
90a6b7b0 | 3550 | #define DP_PORT_WIDTH_SHIFT 19 |
040d87f1 KP |
3551 | |
3552 | /* Mystic DPCD version 1.1 special mode */ | |
3553 | #define DP_ENHANCED_FRAMING (1 << 18) | |
3554 | ||
32f9d658 ZW |
3555 | /* eDP */ |
3556 | #define DP_PLL_FREQ_270MHZ (0 << 16) | |
b377e0df | 3557 | #define DP_PLL_FREQ_162MHZ (1 << 16) |
32f9d658 ZW |
3558 | #define DP_PLL_FREQ_MASK (3 << 16) |
3559 | ||
646b4269 | 3560 | /* locked once port is enabled */ |
040d87f1 KP |
3561 | #define DP_PORT_REVERSAL (1 << 15) |
3562 | ||
32f9d658 ZW |
3563 | /* eDP */ |
3564 | #define DP_PLL_ENABLE (1 << 14) | |
3565 | ||
646b4269 | 3566 | /* sends the clock on lane 15 of the PEG for debug */ |
040d87f1 KP |
3567 | #define DP_CLOCK_OUTPUT_ENABLE (1 << 13) |
3568 | ||
3569 | #define DP_SCRAMBLING_DISABLE (1 << 12) | |
f2b115e6 | 3570 | #define DP_SCRAMBLING_DISABLE_IRONLAKE (1 << 7) |
040d87f1 | 3571 | |
646b4269 | 3572 | /* limit RGB values to avoid confusing TVs */ |
040d87f1 KP |
3573 | #define DP_COLOR_RANGE_16_235 (1 << 8) |
3574 | ||
646b4269 | 3575 | /* Turn on the audio link */ |
040d87f1 KP |
3576 | #define DP_AUDIO_OUTPUT_ENABLE (1 << 6) |
3577 | ||
646b4269 | 3578 | /* vs and hs sync polarity */ |
040d87f1 KP |
3579 | #define DP_SYNC_VS_HIGH (1 << 4) |
3580 | #define DP_SYNC_HS_HIGH (1 << 3) | |
3581 | ||
646b4269 | 3582 | /* A fantasy */ |
040d87f1 KP |
3583 | #define DP_DETECTED (1 << 2) |
3584 | ||
646b4269 | 3585 | /* The aux channel provides a way to talk to the |
040d87f1 KP |
3586 | * signal sink for DDC etc. Max packet size supported |
3587 | * is 20 bytes in each direction, hence the 5 fixed | |
3588 | * data registers | |
3589 | */ | |
ed5eb1b7 JN |
3590 | #define _DPA_AUX_CH_CTL (DISPLAY_MMIO_BASE(dev_priv) + 0x64010) |
3591 | #define _DPA_AUX_CH_DATA1 (DISPLAY_MMIO_BASE(dev_priv) + 0x64014) | |
ed5eb1b7 JN |
3592 | |
3593 | #define _DPB_AUX_CH_CTL (DISPLAY_MMIO_BASE(dev_priv) + 0x64110) | |
3594 | #define _DPB_AUX_CH_DATA1 (DISPLAY_MMIO_BASE(dev_priv) + 0x64114) | |
a324fcac | 3595 | |
bdabdb63 VS |
3596 | #define DP_AUX_CH_CTL(aux_ch) _MMIO_PORT(aux_ch, _DPA_AUX_CH_CTL, _DPB_AUX_CH_CTL) |
3597 | #define DP_AUX_CH_DATA(aux_ch, i) _MMIO(_PORT(aux_ch, _DPA_AUX_CH_DATA1, _DPB_AUX_CH_DATA1) + (i) * 4) /* 5 registers */ | |
040d87f1 KP |
3598 | |
3599 | #define DP_AUX_CH_CTL_SEND_BUSY (1 << 31) | |
3600 | #define DP_AUX_CH_CTL_DONE (1 << 30) | |
3601 | #define DP_AUX_CH_CTL_INTERRUPT (1 << 29) | |
3602 | #define DP_AUX_CH_CTL_TIME_OUT_ERROR (1 << 28) | |
3603 | #define DP_AUX_CH_CTL_TIME_OUT_400us (0 << 26) | |
3604 | #define DP_AUX_CH_CTL_TIME_OUT_600us (1 << 26) | |
3605 | #define DP_AUX_CH_CTL_TIME_OUT_800us (2 << 26) | |
6fa228ba | 3606 | #define DP_AUX_CH_CTL_TIME_OUT_MAX (3 << 26) /* Varies per platform */ |
040d87f1 KP |
3607 | #define DP_AUX_CH_CTL_TIME_OUT_MASK (3 << 26) |
3608 | #define DP_AUX_CH_CTL_RECEIVE_ERROR (1 << 25) | |
3609 | #define DP_AUX_CH_CTL_MESSAGE_SIZE_MASK (0x1f << 20) | |
3610 | #define DP_AUX_CH_CTL_MESSAGE_SIZE_SHIFT 20 | |
3611 | #define DP_AUX_CH_CTL_PRECHARGE_2US_MASK (0xf << 16) | |
3612 | #define DP_AUX_CH_CTL_PRECHARGE_2US_SHIFT 16 | |
3613 | #define DP_AUX_CH_CTL_AUX_AKSV_SELECT (1 << 15) | |
3614 | #define DP_AUX_CH_CTL_MANCHESTER_TEST (1 << 14) | |
3615 | #define DP_AUX_CH_CTL_SYNC_TEST (1 << 13) | |
3616 | #define DP_AUX_CH_CTL_DEGLITCH_TEST (1 << 12) | |
3617 | #define DP_AUX_CH_CTL_PRECHARGE_TEST (1 << 11) | |
3618 | #define DP_AUX_CH_CTL_BIT_CLOCK_2X_MASK (0x7ff) | |
3619 | #define DP_AUX_CH_CTL_BIT_CLOCK_2X_SHIFT 0 | |
e3d99845 SJ |
3620 | #define DP_AUX_CH_CTL_PSR_DATA_AUX_REG_SKL (1 << 14) |
3621 | #define DP_AUX_CH_CTL_FS_DATA_AUX_REG_SKL (1 << 13) | |
3622 | #define DP_AUX_CH_CTL_GTC_DATA_AUX_REG_SKL (1 << 12) | |
6f211ed4 | 3623 | #define DP_AUX_CH_CTL_TBT_IO (1 << 11) |
395b2913 | 3624 | #define DP_AUX_CH_CTL_FW_SYNC_PULSE_SKL_MASK (0x1f << 5) |
e3d99845 | 3625 | #define DP_AUX_CH_CTL_FW_SYNC_PULSE_SKL(c) (((c) - 1) << 5) |
b9ca5fad | 3626 | #define DP_AUX_CH_CTL_SYNC_PULSE_SKL(c) ((c) - 1) |
040d87f1 KP |
3627 | |
3628 | /* | |
3629 | * Computing GMCH M and N values for the Display Port link | |
3630 | * | |
3631 | * GMCH M/N = dot clock * bytes per pixel / ls_clk * # of lanes | |
3632 | * | |
3633 | * ls_clk (we assume) is the DP link clock (1.62 or 2.7 GHz) | |
3634 | * | |
3635 | * The GMCH value is used internally | |
3636 | * | |
3637 | * bytes_per_pixel is the number of bytes coming out of the plane, | |
3638 | * which is after the LUTs, so we want the bytes for our color format. | |
3639 | * For our current usage, this is always 3, one byte for R, G and B. | |
3640 | */ | |
e3b95f1e DV |
3641 | #define _PIPEA_DATA_M_G4X 0x70050 |
3642 | #define _PIPEB_DATA_M_G4X 0x71050 | |
040d87f1 KP |
3643 | |
3644 | /* Transfer unit size for display port - 1, default is 0x3f (for TU size 64) */ | |
c65b3aff VS |
3645 | #define TU_SIZE_MASK REG_GENMASK(30, 25) |
3646 | #define TU_SIZE(x) REG_FIELD_PREP(TU_SIZE_MASK, (x) - 1) /* default size 64 */ | |
040d87f1 | 3647 | |
c65b3aff | 3648 | #define DATA_LINK_M_N_MASK REG_GENMASK(23, 0) |
a65851af | 3649 | #define DATA_LINK_N_MAX (0x800000) |
040d87f1 | 3650 | |
e3b95f1e DV |
3651 | #define _PIPEA_DATA_N_G4X 0x70054 |
3652 | #define _PIPEB_DATA_N_G4X 0x71054 | |
040d87f1 KP |
3653 | |
3654 | /* | |
3655 | * Computing Link M and N values for the Display Port link | |
3656 | * | |
3657 | * Link M / N = pixel_clock / ls_clk | |
3658 | * | |
3659 | * (the DP spec calls pixel_clock the 'strm_clk') | |
3660 | * | |
3661 | * The Link value is transmitted in the Main Stream | |
3662 | * Attributes and VB-ID. | |
3663 | */ | |
3664 | ||
e3b95f1e DV |
3665 | #define _PIPEA_LINK_M_G4X 0x70060 |
3666 | #define _PIPEB_LINK_M_G4X 0x71060 | |
e3b95f1e DV |
3667 | #define _PIPEA_LINK_N_G4X 0x70064 |
3668 | #define _PIPEB_LINK_N_G4X 0x71064 | |
040d87f1 | 3669 | |
f0f59a00 VS |
3670 | #define PIPE_DATA_M_G4X(pipe) _MMIO_PIPE(pipe, _PIPEA_DATA_M_G4X, _PIPEB_DATA_M_G4X) |
3671 | #define PIPE_DATA_N_G4X(pipe) _MMIO_PIPE(pipe, _PIPEA_DATA_N_G4X, _PIPEB_DATA_N_G4X) | |
3672 | #define PIPE_LINK_M_G4X(pipe) _MMIO_PIPE(pipe, _PIPEA_LINK_M_G4X, _PIPEB_LINK_M_G4X) | |
3673 | #define PIPE_LINK_N_G4X(pipe) _MMIO_PIPE(pipe, _PIPEA_LINK_N_G4X, _PIPEB_LINK_N_G4X) | |
9db4a9c7 | 3674 | |
585fb111 JB |
3675 | /* Display & cursor control */ |
3676 | ||
3677 | /* Pipe A */ | |
a57c774a | 3678 | #define _PIPEADSL 0x70000 |
96e4c3c0 VS |
3679 | #define PIPEDSL_CURR_FIELD REG_BIT(31) /* ctg+ */ |
3680 | #define PIPEDSL_LINE_MASK REG_GENMASK(19, 0) | |
a57c774a | 3681 | #define _PIPEACONF 0x70008 |
6a6d914d VS |
3682 | #define PIPECONF_ENABLE REG_BIT(31) |
3683 | #define PIPECONF_DOUBLE_WIDE REG_BIT(30) /* pre-i965 */ | |
3684 | #define PIPECONF_STATE_ENABLE REG_BIT(30) /* i965+ */ | |
3685 | #define PIPECONF_DSI_PLL_LOCKED REG_BIT(29) /* vlv & pipe A only */ | |
3686 | #define PIPECONF_FRAME_START_DELAY_MASK REG_GENMASK(28, 27) /* pre-hsw */ | |
3687 | #define PIPECONF_FRAME_START_DELAY(x) REG_FIELD_PREP(PIPECONF_FRAME_START_DELAY_MASK, (x)) /* pre-hsw: 0-3 */ | |
3688 | #define PIPECONF_PIPE_LOCKED REG_BIT(25) | |
3689 | #define PIPECONF_FORCE_BORDER REG_BIT(25) | |
3690 | #define PIPECONF_GAMMA_MODE_MASK_I9XX REG_BIT(24) /* gmch */ | |
3691 | #define PIPECONF_GAMMA_MODE_MASK_ILK REG_GENMASK(25, 24) /* ilk-ivb */ | |
3692 | #define PIPECONF_GAMMA_MODE_8BIT REG_FIELD_PREP(PIPECONF_GAMMA_MODE_MASK, 0) | |
3693 | #define PIPECONF_GAMMA_MODE_10BIT REG_FIELD_PREP(PIPECONF_GAMMA_MODE_MASK, 1) | |
3694 | #define PIPECONF_GAMMA_MODE_12BIT REG_FIELD_PREP(PIPECONF_GAMMA_MODE_MASK_ILK, 2) /* ilk-ivb */ | |
3695 | #define PIPECONF_GAMMA_MODE_SPLIT REG_FIELD_PREP(PIPECONF_GAMMA_MODE_MASK_ILK, 3) /* ivb */ | |
3696 | #define PIPECONF_GAMMA_MODE(x) REG_FIELD_PREP(PIPECONF_GAMMA_MODE_MASK_ILK, (x)) /* pass in GAMMA_MODE_MODE_* */ | |
3697 | #define PIPECONF_INTERLACE_MASK REG_GENMASK(23, 21) /* gen3+ */ | |
3698 | #define PIPECONF_INTERLACE_PROGRESSIVE REG_FIELD_PREP(PIPECONF_INTERLACE_MASK, 0) | |
3699 | #define PIPECONF_INTERLACE_W_SYNC_SHIFT_PANEL REG_FIELD_PREP(PIPECONF_INTERLACE_MASK, 4) /* gen4 only */ | |
3700 | #define PIPECONF_INTERLACE_W_SYNC_SHIFT REG_FIELD_PREP(PIPECONF_INTERLACE_MASK, 5) /* gen4 only */ | |
3701 | #define PIPECONF_INTERLACE_W_FIELD_INDICATION REG_FIELD_PREP(PIPECONF_INTERLACE_MASK, 6) | |
3702 | #define PIPECONF_INTERLACE_FIELD_0_ONLY REG_FIELD_PREP(PIPECONF_INTERLACE_MASK, 7) /* gen3 only */ | |
3703 | /* | |
3704 | * ilk+: PF/D=progressive fetch/display, IF/D=interlaced fetch/display, | |
3705 | * DBL=power saving pixel doubling, PF-ID* requires panel fitter | |
3706 | */ | |
3707 | #define PIPECONF_INTERLACE_MASK_ILK REG_GENMASK(23, 21) /* ilk+ */ | |
3708 | #define PIPECONF_INTERLACE_MASK_HSW REG_GENMASK(22, 21) /* hsw+ */ | |
3709 | #define PIPECONF_INTERLACE_PF_PD_ILK REG_FIELD_PREP(PIPECONF_INTERLACE_MASK_ILK, 0) | |
3710 | #define PIPECONF_INTERLACE_PF_ID_ILK REG_FIELD_PREP(PIPECONF_INTERLACE_MASK_ILK, 1) | |
3711 | #define PIPECONF_INTERLACE_IF_ID_ILK REG_FIELD_PREP(PIPECONF_INTERLACE_MASK_ILK, 3) | |
3712 | #define PIPECONF_INTERLACE_IF_ID_DBL_ILK REG_FIELD_PREP(PIPECONF_INTERLACE_MASK_ILK, 4) /* ilk/snb only */ | |
3713 | #define PIPECONF_INTERLACE_PF_ID_DBL_ILK REG_FIELD_PREP(PIPECONF_INTERLACE_MASK_ILK, 5) /* ilk/snb only */ | |
dd7ae6b3 | 3714 | #define PIPECONF_REFRESH_RATE_ALT_ILK REG_BIT(20) |
1fa7bb12 VS |
3715 | #define PIPECONF_MSA_TIMING_DELAY_MASK REG_GENMASK(19, 18) /* ilk/snb/ivb */ |
3716 | #define PIPECONF_MSA_TIMING_DELAY(x) REG_FIELD_PREP(PIPECONF_MSA_TIMING_DELAY_MASK, (x)) | |
6a6d914d | 3717 | #define PIPECONF_CXSR_DOWNCLOCK REG_BIT(16) |
dd7ae6b3 | 3718 | #define PIPECONF_REFRESH_RATE_ALT_VLV REG_BIT(14) |
6a6d914d VS |
3719 | #define PIPECONF_COLOR_RANGE_SELECT REG_BIT(13) |
3720 | #define PIPECONF_OUTPUT_COLORSPACE_MASK REG_GENMASK(12, 11) /* ilk-ivb */ | |
3721 | #define PIPECONF_OUTPUT_COLORSPACE_RGB REG_FIELD_PREP(PIPECONF_OUTPUT_COLORSPACE_MASK, 0) /* ilk-ivb */ | |
3722 | #define PIPECONF_OUTPUT_COLORSPACE_YUV601 REG_FIELD_PREP(PIPECONF_OUTPUT_COLORSPACE_MASK, 1) /* ilk-ivb */ | |
3723 | #define PIPECONF_OUTPUT_COLORSPACE_YUV709 REG_FIELD_PREP(PIPECONF_OUTPUT_COLORSPACE_MASK, 2) /* ilk-ivb */ | |
3724 | #define PIPECONF_OUTPUT_COLORSPACE_YUV_HSW REG_BIT(11) /* hsw only */ | |
3725 | #define PIPECONF_BPC_MASK REG_GENMASK(7, 5) /* ctg-ivb */ | |
3726 | #define PIPECONF_BPC_8 REG_FIELD_PREP(PIPECONF_BPC_MASK, 0) | |
3727 | #define PIPECONF_BPC_10 REG_FIELD_PREP(PIPECONF_BPC_MASK, 1) | |
3728 | #define PIPECONF_BPC_6 REG_FIELD_PREP(PIPECONF_BPC_MASK, 2) | |
3729 | #define PIPECONF_BPC_12 REG_FIELD_PREP(PIPECONF_BPC_MASK, 3) | |
3730 | #define PIPECONF_DITHER_EN REG_BIT(4) | |
3731 | #define PIPECONF_DITHER_TYPE_MASK REG_GENMASK(3, 2) | |
3732 | #define PIPECONF_DITHER_TYPE_SP REG_FIELD_PREP(PIPECONF_DITHER_TYPE_MASK, 0) | |
3733 | #define PIPECONF_DITHER_TYPE_ST1 REG_FIELD_PREP(PIPECONF_DITHER_TYPE_MASK, 1) | |
3734 | #define PIPECONF_DITHER_TYPE_ST2 REG_FIELD_PREP(PIPECONF_DITHER_TYPE_MASK, 2) | |
3735 | #define PIPECONF_DITHER_TYPE_TEMP REG_FIELD_PREP(PIPECONF_DITHER_TYPE_MASK, 3) | |
a57c774a | 3736 | #define _PIPEASTAT 0x70024 |
5ee8ee86 PZ |
3737 | #define PIPE_FIFO_UNDERRUN_STATUS (1UL << 31) |
3738 | #define SPRITE1_FLIP_DONE_INT_EN_VLV (1UL << 30) | |
3739 | #define PIPE_CRC_ERROR_ENABLE (1UL << 29) | |
3740 | #define PIPE_CRC_DONE_ENABLE (1UL << 28) | |
3741 | #define PERF_COUNTER2_INTERRUPT_EN (1UL << 27) | |
3742 | #define PIPE_GMBUS_EVENT_ENABLE (1UL << 27) | |
3743 | #define PLANE_FLIP_DONE_INT_EN_VLV (1UL << 26) | |
3744 | #define PIPE_HOTPLUG_INTERRUPT_ENABLE (1UL << 26) | |
3745 | #define PIPE_VSYNC_INTERRUPT_ENABLE (1UL << 25) | |
3746 | #define PIPE_DISPLAY_LINE_COMPARE_ENABLE (1UL << 24) | |
3747 | #define PIPE_DPST_EVENT_ENABLE (1UL << 23) | |
3748 | #define SPRITE0_FLIP_DONE_INT_EN_VLV (1UL << 22) | |
3749 | #define PIPE_LEGACY_BLC_EVENT_ENABLE (1UL << 22) | |
3750 | #define PIPE_ODD_FIELD_INTERRUPT_ENABLE (1UL << 21) | |
3751 | #define PIPE_EVEN_FIELD_INTERRUPT_ENABLE (1UL << 20) | |
3752 | #define PIPE_B_PSR_INTERRUPT_ENABLE_VLV (1UL << 19) | |
3753 | #define PERF_COUNTER_INTERRUPT_EN (1UL << 19) | |
3754 | #define PIPE_HOTPLUG_TV_INTERRUPT_ENABLE (1UL << 18) /* pre-965 */ | |
3755 | #define PIPE_START_VBLANK_INTERRUPT_ENABLE (1UL << 18) /* 965 or later */ | |
3756 | #define PIPE_FRAMESTART_INTERRUPT_ENABLE (1UL << 17) | |
3757 | #define PIPE_VBLANK_INTERRUPT_ENABLE (1UL << 17) | |
3758 | #define PIPEA_HBLANK_INT_EN_VLV (1UL << 16) | |
3759 | #define PIPE_OVERLAY_UPDATED_ENABLE (1UL << 16) | |
3760 | #define SPRITE1_FLIP_DONE_INT_STATUS_VLV (1UL << 15) | |
3761 | #define SPRITE0_FLIP_DONE_INT_STATUS_VLV (1UL << 14) | |
3762 | #define PIPE_CRC_ERROR_INTERRUPT_STATUS (1UL << 13) | |
3763 | #define PIPE_CRC_DONE_INTERRUPT_STATUS (1UL << 12) | |
3764 | #define PERF_COUNTER2_INTERRUPT_STATUS (1UL << 11) | |
3765 | #define PIPE_GMBUS_INTERRUPT_STATUS (1UL << 11) | |
3766 | #define PLANE_FLIP_DONE_INT_STATUS_VLV (1UL << 10) | |
3767 | #define PIPE_HOTPLUG_INTERRUPT_STATUS (1UL << 10) | |
3768 | #define PIPE_VSYNC_INTERRUPT_STATUS (1UL << 9) | |
3769 | #define PIPE_DISPLAY_LINE_COMPARE_STATUS (1UL << 8) | |
3770 | #define PIPE_DPST_EVENT_STATUS (1UL << 7) | |
3771 | #define PIPE_A_PSR_STATUS_VLV (1UL << 6) | |
3772 | #define PIPE_LEGACY_BLC_EVENT_STATUS (1UL << 6) | |
3773 | #define PIPE_ODD_FIELD_INTERRUPT_STATUS (1UL << 5) | |
3774 | #define PIPE_EVEN_FIELD_INTERRUPT_STATUS (1UL << 4) | |
3775 | #define PIPE_B_PSR_STATUS_VLV (1UL << 3) | |
3776 | #define PERF_COUNTER_INTERRUPT_STATUS (1UL << 3) | |
3777 | #define PIPE_HOTPLUG_TV_INTERRUPT_STATUS (1UL << 2) /* pre-965 */ | |
3778 | #define PIPE_START_VBLANK_INTERRUPT_STATUS (1UL << 2) /* 965 or later */ | |
3779 | #define PIPE_FRAMESTART_INTERRUPT_STATUS (1UL << 1) | |
3780 | #define PIPE_VBLANK_INTERRUPT_STATUS (1UL << 1) | |
3781 | #define PIPE_HBLANK_INT_STATUS (1UL << 0) | |
3782 | #define PIPE_OVERLAY_UPDATED_STATUS (1UL << 0) | |
585fb111 | 3783 | |
755e9019 ID |
3784 | #define PIPESTAT_INT_ENABLE_MASK 0x7fff0000 |
3785 | #define PIPESTAT_INT_STATUS_MASK 0x0000ffff | |
3786 | ||
84fd4f4e RB |
3787 | #define PIPE_A_OFFSET 0x70000 |
3788 | #define PIPE_B_OFFSET 0x71000 | |
3789 | #define PIPE_C_OFFSET 0x72000 | |
f1f1d4fa | 3790 | #define PIPE_D_OFFSET 0x73000 |
84fd4f4e | 3791 | #define CHV_PIPE_C_OFFSET 0x74000 |
a57c774a AK |
3792 | /* |
3793 | * There's actually no pipe EDP. Some pipe registers have | |
3794 | * simply shifted from the pipe to the transcoder, while | |
3795 | * keeping their original offset. Thus we need PIPE_EDP_OFFSET | |
3796 | * to access such registers in transcoder EDP. | |
3797 | */ | |
3798 | #define PIPE_EDP_OFFSET 0x7f000 | |
3799 | ||
372610f3 MC |
3800 | /* ICL DSI 0 and 1 */ |
3801 | #define PIPE_DSI0_OFFSET 0x7b000 | |
3802 | #define PIPE_DSI1_OFFSET 0x7b800 | |
3803 | ||
f0f59a00 VS |
3804 | #define PIPECONF(pipe) _MMIO_PIPE2(pipe, _PIPEACONF) |
3805 | #define PIPEDSL(pipe) _MMIO_PIPE2(pipe, _PIPEADSL) | |
3806 | #define PIPEFRAME(pipe) _MMIO_PIPE2(pipe, _PIPEAFRAMEHIGH) | |
3807 | #define PIPEFRAMEPIXEL(pipe) _MMIO_PIPE2(pipe, _PIPEAFRAMEPIXEL) | |
3808 | #define PIPESTAT(pipe) _MMIO_PIPE2(pipe, _PIPEASTAT) | |
5eddb70b | 3809 | |
e262568e VS |
3810 | #define _PIPEAGCMAX 0x70010 |
3811 | #define _PIPEBGCMAX 0x71010 | |
3812 | #define PIPEGCMAX(pipe, i) _MMIO_PIPE2(pipe, _PIPEAGCMAX + (i) * 4) | |
3813 | ||
0b86952d VS |
3814 | #define _PIPE_ARB_CTL_A 0x70028 /* icl+ */ |
3815 | #define PIPE_ARB_CTL(pipe) _MMIO_PIPE2(pipe, _PIPE_ARB_CTL_A) | |
3816 | #define PIPE_ARB_USE_PROG_SLOTS REG_BIT(13) | |
3817 | ||
756f85cf PZ |
3818 | #define _PIPE_MISC_A 0x70030 |
3819 | #define _PIPE_MISC_B 0x71030 | |
d083c232 VS |
3820 | #define PIPEMISC_YUV420_ENABLE REG_BIT(27) /* glk+ */ |
3821 | #define PIPEMISC_YUV420_MODE_FULL_BLEND REG_BIT(26) /* glk+ */ | |
3822 | #define PIPEMISC_HDR_MODE_PRECISION REG_BIT(23) /* icl+ */ | |
3823 | #define PIPEMISC_OUTPUT_COLORSPACE_YUV REG_BIT(11) | |
3824 | #define PIPEMISC_PIXEL_ROUNDING_TRUNC REG_BIT(8) /* tgl+ */ | |
70418a68 AN |
3825 | /* |
3826 | * For Display < 13, Bits 5-7 of PIPE MISC represent DITHER BPC with | |
3827 | * valid values of: 6, 8, 10 BPC. | |
3828 | * ADLP+, the bits 5-7 represent PORT OUTPUT BPC with valid values of: | |
3829 | * 6, 8, 10, 12 BPC. | |
3830 | */ | |
d083c232 VS |
3831 | #define PIPEMISC_BPC_MASK REG_GENMASK(7, 5) |
3832 | #define PIPEMISC_BPC_8 REG_FIELD_PREP(PIPEMISC_BPC_MASK, 0) | |
3833 | #define PIPEMISC_BPC_10 REG_FIELD_PREP(PIPEMISC_BPC_MASK, 1) | |
3834 | #define PIPEMISC_BPC_6 REG_FIELD_PREP(PIPEMISC_BPC_MASK, 2) | |
3835 | #define PIPEMISC_BPC_12_ADLP REG_FIELD_PREP(PIPEMISC_BPC_MASK, 4) /* adlp+ */ | |
3836 | #define PIPEMISC_DITHER_ENABLE REG_BIT(4) | |
3837 | #define PIPEMISC_DITHER_TYPE_MASK REG_GENMASK(3, 2) | |
3838 | #define PIPEMISC_DITHER_TYPE_SP REG_FIELD_PREP(PIPEMISC_DITHER_TYPE_MASK, 0) | |
3839 | #define PIPEMISC_DITHER_TYPE_ST1 REG_FIELD_PREP(PIPEMISC_DITHER_TYPE_MASK, 1) | |
3840 | #define PIPEMISC_DITHER_TYPE_ST2 REG_FIELD_PREP(PIPEMISC_DITHER_TYPE_MASK, 2) | |
3841 | #define PIPEMISC_DITHER_TYPE_TEMP REG_FIELD_PREP(PIPEMISC_DITHER_TYPE_MASK, 3) | |
f0f59a00 | 3842 | #define PIPEMISC(pipe) _MMIO_PIPE2(pipe, _PIPE_MISC_A) |
756f85cf | 3843 | |
e2ca757b AS |
3844 | #define _PIPE_MISC2_A 0x7002C |
3845 | #define _PIPE_MISC2_B 0x7102C | |
d083c232 VS |
3846 | #define PIPE_MISC2_BUBBLE_COUNTER_MASK REG_GENMASK(31, 24) |
3847 | #define PIPE_MISC2_BUBBLE_COUNTER_SCALER_EN REG_FIELD_PREP(PIPE_MISC2_BUBBLE_COUNTER_MASK, 80) | |
3848 | #define PIPE_MISC2_BUBBLE_COUNTER_SCALER_DIS REG_FIELD_PREP(PIPE_MISC2_BUBBLE_COUNTER_MASK, 20) | |
e2ca757b AS |
3849 | #define PIPE_MISC2(pipe) _MMIO_PIPE2(pipe, _PIPE_MISC2_A) |
3850 | ||
c0550305 MR |
3851 | /* Skylake+ pipe bottom (background) color */ |
3852 | #define _SKL_BOTTOM_COLOR_A 0x70034 | |
7e31ce58 VS |
3853 | #define SKL_BOTTOM_COLOR_GAMMA_ENABLE REG_BIT(31) |
3854 | #define SKL_BOTTOM_COLOR_CSC_ENABLE REG_BIT(30) | |
c0550305 MR |
3855 | #define SKL_BOTTOM_COLOR(pipe) _MMIO_PIPE2(pipe, _SKL_BOTTOM_COLOR_A) |
3856 | ||
8bcc0840 MR |
3857 | #define _ICL_PIPE_A_STATUS 0x70058 |
3858 | #define ICL_PIPESTATUS(pipe) _MMIO_PIPE2(pipe, _ICL_PIPE_A_STATUS) | |
3859 | #define PIPE_STATUS_UNDERRUN REG_BIT(31) | |
3860 | #define PIPE_STATUS_SOFT_UNDERRUN_XELPD REG_BIT(28) | |
3861 | #define PIPE_STATUS_HARD_UNDERRUN_XELPD REG_BIT(27) | |
3862 | #define PIPE_STATUS_PORT_UNDERRUN_XELPD REG_BIT(26) | |
3863 | ||
f0f59a00 | 3864 | #define VLV_DPFLIPSTAT _MMIO(VLV_DISPLAY_BASE + 0x70028) |
7d938bc0 VS |
3865 | #define PIPEB_LINE_COMPARE_INT_EN REG_BIT(29) |
3866 | #define PIPEB_HLINE_INT_EN REG_BIT(28) | |
3867 | #define PIPEB_VBLANK_INT_EN REG_BIT(27) | |
3868 | #define SPRITED_FLIP_DONE_INT_EN REG_BIT(26) | |
3869 | #define SPRITEC_FLIP_DONE_INT_EN REG_BIT(25) | |
3870 | #define PLANEB_FLIP_DONE_INT_EN REG_BIT(24) | |
3871 | #define PIPE_PSR_INT_EN REG_BIT(22) | |
3872 | #define PIPEA_LINE_COMPARE_INT_EN REG_BIT(21) | |
3873 | #define PIPEA_HLINE_INT_EN REG_BIT(20) | |
3874 | #define PIPEA_VBLANK_INT_EN REG_BIT(19) | |
3875 | #define SPRITEB_FLIP_DONE_INT_EN REG_BIT(18) | |
3876 | #define SPRITEA_FLIP_DONE_INT_EN REG_BIT(17) | |
3877 | #define PLANEA_FLIPDONE_INT_EN REG_BIT(16) | |
3878 | #define PIPEC_LINE_COMPARE_INT_EN REG_BIT(13) | |
3879 | #define PIPEC_HLINE_INT_EN REG_BIT(12) | |
3880 | #define PIPEC_VBLANK_INT_EN REG_BIT(11) | |
3881 | #define SPRITEF_FLIPDONE_INT_EN REG_BIT(10) | |
3882 | #define SPRITEE_FLIPDONE_INT_EN REG_BIT(9) | |
3883 | #define PLANEC_FLIPDONE_INT_EN REG_BIT(8) | |
c46ce4d7 | 3884 | |
f0f59a00 | 3885 | #define DPINVGTT _MMIO(VLV_DISPLAY_BASE + 0x7002c) /* VLV/CHV only */ |
7d938bc0 VS |
3886 | #define DPINVGTT_EN_MASK_CHV REG_GENMASK(27, 16) |
3887 | #define DPINVGTT_EN_MASK_VLV REG_GENMASK(23, 16) | |
3888 | #define SPRITEF_INVALID_GTT_INT_EN REG_BIT(27) | |
3889 | #define SPRITEE_INVALID_GTT_INT_EN REG_BIT(26) | |
3890 | #define PLANEC_INVALID_GTT_INT_EN REG_BIT(25) | |
3891 | #define CURSORC_INVALID_GTT_INT_EN REG_BIT(24) | |
3892 | #define CURSORB_INVALID_GTT_INT_EN REG_BIT(23) | |
3893 | #define CURSORA_INVALID_GTT_INT_EN REG_BIT(22) | |
3894 | #define SPRITED_INVALID_GTT_INT_EN REG_BIT(21) | |
3895 | #define SPRITEC_INVALID_GTT_INT_EN REG_BIT(20) | |
3896 | #define PLANEB_INVALID_GTT_INT_EN REG_BIT(19) | |
3897 | #define SPRITEB_INVALID_GTT_INT_EN REG_BIT(18) | |
3898 | #define SPRITEA_INVALID_GTT_INT_EN REG_BIT(17) | |
3899 | #define PLANEA_INVALID_GTT_INT_EN REG_BIT(16) | |
3900 | #define DPINVGTT_STATUS_MASK_CHV REG_GENMASK(11, 0) | |
3901 | #define DPINVGTT_STATUS_MASK_VLV REG_GENMASK(7, 0) | |
3902 | #define SPRITEF_INVALID_GTT_STATUS REG_BIT(11) | |
3903 | #define SPRITEE_INVALID_GTT_STATUS REG_BIT(10) | |
3904 | #define PLANEC_INVALID_GTT_STATUS REG_BIT(9) | |
3905 | #define CURSORC_INVALID_GTT_STATUS REG_BIT(8) | |
3906 | #define CURSORB_INVALID_GTT_STATUS REG_BIT(7) | |
3907 | #define CURSORA_INVALID_GTT_STATUS REG_BIT(6) | |
3908 | #define SPRITED_INVALID_GTT_STATUS REG_BIT(5) | |
3909 | #define SPRITEC_INVALID_GTT_STATUS REG_BIT(4) | |
3910 | #define PLANEB_INVALID_GTT_STATUS REG_BIT(3) | |
3911 | #define SPRITEB_INVALID_GTT_STATUS REG_BIT(2) | |
3912 | #define SPRITEA_INVALID_GTT_STATUS REG_BIT(1) | |
3913 | #define PLANEA_INVALID_GTT_STATUS REG_BIT(0) | |
c46ce4d7 | 3914 | |
ed5eb1b7 | 3915 | #define DSPARB _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x70030) |
585fb111 JB |
3916 | #define DSPARB_CSTART_MASK (0x7f << 7) |
3917 | #define DSPARB_CSTART_SHIFT 7 | |
3918 | #define DSPARB_BSTART_MASK (0x7f) | |
3919 | #define DSPARB_BSTART_SHIFT 0 | |
7662c8bd SL |
3920 | #define DSPARB_BEND_SHIFT 9 /* on 855 */ |
3921 | #define DSPARB_AEND_SHIFT 0 | |
54f1b6e1 VS |
3922 | #define DSPARB_SPRITEA_SHIFT_VLV 0 |
3923 | #define DSPARB_SPRITEA_MASK_VLV (0xff << 0) | |
3924 | #define DSPARB_SPRITEB_SHIFT_VLV 8 | |
3925 | #define DSPARB_SPRITEB_MASK_VLV (0xff << 8) | |
3926 | #define DSPARB_SPRITEC_SHIFT_VLV 16 | |
3927 | #define DSPARB_SPRITEC_MASK_VLV (0xff << 16) | |
3928 | #define DSPARB_SPRITED_SHIFT_VLV 24 | |
3929 | #define DSPARB_SPRITED_MASK_VLV (0xff << 24) | |
f0f59a00 | 3930 | #define DSPARB2 _MMIO(VLV_DISPLAY_BASE + 0x70060) /* vlv/chv */ |
54f1b6e1 VS |
3931 | #define DSPARB_SPRITEA_HI_SHIFT_VLV 0 |
3932 | #define DSPARB_SPRITEA_HI_MASK_VLV (0x1 << 0) | |
3933 | #define DSPARB_SPRITEB_HI_SHIFT_VLV 4 | |
3934 | #define DSPARB_SPRITEB_HI_MASK_VLV (0x1 << 4) | |
3935 | #define DSPARB_SPRITEC_HI_SHIFT_VLV 8 | |
3936 | #define DSPARB_SPRITEC_HI_MASK_VLV (0x1 << 8) | |
3937 | #define DSPARB_SPRITED_HI_SHIFT_VLV 12 | |
3938 | #define DSPARB_SPRITED_HI_MASK_VLV (0x1 << 12) | |
3939 | #define DSPARB_SPRITEE_HI_SHIFT_VLV 16 | |
3940 | #define DSPARB_SPRITEE_HI_MASK_VLV (0x1 << 16) | |
3941 | #define DSPARB_SPRITEF_HI_SHIFT_VLV 20 | |
3942 | #define DSPARB_SPRITEF_HI_MASK_VLV (0x1 << 20) | |
f0f59a00 | 3943 | #define DSPARB3 _MMIO(VLV_DISPLAY_BASE + 0x7006c) /* chv */ |
54f1b6e1 VS |
3944 | #define DSPARB_SPRITEE_SHIFT_VLV 0 |
3945 | #define DSPARB_SPRITEE_MASK_VLV (0xff << 0) | |
3946 | #define DSPARB_SPRITEF_SHIFT_VLV 8 | |
3947 | #define DSPARB_SPRITEF_MASK_VLV (0xff << 8) | |
b5004720 | 3948 | |
0a560674 | 3949 | /* pnv/gen4/g4x/vlv/chv */ |
ed5eb1b7 | 3950 | #define DSPFW1 _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x70034) |
0a560674 | 3951 | #define DSPFW_SR_SHIFT 23 |
5ee8ee86 | 3952 | #define DSPFW_SR_MASK (0x1ff << 23) |
0a560674 | 3953 | #define DSPFW_CURSORB_SHIFT 16 |
5ee8ee86 | 3954 | #define DSPFW_CURSORB_MASK (0x3f << 16) |
0a560674 | 3955 | #define DSPFW_PLANEB_SHIFT 8 |
5ee8ee86 PZ |
3956 | #define DSPFW_PLANEB_MASK (0x7f << 8) |
3957 | #define DSPFW_PLANEB_MASK_VLV (0xff << 8) /* vlv/chv */ | |
0a560674 | 3958 | #define DSPFW_PLANEA_SHIFT 0 |
5ee8ee86 PZ |
3959 | #define DSPFW_PLANEA_MASK (0x7f << 0) |
3960 | #define DSPFW_PLANEA_MASK_VLV (0xff << 0) /* vlv/chv */ | |
ed5eb1b7 | 3961 | #define DSPFW2 _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x70038) |
5ee8ee86 | 3962 | #define DSPFW_FBC_SR_EN (1 << 31) /* g4x */ |
0a560674 | 3963 | #define DSPFW_FBC_SR_SHIFT 28 |
5ee8ee86 | 3964 | #define DSPFW_FBC_SR_MASK (0x7 << 28) /* g4x */ |
0a560674 | 3965 | #define DSPFW_FBC_HPLL_SR_SHIFT 24 |
5ee8ee86 | 3966 | #define DSPFW_FBC_HPLL_SR_MASK (0xf << 24) /* g4x */ |
0a560674 | 3967 | #define DSPFW_SPRITEB_SHIFT (16) |
5ee8ee86 PZ |
3968 | #define DSPFW_SPRITEB_MASK (0x7f << 16) /* g4x */ |
3969 | #define DSPFW_SPRITEB_MASK_VLV (0xff << 16) /* vlv/chv */ | |
0a560674 | 3970 | #define DSPFW_CURSORA_SHIFT 8 |
5ee8ee86 | 3971 | #define DSPFW_CURSORA_MASK (0x3f << 8) |
f4998963 | 3972 | #define DSPFW_PLANEC_OLD_SHIFT 0 |
5ee8ee86 | 3973 | #define DSPFW_PLANEC_OLD_MASK (0x7f << 0) /* pre-gen4 sprite C */ |
0a560674 | 3974 | #define DSPFW_SPRITEA_SHIFT 0 |
5ee8ee86 PZ |
3975 | #define DSPFW_SPRITEA_MASK (0x7f << 0) /* g4x */ |
3976 | #define DSPFW_SPRITEA_MASK_VLV (0xff << 0) /* vlv/chv */ | |
ed5eb1b7 | 3977 | #define DSPFW3 _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x7003c) |
5ee8ee86 PZ |
3978 | #define DSPFW_HPLL_SR_EN (1 << 31) |
3979 | #define PINEVIEW_SELF_REFRESH_EN (1 << 30) | |
0a560674 | 3980 | #define DSPFW_CURSOR_SR_SHIFT 24 |
5ee8ee86 | 3981 | #define DSPFW_CURSOR_SR_MASK (0x3f << 24) |
d4294342 | 3982 | #define DSPFW_HPLL_CURSOR_SHIFT 16 |
5ee8ee86 | 3983 | #define DSPFW_HPLL_CURSOR_MASK (0x3f << 16) |
0a560674 | 3984 | #define DSPFW_HPLL_SR_SHIFT 0 |
5ee8ee86 | 3985 | #define DSPFW_HPLL_SR_MASK (0x1ff << 0) |
0a560674 VS |
3986 | |
3987 | /* vlv/chv */ | |
f0f59a00 | 3988 | #define DSPFW4 _MMIO(VLV_DISPLAY_BASE + 0x70070) |
0a560674 | 3989 | #define DSPFW_SPRITEB_WM1_SHIFT 16 |
5ee8ee86 | 3990 | #define DSPFW_SPRITEB_WM1_MASK (0xff << 16) |
0a560674 | 3991 | #define DSPFW_CURSORA_WM1_SHIFT 8 |
5ee8ee86 | 3992 | #define DSPFW_CURSORA_WM1_MASK (0x3f << 8) |
0a560674 | 3993 | #define DSPFW_SPRITEA_WM1_SHIFT 0 |
5ee8ee86 | 3994 | #define DSPFW_SPRITEA_WM1_MASK (0xff << 0) |
f0f59a00 | 3995 | #define DSPFW5 _MMIO(VLV_DISPLAY_BASE + 0x70074) |
0a560674 | 3996 | #define DSPFW_PLANEB_WM1_SHIFT 24 |
5ee8ee86 | 3997 | #define DSPFW_PLANEB_WM1_MASK (0xff << 24) |
0a560674 | 3998 | #define DSPFW_PLANEA_WM1_SHIFT 16 |
5ee8ee86 | 3999 | #define DSPFW_PLANEA_WM1_MASK (0xff << 16) |
0a560674 | 4000 | #define DSPFW_CURSORB_WM1_SHIFT 8 |
5ee8ee86 | 4001 | #define DSPFW_CURSORB_WM1_MASK (0x3f << 8) |
0a560674 | 4002 | #define DSPFW_CURSOR_SR_WM1_SHIFT 0 |
5ee8ee86 | 4003 | #define DSPFW_CURSOR_SR_WM1_MASK (0x3f << 0) |
f0f59a00 | 4004 | #define DSPFW6 _MMIO(VLV_DISPLAY_BASE + 0x70078) |
0a560674 | 4005 | #define DSPFW_SR_WM1_SHIFT 0 |
5ee8ee86 | 4006 | #define DSPFW_SR_WM1_MASK (0x1ff << 0) |
f0f59a00 VS |
4007 | #define DSPFW7 _MMIO(VLV_DISPLAY_BASE + 0x7007c) |
4008 | #define DSPFW7_CHV _MMIO(VLV_DISPLAY_BASE + 0x700b4) /* wtf #1? */ | |
0a560674 | 4009 | #define DSPFW_SPRITED_WM1_SHIFT 24 |
5ee8ee86 | 4010 | #define DSPFW_SPRITED_WM1_MASK (0xff << 24) |
0a560674 | 4011 | #define DSPFW_SPRITED_SHIFT 16 |
5ee8ee86 | 4012 | #define DSPFW_SPRITED_MASK_VLV (0xff << 16) |
0a560674 | 4013 | #define DSPFW_SPRITEC_WM1_SHIFT 8 |
5ee8ee86 | 4014 | #define DSPFW_SPRITEC_WM1_MASK (0xff << 8) |
0a560674 | 4015 | #define DSPFW_SPRITEC_SHIFT 0 |
5ee8ee86 | 4016 | #define DSPFW_SPRITEC_MASK_VLV (0xff << 0) |
f0f59a00 | 4017 | #define DSPFW8_CHV _MMIO(VLV_DISPLAY_BASE + 0x700b8) |
0a560674 | 4018 | #define DSPFW_SPRITEF_WM1_SHIFT 24 |
5ee8ee86 | 4019 | #define DSPFW_SPRITEF_WM1_MASK (0xff << 24) |
0a560674 | 4020 | #define DSPFW_SPRITEF_SHIFT 16 |
5ee8ee86 | 4021 | #define DSPFW_SPRITEF_MASK_VLV (0xff << 16) |
0a560674 | 4022 | #define DSPFW_SPRITEE_WM1_SHIFT 8 |
5ee8ee86 | 4023 | #define DSPFW_SPRITEE_WM1_MASK (0xff << 8) |
0a560674 | 4024 | #define DSPFW_SPRITEE_SHIFT 0 |
5ee8ee86 | 4025 | #define DSPFW_SPRITEE_MASK_VLV (0xff << 0) |
f0f59a00 | 4026 | #define DSPFW9_CHV _MMIO(VLV_DISPLAY_BASE + 0x7007c) /* wtf #2? */ |
0a560674 | 4027 | #define DSPFW_PLANEC_WM1_SHIFT 24 |
5ee8ee86 | 4028 | #define DSPFW_PLANEC_WM1_MASK (0xff << 24) |
0a560674 | 4029 | #define DSPFW_PLANEC_SHIFT 16 |
5ee8ee86 | 4030 | #define DSPFW_PLANEC_MASK_VLV (0xff << 16) |
0a560674 | 4031 | #define DSPFW_CURSORC_WM1_SHIFT 8 |
5ee8ee86 | 4032 | #define DSPFW_CURSORC_WM1_MASK (0x3f << 16) |
0a560674 | 4033 | #define DSPFW_CURSORC_SHIFT 0 |
5ee8ee86 | 4034 | #define DSPFW_CURSORC_MASK (0x3f << 0) |
0a560674 VS |
4035 | |
4036 | /* vlv/chv high order bits */ | |
f0f59a00 | 4037 | #define DSPHOWM _MMIO(VLV_DISPLAY_BASE + 0x70064) |
0a560674 | 4038 | #define DSPFW_SR_HI_SHIFT 24 |
5ee8ee86 | 4039 | #define DSPFW_SR_HI_MASK (3 << 24) /* 2 bits for chv, 1 for vlv */ |
0a560674 | 4040 | #define DSPFW_SPRITEF_HI_SHIFT 23 |
5ee8ee86 | 4041 | #define DSPFW_SPRITEF_HI_MASK (1 << 23) |
0a560674 | 4042 | #define DSPFW_SPRITEE_HI_SHIFT 22 |
5ee8ee86 | 4043 | #define DSPFW_SPRITEE_HI_MASK (1 << 22) |
0a560674 | 4044 | #define DSPFW_PLANEC_HI_SHIFT 21 |
5ee8ee86 | 4045 | #define DSPFW_PLANEC_HI_MASK (1 << 21) |
0a560674 | 4046 | #define DSPFW_SPRITED_HI_SHIFT 20 |
5ee8ee86 | 4047 | #define DSPFW_SPRITED_HI_MASK (1 << 20) |
0a560674 | 4048 | #define DSPFW_SPRITEC_HI_SHIFT 16 |
5ee8ee86 | 4049 | #define DSPFW_SPRITEC_HI_MASK (1 << 16) |
0a560674 | 4050 | #define DSPFW_PLANEB_HI_SHIFT 12 |
5ee8ee86 | 4051 | #define DSPFW_PLANEB_HI_MASK (1 << 12) |
0a560674 | 4052 | #define DSPFW_SPRITEB_HI_SHIFT 8 |
5ee8ee86 | 4053 | #define DSPFW_SPRITEB_HI_MASK (1 << 8) |
0a560674 | 4054 | #define DSPFW_SPRITEA_HI_SHIFT 4 |
5ee8ee86 | 4055 | #define DSPFW_SPRITEA_HI_MASK (1 << 4) |
0a560674 | 4056 | #define DSPFW_PLANEA_HI_SHIFT 0 |
5ee8ee86 | 4057 | #define DSPFW_PLANEA_HI_MASK (1 << 0) |
f0f59a00 | 4058 | #define DSPHOWM1 _MMIO(VLV_DISPLAY_BASE + 0x70068) |
0a560674 | 4059 | #define DSPFW_SR_WM1_HI_SHIFT 24 |
5ee8ee86 | 4060 | #define DSPFW_SR_WM1_HI_MASK (3 << 24) /* 2 bits for chv, 1 for vlv */ |
0a560674 | 4061 | #define DSPFW_SPRITEF_WM1_HI_SHIFT 23 |
5ee8ee86 | 4062 | #define DSPFW_SPRITEF_WM1_HI_MASK (1 << 23) |
0a560674 | 4063 | #define DSPFW_SPRITEE_WM1_HI_SHIFT 22 |
5ee8ee86 | 4064 | #define DSPFW_SPRITEE_WM1_HI_MASK (1 << 22) |
0a560674 | 4065 | #define DSPFW_PLANEC_WM1_HI_SHIFT 21 |
5ee8ee86 | 4066 | #define DSPFW_PLANEC_WM1_HI_MASK (1 << 21) |
0a560674 | 4067 | #define DSPFW_SPRITED_WM1_HI_SHIFT 20 |
5ee8ee86 | 4068 | #define DSPFW_SPRITED_WM1_HI_MASK (1 << 20) |
0a560674 | 4069 | #define DSPFW_SPRITEC_WM1_HI_SHIFT 16 |
5ee8ee86 | 4070 | #define DSPFW_SPRITEC_WM1_HI_MASK (1 << 16) |
0a560674 | 4071 | #define DSPFW_PLANEB_WM1_HI_SHIFT 12 |
5ee8ee86 | 4072 | #define DSPFW_PLANEB_WM1_HI_MASK (1 << 12) |
0a560674 | 4073 | #define DSPFW_SPRITEB_WM1_HI_SHIFT 8 |
5ee8ee86 | 4074 | #define DSPFW_SPRITEB_WM1_HI_MASK (1 << 8) |
0a560674 | 4075 | #define DSPFW_SPRITEA_WM1_HI_SHIFT 4 |
5ee8ee86 | 4076 | #define DSPFW_SPRITEA_WM1_HI_MASK (1 << 4) |
0a560674 | 4077 | #define DSPFW_PLANEA_WM1_HI_SHIFT 0 |
5ee8ee86 | 4078 | #define DSPFW_PLANEA_WM1_HI_MASK (1 << 0) |
7662c8bd | 4079 | |
12a3c055 | 4080 | /* drain latency register values*/ |
f0f59a00 | 4081 | #define VLV_DDL(pipe) _MMIO(VLV_DISPLAY_BASE + 0x70050 + 4 * (pipe)) |
1abc4dc7 | 4082 | #define DDL_CURSOR_SHIFT 24 |
5ee8ee86 | 4083 | #define DDL_SPRITE_SHIFT(sprite) (8 + 8 * (sprite)) |
1abc4dc7 | 4084 | #define DDL_PLANE_SHIFT 0 |
5ee8ee86 PZ |
4085 | #define DDL_PRECISION_HIGH (1 << 7) |
4086 | #define DDL_PRECISION_LOW (0 << 7) | |
0948c265 | 4087 | #define DRAIN_LATENCY_MASK 0x7f |
12a3c055 | 4088 | |
f0f59a00 | 4089 | #define CBR1_VLV _MMIO(VLV_DISPLAY_BASE + 0x70400) |
5ee8ee86 PZ |
4090 | #define CBR_PND_DEADLINE_DISABLE (1 << 31) |
4091 | #define CBR_PWM_CLOCK_MUX_SELECT (1 << 30) | |
c6beb13e | 4092 | |
c231775c | 4093 | #define CBR4_VLV _MMIO(VLV_DISPLAY_BASE + 0x70450) |
5ee8ee86 | 4094 | #define CBR_DPLLBMD_PIPE(pipe) (1 << (7 + (pipe) * 11)) /* pipes B and C */ |
c231775c | 4095 | |
7662c8bd | 4096 | /* FIFO watermark sizes etc */ |
0e442c60 | 4097 | #define G4X_FIFO_LINE_SIZE 64 |
7662c8bd SL |
4098 | #define I915_FIFO_LINE_SIZE 64 |
4099 | #define I830_FIFO_LINE_SIZE 32 | |
0e442c60 | 4100 | |
ceb04246 | 4101 | #define VALLEYVIEW_FIFO_SIZE 255 |
0e442c60 | 4102 | #define G4X_FIFO_SIZE 127 |
1b07e04e ZY |
4103 | #define I965_FIFO_SIZE 512 |
4104 | #define I945_FIFO_SIZE 127 | |
7662c8bd | 4105 | #define I915_FIFO_SIZE 95 |
dff33cfc | 4106 | #define I855GM_FIFO_SIZE 127 /* In cachelines */ |
7662c8bd | 4107 | #define I830_FIFO_SIZE 95 |
0e442c60 | 4108 | |
ceb04246 | 4109 | #define VALLEYVIEW_MAX_WM 0xff |
0e442c60 | 4110 | #define G4X_MAX_WM 0x3f |
7662c8bd SL |
4111 | #define I915_MAX_WM 0x3f |
4112 | ||
f2b115e6 AJ |
4113 | #define PINEVIEW_DISPLAY_FIFO 512 /* in 64byte unit */ |
4114 | #define PINEVIEW_FIFO_LINE_SIZE 64 | |
4115 | #define PINEVIEW_MAX_WM 0x1ff | |
4116 | #define PINEVIEW_DFT_WM 0x3f | |
4117 | #define PINEVIEW_DFT_HPLLOFF_WM 0 | |
4118 | #define PINEVIEW_GUARD_WM 10 | |
4119 | #define PINEVIEW_CURSOR_FIFO 64 | |
4120 | #define PINEVIEW_CURSOR_MAX_WM 0x3f | |
4121 | #define PINEVIEW_CURSOR_DFT_WM 0 | |
4122 | #define PINEVIEW_CURSOR_GUARD_WM 5 | |
7662c8bd | 4123 | |
ceb04246 | 4124 | #define VALLEYVIEW_CURSOR_MAX_WM 64 |
4fe5e611 ZY |
4125 | #define I965_CURSOR_FIFO 64 |
4126 | #define I965_CURSOR_MAX_WM 32 | |
4127 | #define I965_CURSOR_DFT_WM 8 | |
7f8a8569 | 4128 | |
fae1267d | 4129 | /* Watermark register definitions for SKL */ |
086f8e84 VS |
4130 | #define _CUR_WM_A_0 0x70140 |
4131 | #define _CUR_WM_B_0 0x71140 | |
7959ffe5 MR |
4132 | #define _CUR_WM_SAGV_A 0x70158 |
4133 | #define _CUR_WM_SAGV_B 0x71158 | |
4134 | #define _CUR_WM_SAGV_TRANS_A 0x7015C | |
4135 | #define _CUR_WM_SAGV_TRANS_B 0x7115C | |
4136 | #define _CUR_WM_TRANS_A 0x70168 | |
4137 | #define _CUR_WM_TRANS_B 0x71168 | |
086f8e84 VS |
4138 | #define _PLANE_WM_1_A_0 0x70240 |
4139 | #define _PLANE_WM_1_B_0 0x71240 | |
4140 | #define _PLANE_WM_2_A_0 0x70340 | |
4141 | #define _PLANE_WM_2_B_0 0x71340 | |
7959ffe5 MR |
4142 | #define _PLANE_WM_SAGV_1_A 0x70258 |
4143 | #define _PLANE_WM_SAGV_1_B 0x71258 | |
4144 | #define _PLANE_WM_SAGV_2_A 0x70358 | |
4145 | #define _PLANE_WM_SAGV_2_B 0x71358 | |
4146 | #define _PLANE_WM_SAGV_TRANS_1_A 0x7025C | |
4147 | #define _PLANE_WM_SAGV_TRANS_1_B 0x7125C | |
4148 | #define _PLANE_WM_SAGV_TRANS_2_A 0x7035C | |
4149 | #define _PLANE_WM_SAGV_TRANS_2_B 0x7135C | |
4150 | #define _PLANE_WM_TRANS_1_A 0x70268 | |
4151 | #define _PLANE_WM_TRANS_1_B 0x71268 | |
4152 | #define _PLANE_WM_TRANS_2_A 0x70368 | |
4153 | #define _PLANE_WM_TRANS_2_B 0x71368 | |
fae1267d | 4154 | #define PLANE_WM_EN (1 << 31) |
2ed8e1f5 | 4155 | #define PLANE_WM_IGNORE_LINES (1 << 30) |
47d263a6 MR |
4156 | #define PLANE_WM_LINES_MASK REG_GENMASK(26, 14) |
4157 | #define PLANE_WM_BLOCKS_MASK REG_GENMASK(11, 0) | |
fae1267d | 4158 | |
086f8e84 | 4159 | #define _CUR_WM_0(pipe) _PIPE(pipe, _CUR_WM_A_0, _CUR_WM_B_0) |
f0f59a00 | 4160 | #define CUR_WM(pipe, level) _MMIO(_CUR_WM_0(pipe) + ((4) * (level))) |
7959ffe5 MR |
4161 | #define CUR_WM_SAGV(pipe) _MMIO_PIPE(pipe, _CUR_WM_SAGV_A, _CUR_WM_SAGV_B) |
4162 | #define CUR_WM_SAGV_TRANS(pipe) _MMIO_PIPE(pipe, _CUR_WM_SAGV_TRANS_A, _CUR_WM_SAGV_TRANS_B) | |
4163 | #define CUR_WM_TRANS(pipe) _MMIO_PIPE(pipe, _CUR_WM_TRANS_A, _CUR_WM_TRANS_B) | |
086f8e84 VS |
4164 | #define _PLANE_WM_1(pipe) _PIPE(pipe, _PLANE_WM_1_A_0, _PLANE_WM_1_B_0) |
4165 | #define _PLANE_WM_2(pipe) _PIPE(pipe, _PLANE_WM_2_A_0, _PLANE_WM_2_B_0) | |
7959ffe5 MR |
4166 | #define _PLANE_WM_BASE(pipe, plane) \ |
4167 | _PLANE(plane, _PLANE_WM_1(pipe), _PLANE_WM_2(pipe)) | |
4168 | #define PLANE_WM(pipe, plane, level) \ | |
4169 | _MMIO(_PLANE_WM_BASE(pipe, plane) + ((4) * (level))) | |
4170 | #define _PLANE_WM_SAGV_1(pipe) \ | |
4171 | _PIPE(pipe, _PLANE_WM_SAGV_1_A, _PLANE_WM_SAGV_1_B) | |
4172 | #define _PLANE_WM_SAGV_2(pipe) \ | |
4173 | _PIPE(pipe, _PLANE_WM_SAGV_2_A, _PLANE_WM_SAGV_2_B) | |
4174 | #define PLANE_WM_SAGV(pipe, plane) \ | |
4175 | _MMIO(_PLANE(plane, _PLANE_WM_SAGV_1(pipe), _PLANE_WM_SAGV_2(pipe))) | |
4176 | #define _PLANE_WM_SAGV_TRANS_1(pipe) \ | |
4177 | _PIPE(pipe, _PLANE_WM_SAGV_TRANS_1_A, _PLANE_WM_SAGV_TRANS_1_B) | |
4178 | #define _PLANE_WM_SAGV_TRANS_2(pipe) \ | |
4179 | _PIPE(pipe, _PLANE_WM_SAGV_TRANS_2_A, _PLANE_WM_SAGV_TRANS_2_B) | |
4180 | #define PLANE_WM_SAGV_TRANS(pipe, plane) \ | |
4181 | _MMIO(_PLANE(plane, _PLANE_WM_SAGV_TRANS_1(pipe), _PLANE_WM_SAGV_TRANS_2(pipe))) | |
4182 | #define _PLANE_WM_TRANS_1(pipe) \ | |
4183 | _PIPE(pipe, _PLANE_WM_TRANS_1_A, _PLANE_WM_TRANS_1_B) | |
4184 | #define _PLANE_WM_TRANS_2(pipe) \ | |
4185 | _PIPE(pipe, _PLANE_WM_TRANS_2_A, _PLANE_WM_TRANS_2_B) | |
4186 | #define PLANE_WM_TRANS(pipe, plane) \ | |
f0f59a00 | 4187 | _MMIO(_PLANE(plane, _PLANE_WM_TRANS_1(pipe), _PLANE_WM_TRANS_2(pipe))) |
fae1267d | 4188 | |
7f8a8569 | 4189 | /* define the Watermark register on Ironlake */ |
96eaeb3d VS |
4190 | #define _WM0_PIPEA_ILK 0x45100 |
4191 | #define _WM0_PIPEB_ILK 0x45104 | |
4192 | #define _WM0_PIPEC_IVB 0x45200 | |
4193 | #define WM0_PIPE_ILK(pipe) _MMIO_PIPE3((pipe), _WM0_PIPEA_ILK, \ | |
4194 | _WM0_PIPEB_ILK, _WM0_PIPEC_IVB) | |
7f088bef VS |
4195 | #define WM0_PIPE_PRIMARY_MASK REG_GENMASK(31, 16) |
4196 | #define WM0_PIPE_SPRITE_MASK REG_GENMASK(15, 8) | |
4197 | #define WM0_PIPE_CURSOR_MASK REG_GENMASK(7, 0) | |
4198 | #define WM0_PIPE_PRIMARY(x) REG_FIELD_PREP(WM0_PIPE_PRIMARY_MASK, (x)) | |
4199 | #define WM0_PIPE_SPRITE(x) REG_FIELD_PREP(WM0_PIPE_SPRITE_MASK, (x)) | |
4200 | #define WM0_PIPE_CURSOR(x) REG_FIELD_PREP(WM0_PIPE_CURSOR_MASK, (x)) | |
f0f59a00 | 4201 | #define WM1_LP_ILK _MMIO(0x45108) |
f0f59a00 | 4202 | #define WM2_LP_ILK _MMIO(0x4510c) |
f0f59a00 | 4203 | #define WM3_LP_ILK _MMIO(0x45110) |
7f088bef VS |
4204 | #define WM_LP_ENABLE REG_BIT(31) |
4205 | #define WM_LP_LATENCY_MASK REG_GENMASK(30, 24) | |
4206 | #define WM_LP_FBC_MASK_BDW REG_GENMASK(23, 19) | |
4207 | #define WM_LP_FBC_MASK_ILK REG_GENMASK(23, 20) | |
4208 | #define WM_LP_PRIMARY_MASK REG_GENMASK(18, 8) | |
4209 | #define WM_LP_CURSOR_MASK REG_GENMASK(7, 0) | |
4210 | #define WM_LP_LATENCY(x) REG_FIELD_PREP(WM_LP_LATENCY_MASK, (x)) | |
4211 | #define WM_LP_FBC_BDW(x) REG_FIELD_PREP(WM_LP_FBC_MASK_BDW, (x)) | |
4212 | #define WM_LP_FBC_ILK(x) REG_FIELD_PREP(WM_LP_FBC_MASK_ILK, (x)) | |
4213 | #define WM_LP_PRIMARY(x) REG_FIELD_PREP(WM_LP_PRIMARY_MASK, (x)) | |
4214 | #define WM_LP_CURSOR(x) REG_FIELD_PREP(WM_LP_CURSOR_MASK, (x)) | |
f0f59a00 VS |
4215 | #define WM1S_LP_ILK _MMIO(0x45120) |
4216 | #define WM2S_LP_IVB _MMIO(0x45124) | |
4217 | #define WM3S_LP_IVB _MMIO(0x45128) | |
7f088bef VS |
4218 | #define WM_LP_SPRITE_ENABLE REG_BIT(31) /* ilk/snb WM1S only */ |
4219 | #define WM_LP_SPRITE_MASK REG_GENMASK(10, 0) | |
4220 | #define WM_LP_SPRITE(x) REG_FIELD_PREP(WM_LP_SPRITE_MASK, (x)) | |
cca32e9a | 4221 | |
585fb111 JB |
4222 | /* |
4223 | * The two pipe frame counter registers are not synchronized, so | |
4224 | * reading a stable value is somewhat tricky. The following code | |
4225 | * should work: | |
4226 | * | |
4227 | * do { | |
4228 | * high1 = ((INREG(PIPEAFRAMEHIGH) & PIPE_FRAME_HIGH_MASK) >> | |
4229 | * PIPE_FRAME_HIGH_SHIFT; | |
4230 | * low1 = ((INREG(PIPEAFRAMEPIXEL) & PIPE_FRAME_LOW_MASK) >> | |
4231 | * PIPE_FRAME_LOW_SHIFT); | |
4232 | * high2 = ((INREG(PIPEAFRAMEHIGH) & PIPE_FRAME_HIGH_MASK) >> | |
4233 | * PIPE_FRAME_HIGH_SHIFT); | |
4234 | * } while (high1 != high2); | |
4235 | * frame = (high1 << 8) | low1; | |
4236 | */ | |
25a2e2d0 | 4237 | #define _PIPEAFRAMEHIGH 0x70040 |
585fb111 JB |
4238 | #define PIPE_FRAME_HIGH_MASK 0x0000ffff |
4239 | #define PIPE_FRAME_HIGH_SHIFT 0 | |
25a2e2d0 | 4240 | #define _PIPEAFRAMEPIXEL 0x70044 |
585fb111 JB |
4241 | #define PIPE_FRAME_LOW_MASK 0xff000000 |
4242 | #define PIPE_FRAME_LOW_SHIFT 24 | |
4243 | #define PIPE_PIXEL_MASK 0x00ffffff | |
4244 | #define PIPE_PIXEL_SHIFT 0 | |
9880b7a5 | 4245 | /* GM45+ just has to be different */ |
fd8f507c VS |
4246 | #define _PIPEA_FRMCOUNT_G4X 0x70040 |
4247 | #define _PIPEA_FLIPCOUNT_G4X 0x70044 | |
f0f59a00 VS |
4248 | #define PIPE_FRMCOUNT_G4X(pipe) _MMIO_PIPE2(pipe, _PIPEA_FRMCOUNT_G4X) |
4249 | #define PIPE_FLIPCOUNT_G4X(pipe) _MMIO_PIPE2(pipe, _PIPEA_FLIPCOUNT_G4X) | |
585fb111 JB |
4250 | |
4251 | /* Cursor A & B regs */ | |
5efb3e28 | 4252 | #define _CURACNTR 0x70080 |
14b60391 | 4253 | /* Old style CUR*CNTR flags (desktop 8xx) */ |
348abd4c VS |
4254 | #define CURSOR_ENABLE REG_BIT(31) |
4255 | #define CURSOR_PIPE_GAMMA_ENABLE REG_BIT(30) | |
4256 | #define CURSOR_STRIDE_MASK REG_GENMASK(29, 28) | |
4257 | #define CURSOR_STRIDE(stride) REG_FIELD_PREP(CURSOR_STRIDE_MASK, ffs(stride) - 9) /* 256,512,1k,2k */ | |
4258 | #define CURSOR_FORMAT_MASK REG_GENMASK(26, 24) | |
4259 | #define CURSOR_FORMAT_2C REG_FIELD_PREP(CURSOR_FORMAT_MASK, 0) | |
4260 | #define CURSOR_FORMAT_3C REG_FIELD_PREP(CURSOR_FORMAT_MASK, 1) | |
4261 | #define CURSOR_FORMAT_4C REG_FIELD_PREP(CURSOR_FORMAT_MASK, 2) | |
4262 | #define CURSOR_FORMAT_ARGB REG_FIELD_PREP(CURSOR_FORMAT_MASK, 4) | |
4263 | #define CURSOR_FORMAT_XRGB REG_FIELD_PREP(CURSOR_FORMAT_MASK, 5) | |
14b60391 | 4264 | /* New style CUR*CNTR flags */ |
0b86952d VS |
4265 | #define MCURSOR_ARB_SLOTS_MASK REG_GENMASK(30, 28) /* icl+ */ |
4266 | #define MCURSOR_ARB_SLOTS(x) REG_FIELD_PREP(MCURSOR_ARB_SLOTS_MASK, (x)) /* icl+ */ | |
348abd4c VS |
4267 | #define MCURSOR_PIPE_SEL_MASK REG_GENMASK(29, 28) |
4268 | #define MCURSOR_PIPE_SEL(pipe) REG_FIELD_PREP(MCURSOR_PIPE_SEL_MASK, (pipe)) | |
4269 | #define MCURSOR_PIPE_GAMMA_ENABLE REG_BIT(26) | |
4270 | #define MCURSOR_PIPE_CSC_ENABLE REG_BIT(24) /* ilk+ */ | |
4271 | #define MCURSOR_ROTATE_180 REG_BIT(15) | |
4272 | #define MCURSOR_TRICKLE_FEED_DISABLE REG_BIT(14) | |
4273 | #define MCURSOR_MODE_MASK 0x27 | |
4274 | #define MCURSOR_MODE_DISABLE 0x00 | |
4275 | #define MCURSOR_MODE_128_32B_AX 0x02 | |
4276 | #define MCURSOR_MODE_256_32B_AX 0x03 | |
4277 | #define MCURSOR_MODE_64_32B_AX 0x07 | |
4278 | #define MCURSOR_MODE_128_ARGB_AX (0x20 | MCURSOR_MODE_128_32B_AX) | |
4279 | #define MCURSOR_MODE_256_ARGB_AX (0x20 | MCURSOR_MODE_256_32B_AX) | |
4280 | #define MCURSOR_MODE_64_ARGB_AX (0x20 | MCURSOR_MODE_64_32B_AX) | |
5efb3e28 VS |
4281 | #define _CURABASE 0x70084 |
4282 | #define _CURAPOS 0x70088 | |
348abd4c VS |
4283 | #define CURSOR_POS_Y_SIGN REG_BIT(31) |
4284 | #define CURSOR_POS_Y_MASK REG_GENMASK(30, 16) | |
4285 | #define CURSOR_POS_Y(y) REG_FIELD_PREP(CURSOR_POS_Y_MASK, (y)) | |
4286 | #define CURSOR_POS_X_SIGN REG_BIT(15) | |
4287 | #define CURSOR_POS_X_MASK REG_GENMASK(14, 0) | |
4288 | #define CURSOR_POS_X(x) REG_FIELD_PREP(CURSOR_POS_X_MASK, (x)) | |
4289 | #define _CURASIZE 0x700a0 /* 845/865 */ | |
4290 | #define CURSOR_HEIGHT_MASK REG_GENMASK(21, 12) | |
4291 | #define CURSOR_HEIGHT(h) REG_FIELD_PREP(CURSOR_HEIGHT_MASK, (h)) | |
4292 | #define CURSOR_WIDTH_MASK REG_GENMASK(9, 0) | |
4293 | #define CURSOR_WIDTH(w) REG_FIELD_PREP(CURSOR_WIDTH_MASK, (w)) | |
024faac7 | 4294 | #define _CUR_FBC_CTL_A 0x700a0 /* ivb+ */ |
348abd4c VS |
4295 | #define CUR_FBC_EN REG_BIT(31) |
4296 | #define CUR_FBC_HEIGHT_MASK REG_GENMASK(7, 0) | |
4297 | #define CUR_FBC_HEIGHT(h) REG_FIELD_PREP(CUR_FBC_HEIGHT_MASK, (h)) | |
a8ada068 | 4298 | #define _CURASURFLIVE 0x700ac /* g4x+ */ |
5efb3e28 VS |
4299 | #define _CURBCNTR 0x700c0 |
4300 | #define _CURBBASE 0x700c4 | |
4301 | #define _CURBPOS 0x700c8 | |
585fb111 | 4302 | |
65a21cd6 JB |
4303 | #define _CURBCNTR_IVB 0x71080 |
4304 | #define _CURBBASE_IVB 0x71084 | |
4305 | #define _CURBPOS_IVB 0x71088 | |
4306 | ||
5efb3e28 VS |
4307 | #define CURCNTR(pipe) _CURSOR2(pipe, _CURACNTR) |
4308 | #define CURBASE(pipe) _CURSOR2(pipe, _CURABASE) | |
4309 | #define CURPOS(pipe) _CURSOR2(pipe, _CURAPOS) | |
348abd4c | 4310 | #define CURSIZE(pipe) _CURSOR2(pipe, _CURASIZE) |
024faac7 | 4311 | #define CUR_FBC_CTL(pipe) _CURSOR2(pipe, _CUR_FBC_CTL_A) |
a8ada068 | 4312 | #define CURSURFLIVE(pipe) _CURSOR2(pipe, _CURASURFLIVE) |
c4a1d9e4 | 4313 | |
5efb3e28 VS |
4314 | #define CURSOR_A_OFFSET 0x70080 |
4315 | #define CURSOR_B_OFFSET 0x700c0 | |
4316 | #define CHV_CURSOR_C_OFFSET 0x700e0 | |
4317 | #define IVB_CURSOR_B_OFFSET 0x71080 | |
4318 | #define IVB_CURSOR_C_OFFSET 0x72080 | |
6ea3cee6 | 4319 | #define TGL_CURSOR_D_OFFSET 0x73080 |
65a21cd6 | 4320 | |
585fb111 | 4321 | /* Display A control */ |
6ede6b06 | 4322 | #define _DSPAADDR_VLV 0x7017C /* vlv/chv */ |
a57c774a | 4323 | #define _DSPACNTR 0x70180 |
428cb15d VS |
4324 | #define DISP_ENABLE REG_BIT(31) |
4325 | #define DISP_PIPE_GAMMA_ENABLE REG_BIT(30) | |
4326 | #define DISP_FORMAT_MASK REG_GENMASK(29, 26) | |
4327 | #define DISP_FORMAT_8BPP REG_FIELD_PREP(DISP_FORMAT_MASK, 2) | |
4328 | #define DISP_FORMAT_BGRA555 REG_FIELD_PREP(DISP_FORMAT_MASK, 3) | |
4329 | #define DISP_FORMAT_BGRX555 REG_FIELD_PREP(DISP_FORMAT_MASK, 4) | |
4330 | #define DISP_FORMAT_BGRX565 REG_FIELD_PREP(DISP_FORMAT_MASK, 5) | |
4331 | #define DISP_FORMAT_BGRX888 REG_FIELD_PREP(DISP_FORMAT_MASK, 6) | |
4332 | #define DISP_FORMAT_BGRA888 REG_FIELD_PREP(DISP_FORMAT_MASK, 7) | |
4333 | #define DISP_FORMAT_RGBX101010 REG_FIELD_PREP(DISP_FORMAT_MASK, 8) | |
4334 | #define DISP_FORMAT_RGBA101010 REG_FIELD_PREP(DISP_FORMAT_MASK, 9) | |
4335 | #define DISP_FORMAT_BGRX101010 REG_FIELD_PREP(DISP_FORMAT_MASK, 10) | |
4336 | #define DISP_FORMAT_BGRA101010 REG_FIELD_PREP(DISP_FORMAT_MASK, 11) | |
4337 | #define DISP_FORMAT_RGBX161616 REG_FIELD_PREP(DISP_FORMAT_MASK, 12) | |
4338 | #define DISP_FORMAT_RGBX888 REG_FIELD_PREP(DISP_FORMAT_MASK, 14) | |
4339 | #define DISP_FORMAT_RGBA888 REG_FIELD_PREP(DISP_FORMAT_MASK, 15) | |
4340 | #define DISP_STEREO_ENABLE REG_BIT(25) | |
4341 | #define DISP_PIPE_CSC_ENABLE REG_BIT(24) /* ilk+ */ | |
4342 | #define DISP_PIPE_SEL_MASK REG_GENMASK(25, 24) | |
4343 | #define DISP_PIPE_SEL(pipe) REG_FIELD_PREP(DISP_PIPE_SEL_MASK, (pipe)) | |
4344 | #define DISP_SRC_KEY_ENABLE REG_BIT(22) | |
4345 | #define DISP_LINE_DOUBLE REG_BIT(20) | |
4346 | #define DISP_STEREO_POLARITY_SECOND REG_BIT(18) | |
4347 | #define DISP_ALPHA_PREMULTIPLY REG_BIT(16) /* CHV pipe B */ | |
4348 | #define DISP_ROTATE_180 REG_BIT(15) | |
4349 | #define DISP_TRICKLE_FEED_DISABLE REG_BIT(14) /* g4x+ */ | |
4350 | #define DISP_TILED REG_BIT(10) | |
4351 | #define DISP_ASYNC_FLIP REG_BIT(9) /* g4x+ */ | |
4352 | #define DISP_MIRROR REG_BIT(8) /* CHV pipe B */ | |
a57c774a AK |
4353 | #define _DSPAADDR 0x70184 |
4354 | #define _DSPASTRIDE 0x70188 | |
4355 | #define _DSPAPOS 0x7018C /* reserved */ | |
681f8a5c | 4356 | #define DISP_POS_Y_MASK REG_GENMASK(31, 16) |
428cb15d VS |
4357 | #define DISP_POS_Y(y) REG_FIELD_PREP(DISP_POS_Y_MASK, (y)) |
4358 | #define DISP_POS_X_MASK REG_GENMASK(15, 0) | |
4359 | #define DISP_POS_X(x) REG_FIELD_PREP(DISP_POS_X_MASK, (x)) | |
a57c774a | 4360 | #define _DSPASIZE 0x70190 |
681f8a5c | 4361 | #define DISP_HEIGHT_MASK REG_GENMASK(31, 16) |
428cb15d VS |
4362 | #define DISP_HEIGHT(h) REG_FIELD_PREP(DISP_HEIGHT_MASK, (h)) |
4363 | #define DISP_WIDTH_MASK REG_GENMASK(15, 0) | |
4364 | #define DISP_WIDTH(w) REG_FIELD_PREP(DISP_WIDTH_MASK, (w)) | |
a57c774a | 4365 | #define _DSPASURF 0x7019C /* 965+ only */ |
428cb15d | 4366 | #define DISP_ADDR_MASK REG_GENMASK(31, 12) |
a57c774a | 4367 | #define _DSPATILEOFF 0x701A4 /* 965+ only */ |
428cb15d VS |
4368 | #define DISP_OFFSET_Y_MASK REG_GENMASK(31, 16) |
4369 | #define DISP_OFFSET_Y(y) REG_FIELD_PREP(DISP_OFFSET_Y_MASK, (y)) | |
4370 | #define DISP_OFFSET_X_MASK REG_GENMASK(15, 0) | |
4371 | #define DISP_OFFSET_X(x) REG_FIELD_PREP(DISP_OFFSET_X_MASK, (x)) | |
a57c774a AK |
4372 | #define _DSPAOFFSET 0x701A4 /* HSW */ |
4373 | #define _DSPASURFLIVE 0x701AC | |
94e15723 | 4374 | #define _DSPAGAMC 0x701E0 |
a57c774a | 4375 | |
6ede6b06 | 4376 | #define DSPADDR_VLV(plane) _MMIO_PIPE2(plane, _DSPAADDR_VLV) |
f0f59a00 VS |
4377 | #define DSPCNTR(plane) _MMIO_PIPE2(plane, _DSPACNTR) |
4378 | #define DSPADDR(plane) _MMIO_PIPE2(plane, _DSPAADDR) | |
4379 | #define DSPSTRIDE(plane) _MMIO_PIPE2(plane, _DSPASTRIDE) | |
4380 | #define DSPPOS(plane) _MMIO_PIPE2(plane, _DSPAPOS) | |
4381 | #define DSPSIZE(plane) _MMIO_PIPE2(plane, _DSPASIZE) | |
4382 | #define DSPSURF(plane) _MMIO_PIPE2(plane, _DSPASURF) | |
4383 | #define DSPTILEOFF(plane) _MMIO_PIPE2(plane, _DSPATILEOFF) | |
4384 | #define DSPLINOFF(plane) DSPADDR(plane) | |
4385 | #define DSPOFFSET(plane) _MMIO_PIPE2(plane, _DSPAOFFSET) | |
4386 | #define DSPSURFLIVE(plane) _MMIO_PIPE2(plane, _DSPASURFLIVE) | |
94e15723 | 4387 | #define DSPGAMC(plane, i) _MMIO(_PIPE2(plane, _DSPAGAMC) + (5 - (i)) * 4) /* plane C only, 6 x u0.8 */ |
5eddb70b | 4388 | |
c14b0485 VS |
4389 | /* CHV pipe B blender and primary plane */ |
4390 | #define _CHV_BLEND_A 0x60a00 | |
428cb15d VS |
4391 | #define CHV_BLEND_MASK REG_GENMASK(31, 30) |
4392 | #define CHV_BLEND_LEGACY REG_FIELD_PREP(CHV_BLEND_MASK, 0) | |
4393 | #define CHV_BLEND_ANDROID REG_FIELD_PREP(CHV_BLEND_MASK, 1) | |
4394 | #define CHV_BLEND_MPO REG_FIELD_PREP(CHV_BLEND_MASK, 2) | |
c14b0485 | 4395 | #define _CHV_CANVAS_A 0x60a04 |
428cb15d VS |
4396 | #define CHV_CANVAS_RED_MASK REG_GENMASK(29, 20) |
4397 | #define CHV_CANVAS_GREEN_MASK REG_GENMASK(19, 10) | |
4398 | #define CHV_CANVAS_BLUE_MASK REG_GENMASK(9, 0) | |
c14b0485 | 4399 | #define _PRIMPOS_A 0x60a08 |
428cb15d VS |
4400 | #define PRIM_POS_Y_MASK REG_GENMASK(31, 16) |
4401 | #define PRIM_POS_Y(y) REG_FIELD_PREP(PRIM_POS_Y_MASK, (y)) | |
4402 | #define PRIM_POS_X_MASK REG_GENMASK(15, 0) | |
4403 | #define PRIM_POS_X(x) REG_FIELD_PREP(PRIM_POS_X_MASK, (x)) | |
c14b0485 | 4404 | #define _PRIMSIZE_A 0x60a0c |
428cb15d VS |
4405 | #define PRIM_HEIGHT_MASK REG_GENMASK(31, 16) |
4406 | #define PRIM_HEIGHT(h) REG_FIELD_PREP(PRIM_HEIGHT_MASK, (h)) | |
4407 | #define PRIM_WIDTH_MASK REG_GENMASK(15, 0) | |
4408 | #define PRIM_WIDTH(w) REG_FIELD_PREP(PRIM_WIDTH_MASK, (w)) | |
c14b0485 | 4409 | #define _PRIMCNSTALPHA_A 0x60a10 |
428cb15d VS |
4410 | #define PRIM_CONST_ALPHA_ENABLE REG_BIT(31) |
4411 | #define PRIM_CONST_ALPHA_MASK REG_GENMASK(7, 0) | |
4412 | #define PRIM_CONST_ALPHA(alpha) REG_FIELD_PREP(PRIM_CONST_ALPHA_MASK, (alpha)) | |
c14b0485 | 4413 | |
f0f59a00 VS |
4414 | #define CHV_BLEND(pipe) _MMIO_TRANS2(pipe, _CHV_BLEND_A) |
4415 | #define CHV_CANVAS(pipe) _MMIO_TRANS2(pipe, _CHV_CANVAS_A) | |
4416 | #define PRIMPOS(plane) _MMIO_TRANS2(plane, _PRIMPOS_A) | |
4417 | #define PRIMSIZE(plane) _MMIO_TRANS2(plane, _PRIMSIZE_A) | |
4418 | #define PRIMCNSTALPHA(plane) _MMIO_TRANS2(plane, _PRIMCNSTALPHA_A) | |
c14b0485 | 4419 | |
446f2545 AR |
4420 | /* Display/Sprite base address macros */ |
4421 | #define DISP_BASEADDR_MASK (0xfffff000) | |
9e8789ec PZ |
4422 | #define I915_LO_DISPBASE(val) ((val) & ~DISP_BASEADDR_MASK) |
4423 | #define I915_HI_DISPBASE(val) ((val) & DISP_BASEADDR_MASK) | |
446f2545 | 4424 | |
85fa792b VS |
4425 | /* |
4426 | * VBIOS flags | |
4427 | * gen2: | |
4428 | * [00:06] alm,mgm | |
4429 | * [10:16] all | |
4430 | * [30:32] alm,mgm | |
4431 | * gen3+: | |
4432 | * [00:0f] all | |
4433 | * [10:1f] all | |
4434 | * [30:32] all | |
4435 | */ | |
ed5eb1b7 JN |
4436 | #define SWF0(i) _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x70410 + (i) * 4) |
4437 | #define SWF1(i) _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x71410 + (i) * 4) | |
4438 | #define SWF3(i) _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x72414 + (i) * 4) | |
f0f59a00 | 4439 | #define SWF_ILK(i) _MMIO(0x4F000 + (i) * 4) |
585fb111 JB |
4440 | |
4441 | /* Pipe B */ | |
ed5eb1b7 JN |
4442 | #define _PIPEBDSL (DISPLAY_MMIO_BASE(dev_priv) + 0x71000) |
4443 | #define _PIPEBCONF (DISPLAY_MMIO_BASE(dev_priv) + 0x71008) | |
4444 | #define _PIPEBSTAT (DISPLAY_MMIO_BASE(dev_priv) + 0x71024) | |
25a2e2d0 VS |
4445 | #define _PIPEBFRAMEHIGH 0x71040 |
4446 | #define _PIPEBFRAMEPIXEL 0x71044 | |
ed5eb1b7 JN |
4447 | #define _PIPEB_FRMCOUNT_G4X (DISPLAY_MMIO_BASE(dev_priv) + 0x71040) |
4448 | #define _PIPEB_FLIPCOUNT_G4X (DISPLAY_MMIO_BASE(dev_priv) + 0x71044) | |
9880b7a5 | 4449 | |
585fb111 JB |
4450 | |
4451 | /* Display B control */ | |
ed5eb1b7 | 4452 | #define _DSPBCNTR (DISPLAY_MMIO_BASE(dev_priv) + 0x71180) |
428cb15d VS |
4453 | #define DISP_ALPHA_TRANS_ENABLE REG_BIT(15) |
4454 | #define DISP_SPRITE_ABOVE_OVERLAY REG_BIT(0) | |
ed5eb1b7 JN |
4455 | #define _DSPBADDR (DISPLAY_MMIO_BASE(dev_priv) + 0x71184) |
4456 | #define _DSPBSTRIDE (DISPLAY_MMIO_BASE(dev_priv) + 0x71188) | |
4457 | #define _DSPBPOS (DISPLAY_MMIO_BASE(dev_priv) + 0x7118C) | |
4458 | #define _DSPBSIZE (DISPLAY_MMIO_BASE(dev_priv) + 0x71190) | |
4459 | #define _DSPBSURF (DISPLAY_MMIO_BASE(dev_priv) + 0x7119C) | |
4460 | #define _DSPBTILEOFF (DISPLAY_MMIO_BASE(dev_priv) + 0x711A4) | |
4461 | #define _DSPBOFFSET (DISPLAY_MMIO_BASE(dev_priv) + 0x711A4) | |
4462 | #define _DSPBSURFLIVE (DISPLAY_MMIO_BASE(dev_priv) + 0x711AC) | |
585fb111 | 4463 | |
372610f3 MC |
4464 | /* ICL DSI 0 and 1 */ |
4465 | #define _PIPEDSI0CONF 0x7b008 | |
4466 | #define _PIPEDSI1CONF 0x7b808 | |
4467 | ||
b840d907 JB |
4468 | /* Sprite A control */ |
4469 | #define _DVSACNTR 0x72180 | |
f6bb74e0 VS |
4470 | #define DVS_ENABLE REG_BIT(31) |
4471 | #define DVS_PIPE_GAMMA_ENABLE REG_BIT(30) | |
4472 | #define DVS_YUV_RANGE_CORRECTION_DISABLE REG_BIT(27) | |
4473 | #define DVS_FORMAT_MASK REG_GENMASK(26, 25) | |
4474 | #define DVS_FORMAT_YUV422 REG_FIELD_PREP(DVS_FORMAT_MASK, 0) | |
4475 | #define DVS_FORMAT_RGBX101010 REG_FIELD_PREP(DVS_FORMAT_MASK, 1) | |
4476 | #define DVS_FORMAT_RGBX888 REG_FIELD_PREP(DVS_FORMAT_MASK, 2) | |
4477 | #define DVS_FORMAT_RGBX161616 REG_FIELD_PREP(DVS_FORMAT_MASK, 3) | |
4478 | #define DVS_PIPE_CSC_ENABLE REG_BIT(24) | |
4479 | #define DVS_SOURCE_KEY REG_BIT(22) | |
4480 | #define DVS_RGB_ORDER_XBGR REG_BIT(20) | |
4481 | #define DVS_YUV_FORMAT_BT709 REG_BIT(18) | |
4482 | #define DVS_YUV_ORDER_MASK REG_GENMASK(17, 16) | |
4483 | #define DVS_YUV_ORDER_YUYV REG_FIELD_PREP(DVS_YUV_ORDER_MASK, 0) | |
4484 | #define DVS_YUV_ORDER_UYVY REG_FIELD_PREP(DVS_YUV_ORDER_MASK, 1) | |
4485 | #define DVS_YUV_ORDER_YVYU REG_FIELD_PREP(DVS_YUV_ORDER_MASK, 2) | |
4486 | #define DVS_YUV_ORDER_VYUY REG_FIELD_PREP(DVS_YUV_ORDER_MASK, 3) | |
4487 | #define DVS_ROTATE_180 REG_BIT(15) | |
4488 | #define DVS_TRICKLE_FEED_DISABLE REG_BIT(14) | |
4489 | #define DVS_TILED REG_BIT(10) | |
4490 | #define DVS_DEST_KEY REG_BIT(2) | |
b840d907 JB |
4491 | #define _DVSALINOFF 0x72184 |
4492 | #define _DVSASTRIDE 0x72188 | |
4493 | #define _DVSAPOS 0x7218c | |
f6bb74e0 VS |
4494 | #define DVS_POS_Y_MASK REG_GENMASK(31, 16) |
4495 | #define DVS_POS_Y(y) REG_FIELD_PREP(DVS_POS_Y_MASK, (y)) | |
4496 | #define DVS_POS_X_MASK REG_GENMASK(15, 0) | |
4497 | #define DVS_POS_X(x) REG_FIELD_PREP(DVS_POS_X_MASK, (x)) | |
b840d907 | 4498 | #define _DVSASIZE 0x72190 |
f6bb74e0 VS |
4499 | #define DVS_HEIGHT_MASK REG_GENMASK(31, 16) |
4500 | #define DVS_HEIGHT(h) REG_FIELD_PREP(DVS_HEIGHT_MASK, (h)) | |
4501 | #define DVS_WIDTH_MASK REG_GENMASK(15, 0) | |
4502 | #define DVS_WIDTH(w) REG_FIELD_PREP(DVS_WIDTH_MASK, (w)) | |
b840d907 JB |
4503 | #define _DVSAKEYVAL 0x72194 |
4504 | #define _DVSAKEYMSK 0x72198 | |
4505 | #define _DVSASURF 0x7219c | |
f6bb74e0 | 4506 | #define DVS_ADDR_MASK REG_GENMASK(31, 12) |
b840d907 JB |
4507 | #define _DVSAKEYMAXVAL 0x721a0 |
4508 | #define _DVSATILEOFF 0x721a4 | |
f6bb74e0 VS |
4509 | #define DVS_OFFSET_Y_MASK REG_GENMASK(31, 16) |
4510 | #define DVS_OFFSET_Y(y) REG_FIELD_PREP(DVS_OFFSET_Y_MASK, (y)) | |
4511 | #define DVS_OFFSET_X_MASK REG_GENMASK(15, 0) | |
4512 | #define DVS_OFFSET_X(x) REG_FIELD_PREP(DVS_OFFSET_X_MASK, (x)) | |
b840d907 | 4513 | #define _DVSASURFLIVE 0x721ac |
94e15723 | 4514 | #define _DVSAGAMC_G4X 0x721e0 /* g4x */ |
b840d907 | 4515 | #define _DVSASCALE 0x72204 |
f6bb74e0 VS |
4516 | #define DVS_SCALE_ENABLE REG_BIT(31) |
4517 | #define DVS_FILTER_MASK REG_GENMASK(30, 29) | |
4518 | #define DVS_FILTER_MEDIUM REG_FIELD_PREP(DVS_FILTER_MASK, 0) | |
4519 | #define DVS_FILTER_ENHANCING REG_FIELD_PREP(DVS_FILTER_MASK, 1) | |
4520 | #define DVS_FILTER_SOFTENING REG_FIELD_PREP(DVS_FILTER_MASK, 2) | |
4521 | #define DVS_VERTICAL_OFFSET_HALF REG_BIT(28) /* must be enabled below */ | |
4522 | #define DVS_VERTICAL_OFFSET_ENABLE REG_BIT(27) | |
4523 | #define DVS_SRC_WIDTH_MASK REG_GENMASK(26, 16) | |
4524 | #define DVS_SRC_WIDTH(w) REG_FIELD_PREP(DVS_SRC_WIDTH_MASK, (w)) | |
4525 | #define DVS_SRC_HEIGHT_MASK REG_GENMASK(10, 0) | |
4526 | #define DVS_SRC_HEIGHT(h) REG_FIELD_PREP(DVS_SRC_HEIGHT_MASK, (h)) | |
94e15723 VS |
4527 | #define _DVSAGAMC_ILK 0x72300 /* ilk/snb */ |
4528 | #define _DVSAGAMCMAX_ILK 0x72340 /* ilk/snb */ | |
b840d907 JB |
4529 | |
4530 | #define _DVSBCNTR 0x73180 | |
4531 | #define _DVSBLINOFF 0x73184 | |
4532 | #define _DVSBSTRIDE 0x73188 | |
4533 | #define _DVSBPOS 0x7318c | |
4534 | #define _DVSBSIZE 0x73190 | |
4535 | #define _DVSBKEYVAL 0x73194 | |
4536 | #define _DVSBKEYMSK 0x73198 | |
4537 | #define _DVSBSURF 0x7319c | |
4538 | #define _DVSBKEYMAXVAL 0x731a0 | |
4539 | #define _DVSBTILEOFF 0x731a4 | |
4540 | #define _DVSBSURFLIVE 0x731ac | |
94e15723 | 4541 | #define _DVSBGAMC_G4X 0x731e0 /* g4x */ |
b840d907 | 4542 | #define _DVSBSCALE 0x73204 |
94e15723 VS |
4543 | #define _DVSBGAMC_ILK 0x73300 /* ilk/snb */ |
4544 | #define _DVSBGAMCMAX_ILK 0x73340 /* ilk/snb */ | |
b840d907 | 4545 | |
f0f59a00 VS |
4546 | #define DVSCNTR(pipe) _MMIO_PIPE(pipe, _DVSACNTR, _DVSBCNTR) |
4547 | #define DVSLINOFF(pipe) _MMIO_PIPE(pipe, _DVSALINOFF, _DVSBLINOFF) | |
4548 | #define DVSSTRIDE(pipe) _MMIO_PIPE(pipe, _DVSASTRIDE, _DVSBSTRIDE) | |
4549 | #define DVSPOS(pipe) _MMIO_PIPE(pipe, _DVSAPOS, _DVSBPOS) | |
4550 | #define DVSSURF(pipe) _MMIO_PIPE(pipe, _DVSASURF, _DVSBSURF) | |
4551 | #define DVSKEYMAX(pipe) _MMIO_PIPE(pipe, _DVSAKEYMAXVAL, _DVSBKEYMAXVAL) | |
4552 | #define DVSSIZE(pipe) _MMIO_PIPE(pipe, _DVSASIZE, _DVSBSIZE) | |
4553 | #define DVSSCALE(pipe) _MMIO_PIPE(pipe, _DVSASCALE, _DVSBSCALE) | |
4554 | #define DVSTILEOFF(pipe) _MMIO_PIPE(pipe, _DVSATILEOFF, _DVSBTILEOFF) | |
4555 | #define DVSKEYVAL(pipe) _MMIO_PIPE(pipe, _DVSAKEYVAL, _DVSBKEYVAL) | |
4556 | #define DVSKEYMSK(pipe) _MMIO_PIPE(pipe, _DVSAKEYMSK, _DVSBKEYMSK) | |
4557 | #define DVSSURFLIVE(pipe) _MMIO_PIPE(pipe, _DVSASURFLIVE, _DVSBSURFLIVE) | |
94e15723 VS |
4558 | #define DVSGAMC_G4X(pipe, i) _MMIO(_PIPE(pipe, _DVSAGAMC_G4X, _DVSBGAMC_G4X) + (5 - (i)) * 4) /* 6 x u0.8 */ |
4559 | #define DVSGAMC_ILK(pipe, i) _MMIO(_PIPE(pipe, _DVSAGAMC_ILK, _DVSBGAMC_ILK) + (i) * 4) /* 16 x u0.10 */ | |
4560 | #define DVSGAMCMAX_ILK(pipe, i) _MMIO(_PIPE(pipe, _DVSAGAMCMAX_ILK, _DVSBGAMCMAX_ILK) + (i) * 4) /* 3 x u1.10 */ | |
b840d907 JB |
4561 | |
4562 | #define _SPRA_CTL 0x70280 | |
2f609faf VS |
4563 | #define SPRITE_ENABLE REG_BIT(31) |
4564 | #define SPRITE_PIPE_GAMMA_ENABLE REG_BIT(30) | |
4565 | #define SPRITE_YUV_RANGE_CORRECTION_DISABLE REG_BIT(28) | |
4566 | #define SPRITE_FORMAT_MASK REG_GENMASK(27, 25) | |
4567 | #define SPRITE_FORMAT_YUV422 REG_FIELD_PREP(SPRITE_FORMAT_MASK, 0) | |
4568 | #define SPRITE_FORMAT_RGBX101010 REG_FIELD_PREP(SPRITE_FORMAT_MASK, 1) | |
4569 | #define SPRITE_FORMAT_RGBX888 REG_FIELD_PREP(SPRITE_FORMAT_MASK, 2) | |
4570 | #define SPRITE_FORMAT_RGBX161616 REG_FIELD_PREP(SPRITE_FORMAT_MASK, 3) | |
4571 | #define SPRITE_FORMAT_YUV444 REG_FIELD_PREP(SPRITE_FORMAT_MASK, 4) | |
4572 | #define SPRITE_FORMAT_XR_BGR101010 REG_FIELD_PREP(SPRITE_FORMAT_MASK, 5) /* Extended range */ | |
4573 | #define SPRITE_PIPE_CSC_ENABLE REG_BIT(24) | |
4574 | #define SPRITE_SOURCE_KEY REG_BIT(22) | |
4575 | #define SPRITE_RGB_ORDER_RGBX REG_BIT(20) /* only for 888 and 161616 */ | |
4576 | #define SPRITE_YUV_TO_RGB_CSC_DISABLE REG_BIT(19) | |
4577 | #define SPRITE_YUV_TO_RGB_CSC_FORMAT_BT709 REG_BIT(18) /* 0 is BT601 */ | |
4578 | #define SPRITE_YUV_ORDER_MASK REG_GENMASK(17, 16) | |
4579 | #define SPRITE_YUV_ORDER_YUYV REG_FIELD_PREP(SPRITE_YUV_ORDER_MASK, 0) | |
4580 | #define SPRITE_YUV_ORDER_UYVY REG_FIELD_PREP(SPRITE_YUV_ORDER_MASK, 1) | |
4581 | #define SPRITE_YUV_ORDER_YVYU REG_FIELD_PREP(SPRITE_YUV_ORDER_MASK, 2) | |
4582 | #define SPRITE_YUV_ORDER_VYUY REG_FIELD_PREP(SPRITE_YUV_ORDER_MASK, 3) | |
4583 | #define SPRITE_ROTATE_180 REG_BIT(15) | |
4584 | #define SPRITE_TRICKLE_FEED_DISABLE REG_BIT(14) | |
4585 | #define SPRITE_PLANE_GAMMA_DISABLE REG_BIT(13) | |
4586 | #define SPRITE_TILED REG_BIT(10) | |
4587 | #define SPRITE_DEST_KEY REG_BIT(2) | |
b840d907 JB |
4588 | #define _SPRA_LINOFF 0x70284 |
4589 | #define _SPRA_STRIDE 0x70288 | |
4590 | #define _SPRA_POS 0x7028c | |
2f609faf VS |
4591 | #define SPRITE_POS_Y_MASK REG_GENMASK(31, 16) |
4592 | #define SPRITE_POS_Y(y) REG_FIELD_PREP(SPRITE_POS_Y_MASK, (y)) | |
4593 | #define SPRITE_POS_X_MASK REG_GENMASK(15, 0) | |
4594 | #define SPRITE_POS_X(x) REG_FIELD_PREP(SPRITE_POS_X_MASK, (x)) | |
b840d907 | 4595 | #define _SPRA_SIZE 0x70290 |
2f609faf VS |
4596 | #define SPRITE_HEIGHT_MASK REG_GENMASK(31, 16) |
4597 | #define SPRITE_HEIGHT(h) REG_FIELD_PREP(SPRITE_HEIGHT_MASK, (h)) | |
4598 | #define SPRITE_WIDTH_MASK REG_GENMASK(15, 0) | |
4599 | #define SPRITE_WIDTH(w) REG_FIELD_PREP(SPRITE_WIDTH_MASK, (w)) | |
b840d907 JB |
4600 | #define _SPRA_KEYVAL 0x70294 |
4601 | #define _SPRA_KEYMSK 0x70298 | |
4602 | #define _SPRA_SURF 0x7029c | |
2f609faf | 4603 | #define SPRITE_ADDR_MASK REG_GENMASK(31, 12) |
b840d907 JB |
4604 | #define _SPRA_KEYMAX 0x702a0 |
4605 | #define _SPRA_TILEOFF 0x702a4 | |
2f609faf VS |
4606 | #define SPRITE_OFFSET_Y_MASK REG_GENMASK(31, 16) |
4607 | #define SPRITE_OFFSET_Y(y) REG_FIELD_PREP(SPRITE_OFFSET_Y_MASK, (y)) | |
4608 | #define SPRITE_OFFSET_X_MASK REG_GENMASK(15, 0) | |
4609 | #define SPRITE_OFFSET_X(x) REG_FIELD_PREP(SPRITE_OFFSET_X_MASK, (x)) | |
c54173a8 | 4610 | #define _SPRA_OFFSET 0x702a4 |
32ae46bf | 4611 | #define _SPRA_SURFLIVE 0x702ac |
b840d907 | 4612 | #define _SPRA_SCALE 0x70304 |
2f609faf VS |
4613 | #define SPRITE_SCALE_ENABLE REG_BIT(31) |
4614 | #define SPRITE_FILTER_MASK REG_GENMASK(30, 29) | |
4615 | #define SPRITE_FILTER_MEDIUM REG_FIELD_PREP(SPRITE_FILTER_MASK, 0) | |
4616 | #define SPRITE_FILTER_ENHANCING REG_FIELD_PREP(SPRITE_FILTER_MASK, 1) | |
4617 | #define SPRITE_FILTER_SOFTENING REG_FIELD_PREP(SPRITE_FILTER_MASK, 2) | |
4618 | #define SPRITE_VERTICAL_OFFSET_HALF REG_BIT(28) /* must be enabled below */ | |
4619 | #define SPRITE_VERTICAL_OFFSET_ENABLE REG_BIT(27) | |
4620 | #define SPRITE_SRC_WIDTH_MASK REG_GENMASK(26, 16) | |
4621 | #define SPRITE_SRC_WIDTH(w) REG_FIELD_PREP(SPRITE_SRC_WIDTH_MASK, (w)) | |
4622 | #define SPRITE_SRC_HEIGHT_MASK REG_GENMASK(10, 0) | |
4623 | #define SPRITE_SRC_HEIGHT(h) REG_FIELD_PREP(SPRITE_SRC_HEIGHT_MASK, (h)) | |
b840d907 | 4624 | #define _SPRA_GAMC 0x70400 |
94e15723 VS |
4625 | #define _SPRA_GAMC16 0x70440 |
4626 | #define _SPRA_GAMC17 0x7044c | |
b840d907 JB |
4627 | |
4628 | #define _SPRB_CTL 0x71280 | |
4629 | #define _SPRB_LINOFF 0x71284 | |
4630 | #define _SPRB_STRIDE 0x71288 | |
4631 | #define _SPRB_POS 0x7128c | |
4632 | #define _SPRB_SIZE 0x71290 | |
4633 | #define _SPRB_KEYVAL 0x71294 | |
4634 | #define _SPRB_KEYMSK 0x71298 | |
4635 | #define _SPRB_SURF 0x7129c | |
4636 | #define _SPRB_KEYMAX 0x712a0 | |
4637 | #define _SPRB_TILEOFF 0x712a4 | |
c54173a8 | 4638 | #define _SPRB_OFFSET 0x712a4 |
32ae46bf | 4639 | #define _SPRB_SURFLIVE 0x712ac |
b840d907 JB |
4640 | #define _SPRB_SCALE 0x71304 |
4641 | #define _SPRB_GAMC 0x71400 | |
94e15723 VS |
4642 | #define _SPRB_GAMC16 0x71440 |
4643 | #define _SPRB_GAMC17 0x7144c | |
b840d907 | 4644 | |
f0f59a00 VS |
4645 | #define SPRCTL(pipe) _MMIO_PIPE(pipe, _SPRA_CTL, _SPRB_CTL) |
4646 | #define SPRLINOFF(pipe) _MMIO_PIPE(pipe, _SPRA_LINOFF, _SPRB_LINOFF) | |
4647 | #define SPRSTRIDE(pipe) _MMIO_PIPE(pipe, _SPRA_STRIDE, _SPRB_STRIDE) | |
4648 | #define SPRPOS(pipe) _MMIO_PIPE(pipe, _SPRA_POS, _SPRB_POS) | |
4649 | #define SPRSIZE(pipe) _MMIO_PIPE(pipe, _SPRA_SIZE, _SPRB_SIZE) | |
4650 | #define SPRKEYVAL(pipe) _MMIO_PIPE(pipe, _SPRA_KEYVAL, _SPRB_KEYVAL) | |
4651 | #define SPRKEYMSK(pipe) _MMIO_PIPE(pipe, _SPRA_KEYMSK, _SPRB_KEYMSK) | |
4652 | #define SPRSURF(pipe) _MMIO_PIPE(pipe, _SPRA_SURF, _SPRB_SURF) | |
4653 | #define SPRKEYMAX(pipe) _MMIO_PIPE(pipe, _SPRA_KEYMAX, _SPRB_KEYMAX) | |
4654 | #define SPRTILEOFF(pipe) _MMIO_PIPE(pipe, _SPRA_TILEOFF, _SPRB_TILEOFF) | |
4655 | #define SPROFFSET(pipe) _MMIO_PIPE(pipe, _SPRA_OFFSET, _SPRB_OFFSET) | |
4656 | #define SPRSCALE(pipe) _MMIO_PIPE(pipe, _SPRA_SCALE, _SPRB_SCALE) | |
94e15723 VS |
4657 | #define SPRGAMC(pipe, i) _MMIO(_PIPE(pipe, _SPRA_GAMC, _SPRB_GAMC) + (i) * 4) /* 16 x u0.10 */ |
4658 | #define SPRGAMC16(pipe, i) _MMIO(_PIPE(pipe, _SPRA_GAMC16, _SPRB_GAMC16) + (i) * 4) /* 3 x u1.10 */ | |
4659 | #define SPRGAMC17(pipe, i) _MMIO(_PIPE(pipe, _SPRA_GAMC17, _SPRB_GAMC17) + (i) * 4) /* 3 x u2.10 */ | |
f0f59a00 | 4660 | #define SPRSURFLIVE(pipe) _MMIO_PIPE(pipe, _SPRA_SURFLIVE, _SPRB_SURFLIVE) |
b840d907 | 4661 | |
921c3b67 | 4662 | #define _SPACNTR (VLV_DISPLAY_BASE + 0x72180) |
27535f1d VS |
4663 | #define SP_ENABLE REG_BIT(31) |
4664 | #define SP_PIPE_GAMMA_ENABLE REG_BIT(30) | |
4665 | #define SP_FORMAT_MASK REG_GENMASK(29, 26) | |
4666 | #define SP_FORMAT_YUV422 REG_FIELD_PREP(SP_FORMAT_MASK, 0) | |
4667 | #define SP_FORMAT_8BPP REG_FIELD_PREP(SP_FORMAT_MASK, 2) | |
4668 | #define SP_FORMAT_BGR565 REG_FIELD_PREP(SP_FORMAT_MASK, 5) | |
4669 | #define SP_FORMAT_BGRX8888 REG_FIELD_PREP(SP_FORMAT_MASK, 6) | |
4670 | #define SP_FORMAT_BGRA8888 REG_FIELD_PREP(SP_FORMAT_MASK, 7) | |
4671 | #define SP_FORMAT_RGBX1010102 REG_FIELD_PREP(SP_FORMAT_MASK, 8) | |
4672 | #define SP_FORMAT_RGBA1010102 REG_FIELD_PREP(SP_FORMAT_MASK, 9) | |
4673 | #define SP_FORMAT_BGRX1010102 REG_FIELD_PREP(SP_FORMAT_MASK, 10) /* CHV pipe B */ | |
4674 | #define SP_FORMAT_BGRA1010102 REG_FIELD_PREP(SP_FORMAT_MASK, 11) /* CHV pipe B */ | |
4675 | #define SP_FORMAT_RGBX8888 REG_FIELD_PREP(SP_FORMAT_MASK, 14) | |
4676 | #define SP_FORMAT_RGBA8888 REG_FIELD_PREP(SP_FORMAT_MASK, 15) | |
4677 | #define SP_ALPHA_PREMULTIPLY REG_BIT(23) /* CHV pipe B */ | |
4678 | #define SP_SOURCE_KEY REG_BIT(22) | |
4679 | #define SP_YUV_FORMAT_BT709 REG_BIT(18) | |
4680 | #define SP_YUV_ORDER_MASK REG_GENMASK(17, 16) | |
4681 | #define SP_YUV_ORDER_YUYV REG_FIELD_PREP(SP_YUV_ORDER_MASK, 0) | |
4682 | #define SP_YUV_ORDER_UYVY REG_FIELD_PREP(SP_YUV_ORDER_MASK, 1) | |
4683 | #define SP_YUV_ORDER_YVYU REG_FIELD_PREP(SP_YUV_ORDER_MASK, 2) | |
4684 | #define SP_YUV_ORDER_VYUY REG_FIELD_PREP(SP_YUV_ORDER_MASK, 3) | |
4685 | #define SP_ROTATE_180 REG_BIT(15) | |
4686 | #define SP_TILED REG_BIT(10) | |
4687 | #define SP_MIRROR REG_BIT(8) /* CHV pipe B */ | |
921c3b67 VS |
4688 | #define _SPALINOFF (VLV_DISPLAY_BASE + 0x72184) |
4689 | #define _SPASTRIDE (VLV_DISPLAY_BASE + 0x72188) | |
4690 | #define _SPAPOS (VLV_DISPLAY_BASE + 0x7218c) | |
27535f1d VS |
4691 | #define SP_POS_Y_MASK REG_GENMASK(31, 16) |
4692 | #define SP_POS_Y(y) REG_FIELD_PREP(SP_POS_Y_MASK, (y)) | |
4693 | #define SP_POS_X_MASK REG_GENMASK(15, 0) | |
4694 | #define SP_POS_X(x) REG_FIELD_PREP(SP_POS_X_MASK, (x)) | |
921c3b67 | 4695 | #define _SPASIZE (VLV_DISPLAY_BASE + 0x72190) |
27535f1d VS |
4696 | #define SP_HEIGHT_MASK REG_GENMASK(31, 16) |
4697 | #define SP_HEIGHT(h) REG_FIELD_PREP(SP_HEIGHT_MASK, (h)) | |
4698 | #define SP_WIDTH_MASK REG_GENMASK(15, 0) | |
4699 | #define SP_WIDTH(w) REG_FIELD_PREP(SP_WIDTH_MASK, (w)) | |
921c3b67 VS |
4700 | #define _SPAKEYMINVAL (VLV_DISPLAY_BASE + 0x72194) |
4701 | #define _SPAKEYMSK (VLV_DISPLAY_BASE + 0x72198) | |
4702 | #define _SPASURF (VLV_DISPLAY_BASE + 0x7219c) | |
27535f1d | 4703 | #define SP_ADDR_MASK REG_GENMASK(31, 12) |
921c3b67 VS |
4704 | #define _SPAKEYMAXVAL (VLV_DISPLAY_BASE + 0x721a0) |
4705 | #define _SPATILEOFF (VLV_DISPLAY_BASE + 0x721a4) | |
27535f1d VS |
4706 | #define SP_OFFSET_Y_MASK REG_GENMASK(31, 16) |
4707 | #define SP_OFFSET_Y(y) REG_FIELD_PREP(SP_OFFSET_Y_MASK, (y)) | |
4708 | #define SP_OFFSET_X_MASK REG_GENMASK(15, 0) | |
4709 | #define SP_OFFSET_X(x) REG_FIELD_PREP(SP_OFFSET_X_MASK, (x)) | |
921c3b67 | 4710 | #define _SPACONSTALPHA (VLV_DISPLAY_BASE + 0x721a8) |
27535f1d VS |
4711 | #define SP_CONST_ALPHA_ENABLE REG_BIT(31) |
4712 | #define SP_CONST_ALPHA_MASK REG_GENMASK(7, 0) | |
4713 | #define SP_CONST_ALPHA(alpha) REG_FIELD_PREP(SP_CONST_ALPHA_MASK, (alpha)) | |
5deae919 | 4714 | #define _SPACLRC0 (VLV_DISPLAY_BASE + 0x721d0) |
27535f1d VS |
4715 | #define SP_CONTRAST_MASK REG_GENMASK(26, 18) |
4716 | #define SP_CONTRAST(x) REG_FIELD_PREP(SP_CONTRAST_MASK, (x)) /* u3.6 */ | |
4717 | #define SP_BRIGHTNESS_MASK REG_GENMASK(7, 0) | |
4718 | #define SP_BRIGHTNESS(x) REG_FIELD_PREP(SP_BRIGHTNESS_MASK, (x)) /* s8 */ | |
5deae919 | 4719 | #define _SPACLRC1 (VLV_DISPLAY_BASE + 0x721d4) |
27535f1d VS |
4720 | #define SP_SH_SIN_MASK REG_GENMASK(26, 16) |
4721 | #define SP_SH_SIN(x) REG_FIELD_PREP(SP_SH_SIN_MASK, (x)) /* s4.7 */ | |
4722 | #define SP_SH_COS_MASK REG_GENMASK(9, 0) | |
4723 | #define SP_SH_COS(x) REG_FIELD_PREP(SP_SH_COS_MASK, (x)) /* u3.7 */ | |
94e15723 | 4724 | #define _SPAGAMC (VLV_DISPLAY_BASE + 0x721e0) |
921c3b67 VS |
4725 | |
4726 | #define _SPBCNTR (VLV_DISPLAY_BASE + 0x72280) | |
4727 | #define _SPBLINOFF (VLV_DISPLAY_BASE + 0x72284) | |
4728 | #define _SPBSTRIDE (VLV_DISPLAY_BASE + 0x72288) | |
4729 | #define _SPBPOS (VLV_DISPLAY_BASE + 0x7228c) | |
4730 | #define _SPBSIZE (VLV_DISPLAY_BASE + 0x72290) | |
4731 | #define _SPBKEYMINVAL (VLV_DISPLAY_BASE + 0x72294) | |
4732 | #define _SPBKEYMSK (VLV_DISPLAY_BASE + 0x72298) | |
4733 | #define _SPBSURF (VLV_DISPLAY_BASE + 0x7229c) | |
4734 | #define _SPBKEYMAXVAL (VLV_DISPLAY_BASE + 0x722a0) | |
4735 | #define _SPBTILEOFF (VLV_DISPLAY_BASE + 0x722a4) | |
4736 | #define _SPBCONSTALPHA (VLV_DISPLAY_BASE + 0x722a8) | |
5deae919 VS |
4737 | #define _SPBCLRC0 (VLV_DISPLAY_BASE + 0x722d0) |
4738 | #define _SPBCLRC1 (VLV_DISPLAY_BASE + 0x722d4) | |
94e15723 | 4739 | #define _SPBGAMC (VLV_DISPLAY_BASE + 0x722e0) |
7f1f3851 | 4740 | |
94e15723 VS |
4741 | #define _VLV_SPR(pipe, plane_id, reg_a, reg_b) \ |
4742 | _PIPE((pipe) * 2 + (plane_id) - PLANE_SPRITE0, (reg_a), (reg_b)) | |
83c04a62 | 4743 | #define _MMIO_VLV_SPR(pipe, plane_id, reg_a, reg_b) \ |
94e15723 | 4744 | _MMIO(_VLV_SPR((pipe), (plane_id), (reg_a), (reg_b))) |
83c04a62 VS |
4745 | |
4746 | #define SPCNTR(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPACNTR, _SPBCNTR) | |
4747 | #define SPLINOFF(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPALINOFF, _SPBLINOFF) | |
4748 | #define SPSTRIDE(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPASTRIDE, _SPBSTRIDE) | |
4749 | #define SPPOS(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPAPOS, _SPBPOS) | |
4750 | #define SPSIZE(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPASIZE, _SPBSIZE) | |
4751 | #define SPKEYMINVAL(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPAKEYMINVAL, _SPBKEYMINVAL) | |
4752 | #define SPKEYMSK(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPAKEYMSK, _SPBKEYMSK) | |
4753 | #define SPSURF(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPASURF, _SPBSURF) | |
4754 | #define SPKEYMAXVAL(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPAKEYMAXVAL, _SPBKEYMAXVAL) | |
4755 | #define SPTILEOFF(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPATILEOFF, _SPBTILEOFF) | |
4756 | #define SPCONSTALPHA(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPACONSTALPHA, _SPBCONSTALPHA) | |
5deae919 VS |
4757 | #define SPCLRC0(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPACLRC0, _SPBCLRC0) |
4758 | #define SPCLRC1(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPACLRC1, _SPBCLRC1) | |
94e15723 | 4759 | #define SPGAMC(pipe, plane_id, i) _MMIO(_VLV_SPR((pipe), (plane_id), _SPAGAMC, _SPBGAMC) + (5 - (i)) * 4) /* 6 x u0.10 */ |
7f1f3851 | 4760 | |
6ca2aeb2 VS |
4761 | /* |
4762 | * CHV pipe B sprite CSC | |
4763 | * | |
4764 | * |cr| |c0 c1 c2| |cr + cr_ioff| |cr_ooff| | |
4765 | * |yg| = |c3 c4 c5| x |yg + yg_ioff| + |yg_ooff| | |
4766 | * |cb| |c6 c7 c8| |cb + cr_ioff| |cb_ooff| | |
4767 | */ | |
83c04a62 VS |
4768 | #define _MMIO_CHV_SPCSC(plane_id, reg) \ |
4769 | _MMIO(VLV_DISPLAY_BASE + ((plane_id) - PLANE_SPRITE0) * 0x1000 + (reg)) | |
4770 | ||
4771 | #define SPCSCYGOFF(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d900) | |
4772 | #define SPCSCCBOFF(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d904) | |
4773 | #define SPCSCCROFF(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d908) | |
27535f1d VS |
4774 | #define SPCSC_OOFF_MASK REG_GENMASK(26, 16) |
4775 | #define SPCSC_OOFF(x) REG_FIELD_PREP(SPCSC_OOFF_MASK, (x) & 0x7ff) /* s11 */ | |
4776 | #define SPCSC_IOFF_MASK REG_GENMASK(10, 0) | |
4777 | #define SPCSC_IOFF(x) REG_FIELD_PREP(SPCSC_IOFF_MASK, (x) & 0x7ff) /* s11 */ | |
6ca2aeb2 | 4778 | |
83c04a62 VS |
4779 | #define SPCSCC01(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d90c) |
4780 | #define SPCSCC23(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d910) | |
4781 | #define SPCSCC45(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d914) | |
4782 | #define SPCSCC67(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d918) | |
4783 | #define SPCSCC8(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d91c) | |
27535f1d VS |
4784 | #define SPCSC_C1_MASK REG_GENMASK(30, 16) |
4785 | #define SPCSC_C1(x) REG_FIELD_PREP(SPCSC_C1_MASK, (x) & 0x7fff) /* s3.12 */ | |
4786 | #define SPCSC_C0_MASK REG_GENMASK(14, 0) | |
4787 | #define SPCSC_C0(x) REG_FIELD_PREP(SPCSC_C0_MASK, (x) & 0x7fff) /* s3.12 */ | |
6ca2aeb2 | 4788 | |
83c04a62 VS |
4789 | #define SPCSCYGICLAMP(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d920) |
4790 | #define SPCSCCBICLAMP(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d924) | |
4791 | #define SPCSCCRICLAMP(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d928) | |
27535f1d VS |
4792 | #define SPCSC_IMAX_MASK REG_GENMASK(26, 16) |
4793 | #define SPCSC_IMAX(x) REG_FIELD_PREP(SPCSC_IMAX_MASK, (x) & 0x7ff) /* s11 */ | |
4794 | #define SPCSC_IMIN_MASK REG_GENMASK(10, 0) | |
4795 | #define SPCSC_IMIN(x) REG_FIELD_PREP(SPCSC_IMIN_MASK, (x) & 0x7ff) /* s11 */ | |
6ca2aeb2 | 4796 | |
83c04a62 VS |
4797 | #define SPCSCYGOCLAMP(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d92c) |
4798 | #define SPCSCCBOCLAMP(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d930) | |
4799 | #define SPCSCCROCLAMP(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d934) | |
27535f1d VS |
4800 | #define SPCSC_OMAX_MASK REG_GENMASK(25, 16) |
4801 | #define SPCSC_OMAX(x) REG_FIELD_PREP(SPCSC_OMAX_MASK, (x)) /* u10 */ | |
4802 | #define SPCSC_OMIN_MASK REG_GENMASK(9, 0) | |
4803 | #define SPCSC_OMIN(x) REG_FIELD_PREP(SPCSC_OMIN_MASK, (x)) /* u10 */ | |
6ca2aeb2 | 4804 | |
70d21f0e DL |
4805 | /* Skylake plane registers */ |
4806 | ||
4807 | #define _PLANE_CTL_1_A 0x70180 | |
4808 | #define _PLANE_CTL_2_A 0x70280 | |
4809 | #define _PLANE_CTL_3_A 0x70380 | |
12d7d858 | 4810 | #define PLANE_CTL_ENABLE REG_BIT(31) |
0b86952d VS |
4811 | #define PLANE_CTL_ARB_SLOTS_MASK REG_GENMASK(30, 28) /* icl+ */ |
4812 | #define PLANE_CTL_ARB_SLOTS(x) REG_FIELD_PREP(PLANE_CTL_ARB_SLOTS_MASK, (x)) /* icl+ */ | |
12d7d858 VS |
4813 | #define PLANE_CTL_PIPE_GAMMA_ENABLE REG_BIT(30) /* Pre-GLK */ |
4814 | #define PLANE_CTL_YUV_RANGE_CORRECTION_DISABLE REG_BIT(28) | |
b5972776 JA |
4815 | /* |
4816 | * ICL+ uses the same PLANE_CTL_FORMAT bits, but the field definition | |
4817 | * expanded to include bit 23 as well. However, the shift-24 based values | |
4818 | * correctly map to the same formats in ICL, as long as bit 23 is set to 0 | |
4819 | */ | |
12d7d858 VS |
4820 | #define PLANE_CTL_FORMAT_MASK_SKL REG_GENMASK(27, 24) /* pre-icl */ |
4821 | #define PLANE_CTL_FORMAT_MASK_ICL REG_GENMASK(27, 23) /* icl+ */ | |
4822 | #define PLANE_CTL_FORMAT_YUV422 REG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_SKL, 0) | |
4823 | #define PLANE_CTL_FORMAT_NV12 REG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_SKL, 1) | |
4824 | #define PLANE_CTL_FORMAT_XRGB_2101010 REG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_SKL, 2) | |
4825 | #define PLANE_CTL_FORMAT_P010 REG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_SKL, 3) | |
4826 | #define PLANE_CTL_FORMAT_XRGB_8888 REG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_SKL, 4) | |
4827 | #define PLANE_CTL_FORMAT_P012 REG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_SKL, 5) | |
4828 | #define PLANE_CTL_FORMAT_XRGB_16161616F REG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_SKL, 6) | |
4829 | #define PLANE_CTL_FORMAT_P016 REG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_SKL, 7) | |
4830 | #define PLANE_CTL_FORMAT_XYUV REG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_SKL, 8) | |
4831 | #define PLANE_CTL_FORMAT_INDEXED REG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_SKL, 12) | |
4832 | #define PLANE_CTL_FORMAT_RGB_565 REG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_SKL, 14) | |
4833 | #define PLANE_CTL_FORMAT_Y210 REG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_ICL, 1) | |
4834 | #define PLANE_CTL_FORMAT_Y212 REG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_ICL, 3) | |
4835 | #define PLANE_CTL_FORMAT_Y216 REG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_ICL, 5) | |
4836 | #define PLANE_CTL_FORMAT_Y410 REG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_ICL, 7) | |
4837 | #define PLANE_CTL_FORMAT_Y412 REG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_ICL, 9) | |
4838 | #define PLANE_CTL_FORMAT_Y416 REG_FIELD_PREP(PLANE_CTL_FORMAT_MASK_ICL, 11) | |
4839 | #define PLANE_CTL_PIPE_CSC_ENABLE REG_BIT(23) /* Pre-GLK */ | |
4840 | #define PLANE_CTL_KEY_ENABLE_MASK REG_GENMASK(22, 21) | |
4841 | #define PLANE_CTL_KEY_ENABLE_SOURCE REG_FIELD_PREP(PLANE_CTL_KEY_ENABLE_MASK, 1) | |
4842 | #define PLANE_CTL_KEY_ENABLE_DESTINATION REG_FIELD_PREP(PLANE_CTL_KEY_ENABLE_MASK, 2) | |
4843 | #define PLANE_CTL_ORDER_RGBX REG_BIT(20) | |
4844 | #define PLANE_CTL_YUV420_Y_PLANE REG_BIT(19) | |
4845 | #define PLANE_CTL_YUV_TO_RGB_CSC_FORMAT_BT709 REG_BIT(18) | |
4846 | #define PLANE_CTL_YUV422_ORDER_MASK REG_GENMASK(17, 16) | |
4847 | #define PLANE_CTL_YUV422_ORDER_YUYV REG_FIELD_PREP(PLANE_CTL_YUV422_ORDER_MASK, 0) | |
4848 | #define PLANE_CTL_YUV422_ORDER_UYVY REG_FIELD_PREP(PLANE_CTL_YUV422_ORDER_MASK, 1) | |
4849 | #define PLANE_CTL_YUV422_ORDER_YVYU REG_FIELD_PREP(PLANE_CTL_YUV422_ORDER_MASK, 2) | |
4850 | #define PLANE_CTL_YUV422_ORDER_VYUY REG_FIELD_PREP(PLANE_CTL_YUV422_ORDER_MASK, 3) | |
4851 | #define PLANE_CTL_RENDER_DECOMPRESSION_ENABLE REG_BIT(15) | |
4852 | #define PLANE_CTL_TRICKLE_FEED_DISABLE REG_BIT(14) | |
4853 | #define PLANE_CTL_CLEAR_COLOR_DISABLE REG_BIT(13) /* TGL+ */ | |
4854 | #define PLANE_CTL_PLANE_GAMMA_DISABLE REG_BIT(13) /* Pre-GLK */ | |
4855 | #define PLANE_CTL_TILED_MASK REG_GENMASK(12, 10) | |
4856 | #define PLANE_CTL_TILED_LINEAR REG_FIELD_PREP(PLANE_CTL_TILED_MASK, 0) | |
4857 | #define PLANE_CTL_TILED_X REG_FIELD_PREP(PLANE_CTL_TILED_MASK, 1) | |
4858 | #define PLANE_CTL_TILED_Y REG_FIELD_PREP(PLANE_CTL_TILED_MASK, 4) | |
4859 | #define PLANE_CTL_TILED_YF REG_FIELD_PREP(PLANE_CTL_TILED_MASK, 5) | |
072ce416 | 4860 | #define PLANE_CTL_TILED_4 REG_FIELD_PREP(PLANE_CTL_TILED_MASK, 5) |
12d7d858 VS |
4861 | #define PLANE_CTL_ASYNC_FLIP REG_BIT(9) |
4862 | #define PLANE_CTL_FLIP_HORIZONTAL REG_BIT(8) | |
4863 | #define PLANE_CTL_MEDIA_DECOMPRESSION_ENABLE REG_BIT(4) /* TGL+ */ | |
4864 | #define PLANE_CTL_ALPHA_MASK REG_GENMASK(5, 4) /* Pre-GLK */ | |
4865 | #define PLANE_CTL_ALPHA_DISABLE REG_FIELD_PREP(PLANE_CTL_ALPHA_MASK, 0) | |
4866 | #define PLANE_CTL_ALPHA_SW_PREMULTIPLY REG_FIELD_PREP(PLANE_CTL_ALPHA_MASK, 2) | |
4867 | #define PLANE_CTL_ALPHA_HW_PREMULTIPLY REG_FIELD_PREP(PLANE_CTL_ALPHA_MASK, 3) | |
4868 | #define PLANE_CTL_ROTATE_MASK REG_GENMASK(1, 0) | |
4869 | #define PLANE_CTL_ROTATE_0 REG_FIELD_PREP(PLANE_CTL_ROTATE_MASK, 0) | |
4870 | #define PLANE_CTL_ROTATE_90 REG_FIELD_PREP(PLANE_CTL_ROTATE_MASK, 1) | |
4871 | #define PLANE_CTL_ROTATE_180 REG_FIELD_PREP(PLANE_CTL_ROTATE_MASK, 2) | |
4872 | #define PLANE_CTL_ROTATE_270 REG_FIELD_PREP(PLANE_CTL_ROTATE_MASK, 3) | |
70d21f0e DL |
4873 | #define _PLANE_STRIDE_1_A 0x70188 |
4874 | #define _PLANE_STRIDE_2_A 0x70288 | |
4875 | #define _PLANE_STRIDE_3_A 0x70388 | |
12d7d858 VS |
4876 | #define PLANE_STRIDE__MASK REG_GENMASK(11, 0) |
4877 | #define PLANE_STRIDE_(stride) REG_FIELD_PREP(PLANE_STRIDE__MASK, (stride)) | |
70d21f0e DL |
4878 | #define _PLANE_POS_1_A 0x7018c |
4879 | #define _PLANE_POS_2_A 0x7028c | |
4880 | #define _PLANE_POS_3_A 0x7038c | |
12d7d858 VS |
4881 | #define PLANE_POS_Y_MASK REG_GENMASK(31, 16) |
4882 | #define PLANE_POS_Y(y) REG_FIELD_PREP(PLANE_POS_Y_MASK, (y)) | |
4883 | #define PLANE_POS_X_MASK REG_GENMASK(15, 0) | |
4884 | #define PLANE_POS_X(x) REG_FIELD_PREP(PLANE_POS_X_MASK, (x)) | |
70d21f0e DL |
4885 | #define _PLANE_SIZE_1_A 0x70190 |
4886 | #define _PLANE_SIZE_2_A 0x70290 | |
4887 | #define _PLANE_SIZE_3_A 0x70390 | |
12d7d858 VS |
4888 | #define PLANE_HEIGHT_MASK REG_GENMASK(31, 16) |
4889 | #define PLANE_HEIGHT(h) REG_FIELD_PREP(PLANE_HEIGHT_MASK, (h)) | |
4890 | #define PLANE_WIDTH_MASK REG_GENMASK(15, 0) | |
4891 | #define PLANE_WIDTH(w) REG_FIELD_PREP(PLANE_WIDTH_MASK, (w)) | |
70d21f0e DL |
4892 | #define _PLANE_SURF_1_A 0x7019c |
4893 | #define _PLANE_SURF_2_A 0x7029c | |
4894 | #define _PLANE_SURF_3_A 0x7039c | |
12d7d858 VS |
4895 | #define PLANE_SURF_ADDR_MASK REG_GENMASK(31, 12) |
4896 | #define PLANE_SURF_DECRYPT REG_BIT(2) | |
70d21f0e DL |
4897 | #define _PLANE_OFFSET_1_A 0x701a4 |
4898 | #define _PLANE_OFFSET_2_A 0x702a4 | |
4899 | #define _PLANE_OFFSET_3_A 0x703a4 | |
12d7d858 VS |
4900 | #define PLANE_OFFSET_Y_MASK REG_GENMASK(31, 16) |
4901 | #define PLANE_OFFSET_Y(y) REG_FIELD_PREP(PLANE_OFFSET_Y_MASK, (y)) | |
4902 | #define PLANE_OFFSET_X_MASK REG_GENMASK(15, 0) | |
4903 | #define PLANE_OFFSET_X(x) REG_FIELD_PREP(PLANE_OFFSET_X_MASK, (x)) | |
dc2a41b4 DL |
4904 | #define _PLANE_KEYVAL_1_A 0x70194 |
4905 | #define _PLANE_KEYVAL_2_A 0x70294 | |
4906 | #define _PLANE_KEYMSK_1_A 0x70198 | |
4907 | #define _PLANE_KEYMSK_2_A 0x70298 | |
b2081525 | 4908 | #define PLANE_KEYMSK_ALPHA_ENABLE (1 << 31) |
dc2a41b4 DL |
4909 | #define _PLANE_KEYMAX_1_A 0x701a0 |
4910 | #define _PLANE_KEYMAX_2_A 0x702a0 | |
7b012bd6 | 4911 | #define PLANE_KEYMAX_ALPHA(a) ((a) << 24) |
d1e2775e RS |
4912 | #define _PLANE_CC_VAL_1_A 0x701b4 |
4913 | #define _PLANE_CC_VAL_2_A 0x702b4 | |
2e2adb05 | 4914 | #define _PLANE_AUX_DIST_1_A 0x701c0 |
12d7d858 VS |
4915 | #define PLANE_AUX_DISTANCE_MASK REG_GENMASK(31, 12) |
4916 | #define PLANE_AUX_STRIDE_MASK REG_GENMASK(11, 0) | |
4917 | #define PLANE_AUX_STRIDE(stride) REG_FIELD_PREP(PLANE_AUX_STRIDE_MASK, (stride)) | |
2e2adb05 VS |
4918 | #define _PLANE_AUX_DIST_2_A 0x702c0 |
4919 | #define _PLANE_AUX_OFFSET_1_A 0x701c4 | |
4920 | #define _PLANE_AUX_OFFSET_2_A 0x702c4 | |
cb2458ba ML |
4921 | #define _PLANE_CUS_CTL_1_A 0x701c8 |
4922 | #define _PLANE_CUS_CTL_2_A 0x702c8 | |
12d7d858 VS |
4923 | #define PLANE_CUS_ENABLE REG_BIT(31) |
4924 | #define PLANE_CUS_Y_PLANE_MASK REG_BIT(30) | |
4925 | #define PLANE_CUS_Y_PLANE_4_RKL REG_FIELD_PREP(PLANE_CUS_Y_PLANE_MASK, 0) | |
4926 | #define PLANE_CUS_Y_PLANE_5_RKL REG_FIELD_PREP(PLANE_CUS_Y_PLANE_MASK, 1) | |
4927 | #define PLANE_CUS_Y_PLANE_6_ICL REG_FIELD_PREP(PLANE_CUS_Y_PLANE_MASK, 0) | |
4928 | #define PLANE_CUS_Y_PLANE_7_ICL REG_FIELD_PREP(PLANE_CUS_Y_PLANE_MASK, 1) | |
4929 | #define PLANE_CUS_HPHASE_SIGN_NEGATIVE REG_BIT(19) | |
4930 | #define PLANE_CUS_HPHASE_MASK REG_GENMASK(17, 16) | |
4931 | #define PLANE_CUS_HPHASE_0 REG_FIELD_PREP(PLANE_CUS_HPHASE_MASK, 0) | |
4932 | #define PLANE_CUS_HPHASE_0_25 REG_FIELD_PREP(PLANE_CUS_HPHASE_MASK, 1) | |
4933 | #define PLANE_CUS_HPHASE_0_5 REG_FIELD_PREP(PLANE_CUS_HPHASE_MASK, 2) | |
4934 | #define PLANE_CUS_VPHASE_SIGN_NEGATIVE REG_BIT(15) | |
4935 | #define PLANE_CUS_VPHASE_MASK REG_GENMASK(13, 12) | |
4936 | #define PLANE_CUS_VPHASE_0 REG_FIELD_PREP(PLANE_CUS_VPHASE_MASK, 0) | |
4937 | #define PLANE_CUS_VPHASE_0_25 REG_FIELD_PREP(PLANE_CUS_VPHASE_MASK, 1) | |
4938 | #define PLANE_CUS_VPHASE_0_5 REG_FIELD_PREP(PLANE_CUS_VPHASE_MASK, 2) | |
47f9ea8b ACO |
4939 | #define _PLANE_COLOR_CTL_1_A 0x701CC /* GLK+ */ |
4940 | #define _PLANE_COLOR_CTL_2_A 0x702CC /* GLK+ */ | |
4941 | #define _PLANE_COLOR_CTL_3_A 0x703CC /* GLK+ */ | |
12d7d858 VS |
4942 | #define PLANE_COLOR_PIPE_GAMMA_ENABLE REG_BIT(30) /* Pre-ICL */ |
4943 | #define PLANE_COLOR_YUV_RANGE_CORRECTION_DISABLE REG_BIT(28) | |
4944 | #define PLANE_COLOR_PIPE_CSC_ENABLE REG_BIT(23) /* Pre-ICL */ | |
6eba56f6 | 4945 | #define PLANE_COLOR_PLANE_CSC_ENABLE REG_BIT(21) /* ICL+ */ |
12d7d858 VS |
4946 | #define PLANE_COLOR_INPUT_CSC_ENABLE REG_BIT(20) /* ICL+ */ |
4947 | #define PLANE_COLOR_CSC_MODE_MASK REG_GENMASK(19, 17) | |
4948 | #define PLANE_COLOR_CSC_MODE_BYPASS REG_FIELD_PREP(PLANE_COLOR_CSC_MODE_MASK, 0) | |
4949 | #define PLANE_COLOR_CSC_MODE_YUV601_TO_RGB601 REG_FIELD_PREP(PLANE_COLOR_CSC_MODE_MASK, 1) | |
4950 | #define PLANE_COLOR_CSC_MODE_YUV709_TO_RGB709 REG_FIELD_PREP(PLANE_COLOR_CSC_MODE_MASK, 2) | |
4951 | #define PLANE_COLOR_CSC_MODE_YUV2020_TO_RGB2020 REG_FIELD_PREP(PLANE_COLOR_CSC_MODE_MASK, 3) | |
4952 | #define PLANE_COLOR_CSC_MODE_RGB709_TO_RGB2020 REG_FIELD_PREP(PLANE_COLOR_CSC_MODE_MASK, 4) | |
4953 | #define PLANE_COLOR_PLANE_GAMMA_DISABLE REG_BIT(13) | |
4954 | #define PLANE_COLOR_ALPHA_MASK REG_GENMASK(5, 4) | |
4955 | #define PLANE_COLOR_ALPHA_DISABLE REG_FIELD_PREP(PLANE_COLOR_ALPHA_MASK, 0) | |
4956 | #define PLANE_COLOR_ALPHA_SW_PREMULTIPLY REG_FIELD_PREP(PLANE_COLOR_ALPHA_MASK, 2) | |
4957 | #define PLANE_COLOR_ALPHA_HW_PREMULTIPLY REG_FIELD_PREP(PLANE_COLOR_ALPHA_MASK, 3) | |
8211bd5b DL |
4958 | #define _PLANE_BUF_CFG_1_A 0x7027c |
4959 | #define _PLANE_BUF_CFG_2_A 0x7037c | |
2cd601c6 CK |
4960 | #define _PLANE_NV12_BUF_CFG_1_A 0x70278 |
4961 | #define _PLANE_NV12_BUF_CFG_2_A 0x70378 | |
70d21f0e | 4962 | |
f84b336a VS |
4963 | #define _PLANE_CC_VAL_1_B 0x711b4 |
4964 | #define _PLANE_CC_VAL_2_B 0x712b4 | |
4965 | #define _PLANE_CC_VAL_1(pipe, dw) (_PIPE(pipe, _PLANE_CC_VAL_1_A, _PLANE_CC_VAL_1_B) + (dw) * 4) | |
4966 | #define _PLANE_CC_VAL_2(pipe, dw) (_PIPE(pipe, _PLANE_CC_VAL_2_A, _PLANE_CC_VAL_2_B) + (dw) * 4) | |
4967 | #define PLANE_CC_VAL(pipe, plane, dw) \ | |
4968 | _MMIO_PLANE((plane), _PLANE_CC_VAL_1((pipe), (dw)), _PLANE_CC_VAL_2((pipe), (dw))) | |
d1e2775e | 4969 | |
6a255da7 US |
4970 | /* Input CSC Register Definitions */ |
4971 | #define _PLANE_INPUT_CSC_RY_GY_1_A 0x701E0 | |
4972 | #define _PLANE_INPUT_CSC_RY_GY_2_A 0x702E0 | |
4973 | ||
4974 | #define _PLANE_INPUT_CSC_RY_GY_1_B 0x711E0 | |
4975 | #define _PLANE_INPUT_CSC_RY_GY_2_B 0x712E0 | |
4976 | ||
4977 | #define _PLANE_INPUT_CSC_RY_GY_1(pipe) \ | |
4978 | _PIPE(pipe, _PLANE_INPUT_CSC_RY_GY_1_A, \ | |
4979 | _PLANE_INPUT_CSC_RY_GY_1_B) | |
4980 | #define _PLANE_INPUT_CSC_RY_GY_2(pipe) \ | |
4981 | _PIPE(pipe, _PLANE_INPUT_CSC_RY_GY_2_A, \ | |
4982 | _PLANE_INPUT_CSC_RY_GY_2_B) | |
4983 | ||
4984 | #define PLANE_INPUT_CSC_COEFF(pipe, plane, index) \ | |
4985 | _MMIO_PLANE(plane, _PLANE_INPUT_CSC_RY_GY_1(pipe) + (index) * 4, \ | |
4986 | _PLANE_INPUT_CSC_RY_GY_2(pipe) + (index) * 4) | |
4987 | ||
4988 | #define _PLANE_INPUT_CSC_PREOFF_HI_1_A 0x701F8 | |
4989 | #define _PLANE_INPUT_CSC_PREOFF_HI_2_A 0x702F8 | |
4990 | ||
4991 | #define _PLANE_INPUT_CSC_PREOFF_HI_1_B 0x711F8 | |
4992 | #define _PLANE_INPUT_CSC_PREOFF_HI_2_B 0x712F8 | |
4993 | ||
4994 | #define _PLANE_INPUT_CSC_PREOFF_HI_1(pipe) \ | |
4995 | _PIPE(pipe, _PLANE_INPUT_CSC_PREOFF_HI_1_A, \ | |
4996 | _PLANE_INPUT_CSC_PREOFF_HI_1_B) | |
4997 | #define _PLANE_INPUT_CSC_PREOFF_HI_2(pipe) \ | |
4998 | _PIPE(pipe, _PLANE_INPUT_CSC_PREOFF_HI_2_A, \ | |
4999 | _PLANE_INPUT_CSC_PREOFF_HI_2_B) | |
5000 | #define PLANE_INPUT_CSC_PREOFF(pipe, plane, index) \ | |
5001 | _MMIO_PLANE(plane, _PLANE_INPUT_CSC_PREOFF_HI_1(pipe) + (index) * 4, \ | |
5002 | _PLANE_INPUT_CSC_PREOFF_HI_2(pipe) + (index) * 4) | |
5003 | ||
5004 | #define _PLANE_INPUT_CSC_POSTOFF_HI_1_A 0x70204 | |
5005 | #define _PLANE_INPUT_CSC_POSTOFF_HI_2_A 0x70304 | |
5006 | ||
5007 | #define _PLANE_INPUT_CSC_POSTOFF_HI_1_B 0x71204 | |
5008 | #define _PLANE_INPUT_CSC_POSTOFF_HI_2_B 0x71304 | |
5009 | ||
5010 | #define _PLANE_INPUT_CSC_POSTOFF_HI_1(pipe) \ | |
5011 | _PIPE(pipe, _PLANE_INPUT_CSC_POSTOFF_HI_1_A, \ | |
5012 | _PLANE_INPUT_CSC_POSTOFF_HI_1_B) | |
5013 | #define _PLANE_INPUT_CSC_POSTOFF_HI_2(pipe) \ | |
5014 | _PIPE(pipe, _PLANE_INPUT_CSC_POSTOFF_HI_2_A, \ | |
5015 | _PLANE_INPUT_CSC_POSTOFF_HI_2_B) | |
5016 | #define PLANE_INPUT_CSC_POSTOFF(pipe, plane, index) \ | |
5017 | _MMIO_PLANE(plane, _PLANE_INPUT_CSC_POSTOFF_HI_1(pipe) + (index) * 4, \ | |
5018 | _PLANE_INPUT_CSC_POSTOFF_HI_2(pipe) + (index) * 4) | |
47f9ea8b | 5019 | |
70d21f0e DL |
5020 | #define _PLANE_CTL_1_B 0x71180 |
5021 | #define _PLANE_CTL_2_B 0x71280 | |
5022 | #define _PLANE_CTL_3_B 0x71380 | |
5023 | #define _PLANE_CTL_1(pipe) _PIPE(pipe, _PLANE_CTL_1_A, _PLANE_CTL_1_B) | |
5024 | #define _PLANE_CTL_2(pipe) _PIPE(pipe, _PLANE_CTL_2_A, _PLANE_CTL_2_B) | |
5025 | #define _PLANE_CTL_3(pipe) _PIPE(pipe, _PLANE_CTL_3_A, _PLANE_CTL_3_B) | |
5026 | #define PLANE_CTL(pipe, plane) \ | |
f0f59a00 | 5027 | _MMIO_PLANE(plane, _PLANE_CTL_1(pipe), _PLANE_CTL_2(pipe)) |
70d21f0e DL |
5028 | |
5029 | #define _PLANE_STRIDE_1_B 0x71188 | |
5030 | #define _PLANE_STRIDE_2_B 0x71288 | |
5031 | #define _PLANE_STRIDE_3_B 0x71388 | |
5032 | #define _PLANE_STRIDE_1(pipe) \ | |
5033 | _PIPE(pipe, _PLANE_STRIDE_1_A, _PLANE_STRIDE_1_B) | |
5034 | #define _PLANE_STRIDE_2(pipe) \ | |
5035 | _PIPE(pipe, _PLANE_STRIDE_2_A, _PLANE_STRIDE_2_B) | |
5036 | #define _PLANE_STRIDE_3(pipe) \ | |
5037 | _PIPE(pipe, _PLANE_STRIDE_3_A, _PLANE_STRIDE_3_B) | |
5038 | #define PLANE_STRIDE(pipe, plane) \ | |
f0f59a00 | 5039 | _MMIO_PLANE(plane, _PLANE_STRIDE_1(pipe), _PLANE_STRIDE_2(pipe)) |
70d21f0e DL |
5040 | |
5041 | #define _PLANE_POS_1_B 0x7118c | |
5042 | #define _PLANE_POS_2_B 0x7128c | |
5043 | #define _PLANE_POS_3_B 0x7138c | |
5044 | #define _PLANE_POS_1(pipe) _PIPE(pipe, _PLANE_POS_1_A, _PLANE_POS_1_B) | |
5045 | #define _PLANE_POS_2(pipe) _PIPE(pipe, _PLANE_POS_2_A, _PLANE_POS_2_B) | |
5046 | #define _PLANE_POS_3(pipe) _PIPE(pipe, _PLANE_POS_3_A, _PLANE_POS_3_B) | |
5047 | #define PLANE_POS(pipe, plane) \ | |
f0f59a00 | 5048 | _MMIO_PLANE(plane, _PLANE_POS_1(pipe), _PLANE_POS_2(pipe)) |
70d21f0e DL |
5049 | |
5050 | #define _PLANE_SIZE_1_B 0x71190 | |
5051 | #define _PLANE_SIZE_2_B 0x71290 | |
5052 | #define _PLANE_SIZE_3_B 0x71390 | |
5053 | #define _PLANE_SIZE_1(pipe) _PIPE(pipe, _PLANE_SIZE_1_A, _PLANE_SIZE_1_B) | |
5054 | #define _PLANE_SIZE_2(pipe) _PIPE(pipe, _PLANE_SIZE_2_A, _PLANE_SIZE_2_B) | |
5055 | #define _PLANE_SIZE_3(pipe) _PIPE(pipe, _PLANE_SIZE_3_A, _PLANE_SIZE_3_B) | |
5056 | #define PLANE_SIZE(pipe, plane) \ | |
f0f59a00 | 5057 | _MMIO_PLANE(plane, _PLANE_SIZE_1(pipe), _PLANE_SIZE_2(pipe)) |
70d21f0e DL |
5058 | |
5059 | #define _PLANE_SURF_1_B 0x7119c | |
5060 | #define _PLANE_SURF_2_B 0x7129c | |
5061 | #define _PLANE_SURF_3_B 0x7139c | |
5062 | #define _PLANE_SURF_1(pipe) _PIPE(pipe, _PLANE_SURF_1_A, _PLANE_SURF_1_B) | |
5063 | #define _PLANE_SURF_2(pipe) _PIPE(pipe, _PLANE_SURF_2_A, _PLANE_SURF_2_B) | |
5064 | #define _PLANE_SURF_3(pipe) _PIPE(pipe, _PLANE_SURF_3_A, _PLANE_SURF_3_B) | |
5065 | #define PLANE_SURF(pipe, plane) \ | |
f0f59a00 | 5066 | _MMIO_PLANE(plane, _PLANE_SURF_1(pipe), _PLANE_SURF_2(pipe)) |
70d21f0e DL |
5067 | |
5068 | #define _PLANE_OFFSET_1_B 0x711a4 | |
5069 | #define _PLANE_OFFSET_2_B 0x712a4 | |
5070 | #define _PLANE_OFFSET_1(pipe) _PIPE(pipe, _PLANE_OFFSET_1_A, _PLANE_OFFSET_1_B) | |
5071 | #define _PLANE_OFFSET_2(pipe) _PIPE(pipe, _PLANE_OFFSET_2_A, _PLANE_OFFSET_2_B) | |
5072 | #define PLANE_OFFSET(pipe, plane) \ | |
f0f59a00 | 5073 | _MMIO_PLANE(plane, _PLANE_OFFSET_1(pipe), _PLANE_OFFSET_2(pipe)) |
70d21f0e | 5074 | |
dc2a41b4 DL |
5075 | #define _PLANE_KEYVAL_1_B 0x71194 |
5076 | #define _PLANE_KEYVAL_2_B 0x71294 | |
5077 | #define _PLANE_KEYVAL_1(pipe) _PIPE(pipe, _PLANE_KEYVAL_1_A, _PLANE_KEYVAL_1_B) | |
5078 | #define _PLANE_KEYVAL_2(pipe) _PIPE(pipe, _PLANE_KEYVAL_2_A, _PLANE_KEYVAL_2_B) | |
5079 | #define PLANE_KEYVAL(pipe, plane) \ | |
f0f59a00 | 5080 | _MMIO_PLANE(plane, _PLANE_KEYVAL_1(pipe), _PLANE_KEYVAL_2(pipe)) |
dc2a41b4 DL |
5081 | |
5082 | #define _PLANE_KEYMSK_1_B 0x71198 | |
5083 | #define _PLANE_KEYMSK_2_B 0x71298 | |
5084 | #define _PLANE_KEYMSK_1(pipe) _PIPE(pipe, _PLANE_KEYMSK_1_A, _PLANE_KEYMSK_1_B) | |
5085 | #define _PLANE_KEYMSK_2(pipe) _PIPE(pipe, _PLANE_KEYMSK_2_A, _PLANE_KEYMSK_2_B) | |
5086 | #define PLANE_KEYMSK(pipe, plane) \ | |
f0f59a00 | 5087 | _MMIO_PLANE(plane, _PLANE_KEYMSK_1(pipe), _PLANE_KEYMSK_2(pipe)) |
dc2a41b4 DL |
5088 | |
5089 | #define _PLANE_KEYMAX_1_B 0x711a0 | |
5090 | #define _PLANE_KEYMAX_2_B 0x712a0 | |
5091 | #define _PLANE_KEYMAX_1(pipe) _PIPE(pipe, _PLANE_KEYMAX_1_A, _PLANE_KEYMAX_1_B) | |
5092 | #define _PLANE_KEYMAX_2(pipe) _PIPE(pipe, _PLANE_KEYMAX_2_A, _PLANE_KEYMAX_2_B) | |
5093 | #define PLANE_KEYMAX(pipe, plane) \ | |
f0f59a00 | 5094 | _MMIO_PLANE(plane, _PLANE_KEYMAX_1(pipe), _PLANE_KEYMAX_2(pipe)) |
dc2a41b4 | 5095 | |
8211bd5b DL |
5096 | #define _PLANE_BUF_CFG_1_B 0x7127c |
5097 | #define _PLANE_BUF_CFG_2_B 0x7137c | |
12d7d858 VS |
5098 | /* skl+: 10 bits, icl+ 11 bits, adlp+ 12 bits */ |
5099 | #define PLANE_BUF_END_MASK REG_GENMASK(27, 16) | |
5100 | #define PLANE_BUF_END(end) REG_FIELD_PREP(PLANE_BUF_END_MASK, (end)) | |
5101 | #define PLANE_BUF_START_MASK REG_GENMASK(11, 0) | |
5102 | #define PLANE_BUF_START(start) REG_FIELD_PREP(PLANE_BUF_START_MASK, (start)) | |
8211bd5b DL |
5103 | #define _PLANE_BUF_CFG_1(pipe) \ |
5104 | _PIPE(pipe, _PLANE_BUF_CFG_1_A, _PLANE_BUF_CFG_1_B) | |
5105 | #define _PLANE_BUF_CFG_2(pipe) \ | |
5106 | _PIPE(pipe, _PLANE_BUF_CFG_2_A, _PLANE_BUF_CFG_2_B) | |
5107 | #define PLANE_BUF_CFG(pipe, plane) \ | |
f0f59a00 | 5108 | _MMIO_PLANE(plane, _PLANE_BUF_CFG_1(pipe), _PLANE_BUF_CFG_2(pipe)) |
8211bd5b | 5109 | |
2cd601c6 CK |
5110 | #define _PLANE_NV12_BUF_CFG_1_B 0x71278 |
5111 | #define _PLANE_NV12_BUF_CFG_2_B 0x71378 | |
5112 | #define _PLANE_NV12_BUF_CFG_1(pipe) \ | |
5113 | _PIPE(pipe, _PLANE_NV12_BUF_CFG_1_A, _PLANE_NV12_BUF_CFG_1_B) | |
5114 | #define _PLANE_NV12_BUF_CFG_2(pipe) \ | |
5115 | _PIPE(pipe, _PLANE_NV12_BUF_CFG_2_A, _PLANE_NV12_BUF_CFG_2_B) | |
5116 | #define PLANE_NV12_BUF_CFG(pipe, plane) \ | |
f0f59a00 | 5117 | _MMIO_PLANE(plane, _PLANE_NV12_BUF_CFG_1(pipe), _PLANE_NV12_BUF_CFG_2(pipe)) |
2cd601c6 | 5118 | |
2e2adb05 VS |
5119 | #define _PLANE_AUX_DIST_1_B 0x711c0 |
5120 | #define _PLANE_AUX_DIST_2_B 0x712c0 | |
5121 | #define _PLANE_AUX_DIST_1(pipe) \ | |
5122 | _PIPE(pipe, _PLANE_AUX_DIST_1_A, _PLANE_AUX_DIST_1_B) | |
5123 | #define _PLANE_AUX_DIST_2(pipe) \ | |
5124 | _PIPE(pipe, _PLANE_AUX_DIST_2_A, _PLANE_AUX_DIST_2_B) | |
5125 | #define PLANE_AUX_DIST(pipe, plane) \ | |
5126 | _MMIO_PLANE(plane, _PLANE_AUX_DIST_1(pipe), _PLANE_AUX_DIST_2(pipe)) | |
5127 | ||
5128 | #define _PLANE_AUX_OFFSET_1_B 0x711c4 | |
5129 | #define _PLANE_AUX_OFFSET_2_B 0x712c4 | |
5130 | #define _PLANE_AUX_OFFSET_1(pipe) \ | |
5131 | _PIPE(pipe, _PLANE_AUX_OFFSET_1_A, _PLANE_AUX_OFFSET_1_B) | |
5132 | #define _PLANE_AUX_OFFSET_2(pipe) \ | |
5133 | _PIPE(pipe, _PLANE_AUX_OFFSET_2_A, _PLANE_AUX_OFFSET_2_B) | |
5134 | #define PLANE_AUX_OFFSET(pipe, plane) \ | |
5135 | _MMIO_PLANE(plane, _PLANE_AUX_OFFSET_1(pipe), _PLANE_AUX_OFFSET_2(pipe)) | |
5136 | ||
cb2458ba ML |
5137 | #define _PLANE_CUS_CTL_1_B 0x711c8 |
5138 | #define _PLANE_CUS_CTL_2_B 0x712c8 | |
5139 | #define _PLANE_CUS_CTL_1(pipe) \ | |
5140 | _PIPE(pipe, _PLANE_CUS_CTL_1_A, _PLANE_CUS_CTL_1_B) | |
5141 | #define _PLANE_CUS_CTL_2(pipe) \ | |
5142 | _PIPE(pipe, _PLANE_CUS_CTL_2_A, _PLANE_CUS_CTL_2_B) | |
5143 | #define PLANE_CUS_CTL(pipe, plane) \ | |
5144 | _MMIO_PLANE(plane, _PLANE_CUS_CTL_1(pipe), _PLANE_CUS_CTL_2(pipe)) | |
5145 | ||
47f9ea8b ACO |
5146 | #define _PLANE_COLOR_CTL_1_B 0x711CC |
5147 | #define _PLANE_COLOR_CTL_2_B 0x712CC | |
5148 | #define _PLANE_COLOR_CTL_3_B 0x713CC | |
5149 | #define _PLANE_COLOR_CTL_1(pipe) \ | |
5150 | _PIPE(pipe, _PLANE_COLOR_CTL_1_A, _PLANE_COLOR_CTL_1_B) | |
5151 | #define _PLANE_COLOR_CTL_2(pipe) \ | |
5152 | _PIPE(pipe, _PLANE_COLOR_CTL_2_A, _PLANE_COLOR_CTL_2_B) | |
5153 | #define PLANE_COLOR_CTL(pipe, plane) \ | |
5154 | _MMIO_PLANE(plane, _PLANE_COLOR_CTL_1(pipe), _PLANE_COLOR_CTL_2(pipe)) | |
5155 | ||
a5523e2f JRS |
5156 | #define _SEL_FETCH_PLANE_BASE_1_A 0x70890 |
5157 | #define _SEL_FETCH_PLANE_BASE_2_A 0x708B0 | |
5158 | #define _SEL_FETCH_PLANE_BASE_3_A 0x708D0 | |
5159 | #define _SEL_FETCH_PLANE_BASE_4_A 0x708F0 | |
5160 | #define _SEL_FETCH_PLANE_BASE_5_A 0x70920 | |
5161 | #define _SEL_FETCH_PLANE_BASE_6_A 0x70940 | |
5162 | #define _SEL_FETCH_PLANE_BASE_7_A 0x70960 | |
5163 | #define _SEL_FETCH_PLANE_BASE_CUR_A 0x70880 | |
af2cbc6e | 5164 | #define _SEL_FETCH_PLANE_BASE_1_B 0x71890 |
a5523e2f JRS |
5165 | |
5166 | #define _SEL_FETCH_PLANE_BASE_A(plane) _PICK(plane, \ | |
5167 | _SEL_FETCH_PLANE_BASE_1_A, \ | |
5168 | _SEL_FETCH_PLANE_BASE_2_A, \ | |
5169 | _SEL_FETCH_PLANE_BASE_3_A, \ | |
5170 | _SEL_FETCH_PLANE_BASE_4_A, \ | |
5171 | _SEL_FETCH_PLANE_BASE_5_A, \ | |
5172 | _SEL_FETCH_PLANE_BASE_6_A, \ | |
5173 | _SEL_FETCH_PLANE_BASE_7_A, \ | |
5174 | _SEL_FETCH_PLANE_BASE_CUR_A) | |
5175 | #define _SEL_FETCH_PLANE_BASE_1(pipe) _PIPE(pipe, _SEL_FETCH_PLANE_BASE_1_A, _SEL_FETCH_PLANE_BASE_1_B) | |
5176 | #define _SEL_FETCH_PLANE_BASE(pipe, plane) (_SEL_FETCH_PLANE_BASE_1(pipe) - \ | |
5177 | _SEL_FETCH_PLANE_BASE_1_A + \ | |
5178 | _SEL_FETCH_PLANE_BASE_A(plane)) | |
5179 | ||
5180 | #define _SEL_FETCH_PLANE_CTL_1_A 0x70890 | |
5181 | #define PLANE_SEL_FETCH_CTL(pipe, plane) _MMIO(_SEL_FETCH_PLANE_BASE(pipe, plane) + \ | |
5182 | _SEL_FETCH_PLANE_CTL_1_A - \ | |
5183 | _SEL_FETCH_PLANE_BASE_1_A) | |
5184 | #define PLANE_SEL_FETCH_CTL_ENABLE REG_BIT(31) | |
5185 | ||
5186 | #define _SEL_FETCH_PLANE_POS_1_A 0x70894 | |
5187 | #define PLANE_SEL_FETCH_POS(pipe, plane) _MMIO(_SEL_FETCH_PLANE_BASE(pipe, plane) + \ | |
5188 | _SEL_FETCH_PLANE_POS_1_A - \ | |
5189 | _SEL_FETCH_PLANE_BASE_1_A) | |
5190 | ||
5191 | #define _SEL_FETCH_PLANE_SIZE_1_A 0x70898 | |
5192 | #define PLANE_SEL_FETCH_SIZE(pipe, plane) _MMIO(_SEL_FETCH_PLANE_BASE(pipe, plane) + \ | |
5193 | _SEL_FETCH_PLANE_SIZE_1_A - \ | |
5194 | _SEL_FETCH_PLANE_BASE_1_A) | |
5195 | ||
5196 | #define _SEL_FETCH_PLANE_OFFSET_1_A 0x7089C | |
5197 | #define PLANE_SEL_FETCH_OFFSET(pipe, plane) _MMIO(_SEL_FETCH_PLANE_BASE(pipe, plane) + \ | |
5198 | _SEL_FETCH_PLANE_OFFSET_1_A - \ | |
5199 | _SEL_FETCH_PLANE_BASE_1_A) | |
5200 | ||
5201 | /* SKL new cursor registers */ | |
8211bd5b DL |
5202 | #define _CUR_BUF_CFG_A 0x7017c |
5203 | #define _CUR_BUF_CFG_B 0x7117c | |
f0f59a00 | 5204 | #define CUR_BUF_CFG(pipe) _MMIO_PIPE(pipe, _CUR_BUF_CFG_A, _CUR_BUF_CFG_B) |
8211bd5b | 5205 | |
585fb111 | 5206 | /* VBIOS regs */ |
f0f59a00 | 5207 | #define VGACNTRL _MMIO(0x71400) |
585fb111 JB |
5208 | # define VGA_DISP_DISABLE (1 << 31) |
5209 | # define VGA_2X_MODE (1 << 30) | |
5210 | # define VGA_PIPE_B_SELECT (1 << 29) | |
5211 | ||
f0f59a00 | 5212 | #define VLV_VGACNTRL _MMIO(VLV_DISPLAY_BASE + 0x71400) |
766aa1c4 | 5213 | |
f2b115e6 | 5214 | /* Ironlake */ |
b9055052 | 5215 | |
f0f59a00 | 5216 | #define CPU_VGACNTRL _MMIO(0x41000) |
b9055052 | 5217 | |
f0f59a00 | 5218 | #define DIGITAL_PORT_HOTPLUG_CNTRL _MMIO(0x44030) |
40bfd7a3 VS |
5219 | #define DIGITAL_PORTA_HOTPLUG_ENABLE (1 << 4) |
5220 | #define DIGITAL_PORTA_PULSE_DURATION_2ms (0 << 2) /* pre-HSW */ | |
5221 | #define DIGITAL_PORTA_PULSE_DURATION_4_5ms (1 << 2) /* pre-HSW */ | |
5222 | #define DIGITAL_PORTA_PULSE_DURATION_6ms (2 << 2) /* pre-HSW */ | |
5223 | #define DIGITAL_PORTA_PULSE_DURATION_100ms (3 << 2) /* pre-HSW */ | |
5224 | #define DIGITAL_PORTA_PULSE_DURATION_MASK (3 << 2) /* pre-HSW */ | |
5225 | #define DIGITAL_PORTA_HOTPLUG_STATUS_MASK (3 << 0) | |
5226 | #define DIGITAL_PORTA_HOTPLUG_NO_DETECT (0 << 0) | |
5227 | #define DIGITAL_PORTA_HOTPLUG_SHORT_DETECT (1 << 0) | |
5228 | #define DIGITAL_PORTA_HOTPLUG_LONG_DETECT (2 << 0) | |
b9055052 ZW |
5229 | |
5230 | /* refresh rate hardware control */ | |
f0f59a00 | 5231 | #define RR_HW_CTL _MMIO(0x45300) |
b9055052 ZW |
5232 | #define RR_HW_LOW_POWER_FRAMES_MASK 0xff |
5233 | #define RR_HW_HIGH_POWER_FRAMES_MASK 0xff00 | |
5234 | ||
f0f59a00 | 5235 | #define FDI_PLL_BIOS_0 _MMIO(0x46000) |
021357ac | 5236 | #define FDI_PLL_FB_CLOCK_MASK 0xff |
f0f59a00 VS |
5237 | #define FDI_PLL_BIOS_1 _MMIO(0x46004) |
5238 | #define FDI_PLL_BIOS_2 _MMIO(0x46008) | |
5239 | #define DISPLAY_PORT_PLL_BIOS_0 _MMIO(0x4600c) | |
5240 | #define DISPLAY_PORT_PLL_BIOS_1 _MMIO(0x46010) | |
5241 | #define DISPLAY_PORT_PLL_BIOS_2 _MMIO(0x46014) | |
b9055052 | 5242 | |
f0f59a00 | 5243 | #define PCH_3DCGDIS0 _MMIO(0x46020) |
8956c8bb EA |
5244 | # define MARIUNIT_CLOCK_GATE_DISABLE (1 << 18) |
5245 | # define SVSMUNIT_CLOCK_GATE_DISABLE (1 << 1) | |
5246 | ||
f0f59a00 | 5247 | #define PCH_3DCGDIS1 _MMIO(0x46024) |
06f37751 EA |
5248 | # define VFMUNIT_CLOCK_GATE_DISABLE (1 << 11) |
5249 | ||
f0f59a00 | 5250 | #define FDI_PLL_FREQ_CTL _MMIO(0x46030) |
5ee8ee86 | 5251 | #define FDI_PLL_FREQ_CHANGE_REQUEST (1 << 24) |
b9055052 ZW |
5252 | #define FDI_PLL_FREQ_LOCK_LIMIT_MASK 0xfff00 |
5253 | #define FDI_PLL_FREQ_DISABLE_COUNT_LIMIT_MASK 0xff | |
5254 | ||
5255 | ||
a57c774a | 5256 | #define _PIPEA_DATA_M1 0x60030 |
a57c774a | 5257 | #define _PIPEA_DATA_N1 0x60034 |
a57c774a | 5258 | #define _PIPEA_DATA_M2 0x60038 |
a57c774a | 5259 | #define _PIPEA_DATA_N2 0x6003c |
a57c774a | 5260 | #define _PIPEA_LINK_M1 0x60040 |
a57c774a | 5261 | #define _PIPEA_LINK_N1 0x60044 |
a57c774a | 5262 | #define _PIPEA_LINK_M2 0x60048 |
a57c774a | 5263 | #define _PIPEA_LINK_N2 0x6004c |
b9055052 ZW |
5264 | |
5265 | /* PIPEB timing regs are same start from 0x61000 */ | |
5266 | ||
a57c774a AK |
5267 | #define _PIPEB_DATA_M1 0x61030 |
5268 | #define _PIPEB_DATA_N1 0x61034 | |
5269 | #define _PIPEB_DATA_M2 0x61038 | |
5270 | #define _PIPEB_DATA_N2 0x6103c | |
5271 | #define _PIPEB_LINK_M1 0x61040 | |
5272 | #define _PIPEB_LINK_N1 0x61044 | |
5273 | #define _PIPEB_LINK_M2 0x61048 | |
5274 | #define _PIPEB_LINK_N2 0x6104c | |
5275 | ||
f0f59a00 VS |
5276 | #define PIPE_DATA_M1(tran) _MMIO_TRANS2(tran, _PIPEA_DATA_M1) |
5277 | #define PIPE_DATA_N1(tran) _MMIO_TRANS2(tran, _PIPEA_DATA_N1) | |
5278 | #define PIPE_DATA_M2(tran) _MMIO_TRANS2(tran, _PIPEA_DATA_M2) | |
5279 | #define PIPE_DATA_N2(tran) _MMIO_TRANS2(tran, _PIPEA_DATA_N2) | |
5280 | #define PIPE_LINK_M1(tran) _MMIO_TRANS2(tran, _PIPEA_LINK_M1) | |
5281 | #define PIPE_LINK_N1(tran) _MMIO_TRANS2(tran, _PIPEA_LINK_N1) | |
5282 | #define PIPE_LINK_M2(tran) _MMIO_TRANS2(tran, _PIPEA_LINK_M2) | |
5283 | #define PIPE_LINK_N2(tran) _MMIO_TRANS2(tran, _PIPEA_LINK_N2) | |
b9055052 ZW |
5284 | |
5285 | /* CPU panel fitter */ | |
9db4a9c7 JB |
5286 | /* IVB+ has 3 fitters, 0 is 7x5 capable, the other two only 3x3 */ |
5287 | #define _PFA_CTL_1 0x68080 | |
5288 | #define _PFB_CTL_1 0x68880 | |
5ee8ee86 PZ |
5289 | #define PF_ENABLE (1 << 31) |
5290 | #define PF_PIPE_SEL_MASK_IVB (3 << 29) | |
5291 | #define PF_PIPE_SEL_IVB(pipe) ((pipe) << 29) | |
5292 | #define PF_FILTER_MASK (3 << 23) | |
5293 | #define PF_FILTER_PROGRAMMED (0 << 23) | |
5294 | #define PF_FILTER_MED_3x3 (1 << 23) | |
5295 | #define PF_FILTER_EDGE_ENHANCE (2 << 23) | |
5296 | #define PF_FILTER_EDGE_SOFTEN (3 << 23) | |
9db4a9c7 JB |
5297 | #define _PFA_WIN_SZ 0x68074 |
5298 | #define _PFB_WIN_SZ 0x68874 | |
5299 | #define _PFA_WIN_POS 0x68070 | |
5300 | #define _PFB_WIN_POS 0x68870 | |
5301 | #define _PFA_VSCALE 0x68084 | |
5302 | #define _PFB_VSCALE 0x68884 | |
5303 | #define _PFA_HSCALE 0x68090 | |
5304 | #define _PFB_HSCALE 0x68890 | |
5305 | ||
f0f59a00 VS |
5306 | #define PF_CTL(pipe) _MMIO_PIPE(pipe, _PFA_CTL_1, _PFB_CTL_1) |
5307 | #define PF_WIN_SZ(pipe) _MMIO_PIPE(pipe, _PFA_WIN_SZ, _PFB_WIN_SZ) | |
5308 | #define PF_WIN_POS(pipe) _MMIO_PIPE(pipe, _PFA_WIN_POS, _PFB_WIN_POS) | |
5309 | #define PF_VSCALE(pipe) _MMIO_PIPE(pipe, _PFA_VSCALE, _PFB_VSCALE) | |
5310 | #define PF_HSCALE(pipe) _MMIO_PIPE(pipe, _PFA_HSCALE, _PFB_HSCALE) | |
b9055052 | 5311 | |
bd2e244f JB |
5312 | #define _PSA_CTL 0x68180 |
5313 | #define _PSB_CTL 0x68980 | |
5ee8ee86 | 5314 | #define PS_ENABLE (1 << 31) |
bd2e244f JB |
5315 | #define _PSA_WIN_SZ 0x68174 |
5316 | #define _PSB_WIN_SZ 0x68974 | |
5317 | #define _PSA_WIN_POS 0x68170 | |
5318 | #define _PSB_WIN_POS 0x68970 | |
5319 | ||
f0f59a00 VS |
5320 | #define PS_CTL(pipe) _MMIO_PIPE(pipe, _PSA_CTL, _PSB_CTL) |
5321 | #define PS_WIN_SZ(pipe) _MMIO_PIPE(pipe, _PSA_WIN_SZ, _PSB_WIN_SZ) | |
5322 | #define PS_WIN_POS(pipe) _MMIO_PIPE(pipe, _PSA_WIN_POS, _PSB_WIN_POS) | |
bd2e244f | 5323 | |
1c9a2d4a CK |
5324 | /* |
5325 | * Skylake scalers | |
5326 | */ | |
5327 | #define _PS_1A_CTRL 0x68180 | |
5328 | #define _PS_2A_CTRL 0x68280 | |
5329 | #define _PS_1B_CTRL 0x68980 | |
5330 | #define _PS_2B_CTRL 0x68A80 | |
5331 | #define _PS_1C_CTRL 0x69180 | |
5332 | #define PS_SCALER_EN (1 << 31) | |
0aaf29b3 ML |
5333 | #define SKL_PS_SCALER_MODE_MASK (3 << 28) |
5334 | #define SKL_PS_SCALER_MODE_DYN (0 << 28) | |
5335 | #define SKL_PS_SCALER_MODE_HQ (1 << 28) | |
e6e1948c CK |
5336 | #define SKL_PS_SCALER_MODE_NV12 (2 << 28) |
5337 | #define PS_SCALER_MODE_PLANAR (1 << 29) | |
b1554e23 | 5338 | #define PS_SCALER_MODE_NORMAL (0 << 29) |
1c9a2d4a | 5339 | #define PS_PLANE_SEL_MASK (7 << 25) |
68d97538 | 5340 | #define PS_PLANE_SEL(plane) (((plane) + 1) << 25) |
1c9a2d4a CK |
5341 | #define PS_FILTER_MASK (3 << 23) |
5342 | #define PS_FILTER_MEDIUM (0 << 23) | |
105c9e13 | 5343 | #define PS_FILTER_PROGRAMMED (1 << 23) |
1c9a2d4a CK |
5344 | #define PS_FILTER_EDGE_ENHANCE (2 << 23) |
5345 | #define PS_FILTER_BILINEAR (3 << 23) | |
5346 | #define PS_VERT3TAP (1 << 21) | |
5347 | #define PS_VERT_INT_INVERT_FIELD1 (0 << 20) | |
5348 | #define PS_VERT_INT_INVERT_FIELD0 (1 << 20) | |
5349 | #define PS_PWRUP_PROGRESS (1 << 17) | |
5350 | #define PS_V_FILTER_BYPASS (1 << 8) | |
5351 | #define PS_VADAPT_EN (1 << 7) | |
5352 | #define PS_VADAPT_MODE_MASK (3 << 5) | |
5353 | #define PS_VADAPT_MODE_LEAST_ADAPT (0 << 5) | |
5354 | #define PS_VADAPT_MODE_MOD_ADAPT (1 << 5) | |
5355 | #define PS_VADAPT_MODE_MOST_ADAPT (3 << 5) | |
b1554e23 ML |
5356 | #define PS_PLANE_Y_SEL_MASK (7 << 5) |
5357 | #define PS_PLANE_Y_SEL(plane) (((plane) + 1) << 5) | |
105c9e13 PB |
5358 | #define PS_Y_VERT_FILTER_SELECT(set) ((set) << 4) |
5359 | #define PS_Y_HORZ_FILTER_SELECT(set) ((set) << 3) | |
5360 | #define PS_UV_VERT_FILTER_SELECT(set) ((set) << 2) | |
5361 | #define PS_UV_HORZ_FILTER_SELECT(set) ((set) << 1) | |
1c9a2d4a CK |
5362 | |
5363 | #define _PS_PWR_GATE_1A 0x68160 | |
5364 | #define _PS_PWR_GATE_2A 0x68260 | |
5365 | #define _PS_PWR_GATE_1B 0x68960 | |
5366 | #define _PS_PWR_GATE_2B 0x68A60 | |
5367 | #define _PS_PWR_GATE_1C 0x69160 | |
5368 | #define PS_PWR_GATE_DIS_OVERRIDE (1 << 31) | |
5369 | #define PS_PWR_GATE_SETTLING_TIME_32 (0 << 3) | |
5370 | #define PS_PWR_GATE_SETTLING_TIME_64 (1 << 3) | |
5371 | #define PS_PWR_GATE_SETTLING_TIME_96 (2 << 3) | |
5372 | #define PS_PWR_GATE_SETTLING_TIME_128 (3 << 3) | |
5373 | #define PS_PWR_GATE_SLPEN_8 0 | |
5374 | #define PS_PWR_GATE_SLPEN_16 1 | |
5375 | #define PS_PWR_GATE_SLPEN_24 2 | |
5376 | #define PS_PWR_GATE_SLPEN_32 3 | |
5377 | ||
5378 | #define _PS_WIN_POS_1A 0x68170 | |
5379 | #define _PS_WIN_POS_2A 0x68270 | |
5380 | #define _PS_WIN_POS_1B 0x68970 | |
5381 | #define _PS_WIN_POS_2B 0x68A70 | |
5382 | #define _PS_WIN_POS_1C 0x69170 | |
5383 | ||
5384 | #define _PS_WIN_SZ_1A 0x68174 | |
5385 | #define _PS_WIN_SZ_2A 0x68274 | |
5386 | #define _PS_WIN_SZ_1B 0x68974 | |
5387 | #define _PS_WIN_SZ_2B 0x68A74 | |
5388 | #define _PS_WIN_SZ_1C 0x69174 | |
5389 | ||
5390 | #define _PS_VSCALE_1A 0x68184 | |
5391 | #define _PS_VSCALE_2A 0x68284 | |
5392 | #define _PS_VSCALE_1B 0x68984 | |
5393 | #define _PS_VSCALE_2B 0x68A84 | |
5394 | #define _PS_VSCALE_1C 0x69184 | |
5395 | ||
5396 | #define _PS_HSCALE_1A 0x68190 | |
5397 | #define _PS_HSCALE_2A 0x68290 | |
5398 | #define _PS_HSCALE_1B 0x68990 | |
5399 | #define _PS_HSCALE_2B 0x68A90 | |
5400 | #define _PS_HSCALE_1C 0x69190 | |
5401 | ||
5402 | #define _PS_VPHASE_1A 0x68188 | |
5403 | #define _PS_VPHASE_2A 0x68288 | |
5404 | #define _PS_VPHASE_1B 0x68988 | |
5405 | #define _PS_VPHASE_2B 0x68A88 | |
5406 | #define _PS_VPHASE_1C 0x69188 | |
0a59952b VS |
5407 | #define PS_Y_PHASE(x) ((x) << 16) |
5408 | #define PS_UV_RGB_PHASE(x) ((x) << 0) | |
5409 | #define PS_PHASE_MASK (0x7fff << 1) /* u2.13 */ | |
5410 | #define PS_PHASE_TRIP (1 << 0) | |
1c9a2d4a CK |
5411 | |
5412 | #define _PS_HPHASE_1A 0x68194 | |
5413 | #define _PS_HPHASE_2A 0x68294 | |
5414 | #define _PS_HPHASE_1B 0x68994 | |
5415 | #define _PS_HPHASE_2B 0x68A94 | |
5416 | #define _PS_HPHASE_1C 0x69194 | |
5417 | ||
5418 | #define _PS_ECC_STAT_1A 0x681D0 | |
5419 | #define _PS_ECC_STAT_2A 0x682D0 | |
5420 | #define _PS_ECC_STAT_1B 0x689D0 | |
5421 | #define _PS_ECC_STAT_2B 0x68AD0 | |
5422 | #define _PS_ECC_STAT_1C 0x691D0 | |
5423 | ||
105c9e13 PB |
5424 | #define _PS_COEF_SET0_INDEX_1A 0x68198 |
5425 | #define _PS_COEF_SET0_INDEX_2A 0x68298 | |
5426 | #define _PS_COEF_SET0_INDEX_1B 0x68998 | |
5427 | #define _PS_COEF_SET0_INDEX_2B 0x68A98 | |
5428 | #define PS_COEE_INDEX_AUTO_INC (1 << 10) | |
5429 | ||
5430 | #define _PS_COEF_SET0_DATA_1A 0x6819C | |
5431 | #define _PS_COEF_SET0_DATA_2A 0x6829C | |
5432 | #define _PS_COEF_SET0_DATA_1B 0x6899C | |
5433 | #define _PS_COEF_SET0_DATA_2B 0x68A9C | |
5434 | ||
e67005e5 | 5435 | #define _ID(id, a, b) _PICK_EVEN(id, a, b) |
f0f59a00 | 5436 | #define SKL_PS_CTRL(pipe, id) _MMIO_PIPE(pipe, \ |
1c9a2d4a CK |
5437 | _ID(id, _PS_1A_CTRL, _PS_2A_CTRL), \ |
5438 | _ID(id, _PS_1B_CTRL, _PS_2B_CTRL)) | |
f0f59a00 | 5439 | #define SKL_PS_PWR_GATE(pipe, id) _MMIO_PIPE(pipe, \ |
1c9a2d4a CK |
5440 | _ID(id, _PS_PWR_GATE_1A, _PS_PWR_GATE_2A), \ |
5441 | _ID(id, _PS_PWR_GATE_1B, _PS_PWR_GATE_2B)) | |
f0f59a00 | 5442 | #define SKL_PS_WIN_POS(pipe, id) _MMIO_PIPE(pipe, \ |
1c9a2d4a CK |
5443 | _ID(id, _PS_WIN_POS_1A, _PS_WIN_POS_2A), \ |
5444 | _ID(id, _PS_WIN_POS_1B, _PS_WIN_POS_2B)) | |
f0f59a00 | 5445 | #define SKL_PS_WIN_SZ(pipe, id) _MMIO_PIPE(pipe, \ |
1c9a2d4a CK |
5446 | _ID(id, _PS_WIN_SZ_1A, _PS_WIN_SZ_2A), \ |
5447 | _ID(id, _PS_WIN_SZ_1B, _PS_WIN_SZ_2B)) | |
f0f59a00 | 5448 | #define SKL_PS_VSCALE(pipe, id) _MMIO_PIPE(pipe, \ |
1c9a2d4a CK |
5449 | _ID(id, _PS_VSCALE_1A, _PS_VSCALE_2A), \ |
5450 | _ID(id, _PS_VSCALE_1B, _PS_VSCALE_2B)) | |
f0f59a00 | 5451 | #define SKL_PS_HSCALE(pipe, id) _MMIO_PIPE(pipe, \ |
1c9a2d4a CK |
5452 | _ID(id, _PS_HSCALE_1A, _PS_HSCALE_2A), \ |
5453 | _ID(id, _PS_HSCALE_1B, _PS_HSCALE_2B)) | |
f0f59a00 | 5454 | #define SKL_PS_VPHASE(pipe, id) _MMIO_PIPE(pipe, \ |
1c9a2d4a CK |
5455 | _ID(id, _PS_VPHASE_1A, _PS_VPHASE_2A), \ |
5456 | _ID(id, _PS_VPHASE_1B, _PS_VPHASE_2B)) | |
f0f59a00 | 5457 | #define SKL_PS_HPHASE(pipe, id) _MMIO_PIPE(pipe, \ |
1c9a2d4a CK |
5458 | _ID(id, _PS_HPHASE_1A, _PS_HPHASE_2A), \ |
5459 | _ID(id, _PS_HPHASE_1B, _PS_HPHASE_2B)) | |
f0f59a00 | 5460 | #define SKL_PS_ECC_STAT(pipe, id) _MMIO_PIPE(pipe, \ |
1c9a2d4a | 5461 | _ID(id, _PS_ECC_STAT_1A, _PS_ECC_STAT_2A), \ |
9bca5d0c | 5462 | _ID(id, _PS_ECC_STAT_1B, _PS_ECC_STAT_2B)) |
4a8b03a4 | 5463 | #define GLK_PS_COEF_INDEX_SET(pipe, id, set) _MMIO_PIPE(pipe, \ |
105c9e13 PB |
5464 | _ID(id, _PS_COEF_SET0_INDEX_1A, _PS_COEF_SET0_INDEX_2A) + (set) * 8, \ |
5465 | _ID(id, _PS_COEF_SET0_INDEX_1B, _PS_COEF_SET0_INDEX_2B) + (set) * 8) | |
1c9a2d4a | 5466 | |
4a8b03a4 | 5467 | #define GLK_PS_COEF_DATA_SET(pipe, id, set) _MMIO_PIPE(pipe, \ |
105c9e13 PB |
5468 | _ID(id, _PS_COEF_SET0_DATA_1A, _PS_COEF_SET0_DATA_2A) + (set) * 8, \ |
5469 | _ID(id, _PS_COEF_SET0_DATA_1B, _PS_COEF_SET0_DATA_2B) + (set) * 8) | |
b9055052 | 5470 | /* legacy palette */ |
9db4a9c7 JB |
5471 | #define _LGC_PALETTE_A 0x4a000 |
5472 | #define _LGC_PALETTE_B 0x4a800 | |
1af22383 SS |
5473 | #define LGC_PALETTE_RED_MASK REG_GENMASK(23, 16) |
5474 | #define LGC_PALETTE_GREEN_MASK REG_GENMASK(15, 8) | |
5475 | #define LGC_PALETTE_BLUE_MASK REG_GENMASK(7, 0) | |
f0f59a00 | 5476 | #define LGC_PALETTE(pipe, i) _MMIO(_PIPE(pipe, _LGC_PALETTE_A, _LGC_PALETTE_B) + (i) * 4) |
b9055052 | 5477 | |
514462ca VS |
5478 | /* ilk/snb precision palette */ |
5479 | #define _PREC_PALETTE_A 0x4b000 | |
5480 | #define _PREC_PALETTE_B 0x4c000 | |
6b97b118 SS |
5481 | #define PREC_PALETTE_RED_MASK REG_GENMASK(29, 20) |
5482 | #define PREC_PALETTE_GREEN_MASK REG_GENMASK(19, 10) | |
5483 | #define PREC_PALETTE_BLUE_MASK REG_GENMASK(9, 0) | |
514462ca VS |
5484 | #define PREC_PALETTE(pipe, i) _MMIO(_PIPE(pipe, _PREC_PALETTE_A, _PREC_PALETTE_B) + (i) * 4) |
5485 | ||
5486 | #define _PREC_PIPEAGCMAX 0x4d000 | |
5487 | #define _PREC_PIPEBGCMAX 0x4d010 | |
5488 | #define PREC_PIPEGCMAX(pipe, i) _MMIO(_PIPE(pipe, _PIPEAGCMAX, _PIPEBGCMAX) + (i) * 4) | |
5489 | ||
42db64ef PZ |
5490 | #define _GAMMA_MODE_A 0x4a480 |
5491 | #define _GAMMA_MODE_B 0x4ac80 | |
f0f59a00 | 5492 | #define GAMMA_MODE(pipe) _MMIO_PIPE(pipe, _GAMMA_MODE_A, _GAMMA_MODE_B) |
13717cef US |
5493 | #define PRE_CSC_GAMMA_ENABLE (1 << 31) |
5494 | #define POST_CSC_GAMMA_ENABLE (1 << 30) | |
5bda1aca | 5495 | #define GAMMA_MODE_MODE_MASK (3 << 0) |
13717cef US |
5496 | #define GAMMA_MODE_MODE_8BIT (0 << 0) |
5497 | #define GAMMA_MODE_MODE_10BIT (1 << 0) | |
5498 | #define GAMMA_MODE_MODE_12BIT (2 << 0) | |
377c70ed US |
5499 | #define GAMMA_MODE_MODE_SPLIT (3 << 0) /* ivb-bdw */ |
5500 | #define GAMMA_MODE_MODE_12BIT_MULTI_SEGMENTED (3 << 0) /* icl + */ | |
42db64ef | 5501 | |
1d85a299 US |
5502 | /* Display Internal Timeout Register */ |
5503 | #define RM_TIMEOUT _MMIO(0x42060) | |
5504 | #define MMIO_TIMEOUT_US(us) ((us) << 0) | |
5505 | ||
b9055052 ZW |
5506 | /* interrupts */ |
5507 | #define DE_MASTER_IRQ_CONTROL (1 << 31) | |
5508 | #define DE_SPRITEB_FLIP_DONE (1 << 29) | |
5509 | #define DE_SPRITEA_FLIP_DONE (1 << 28) | |
5510 | #define DE_PLANEB_FLIP_DONE (1 << 27) | |
5511 | #define DE_PLANEA_FLIP_DONE (1 << 26) | |
40da17c2 | 5512 | #define DE_PLANE_FLIP_DONE(plane) (1 << (26 + (plane))) |
b9055052 ZW |
5513 | #define DE_PCU_EVENT (1 << 25) |
5514 | #define DE_GTT_FAULT (1 << 24) | |
5515 | #define DE_POISON (1 << 23) | |
5516 | #define DE_PERFORM_COUNTER (1 << 22) | |
5517 | #define DE_PCH_EVENT (1 << 21) | |
5518 | #define DE_AUX_CHANNEL_A (1 << 20) | |
5519 | #define DE_DP_A_HOTPLUG (1 << 19) | |
5520 | #define DE_GSE (1 << 18) | |
5521 | #define DE_PIPEB_VBLANK (1 << 15) | |
5522 | #define DE_PIPEB_EVEN_FIELD (1 << 14) | |
5523 | #define DE_PIPEB_ODD_FIELD (1 << 13) | |
5524 | #define DE_PIPEB_LINE_COMPARE (1 << 12) | |
5525 | #define DE_PIPEB_VSYNC (1 << 11) | |
5b3a856b | 5526 | #define DE_PIPEB_CRC_DONE (1 << 10) |
b9055052 ZW |
5527 | #define DE_PIPEB_FIFO_UNDERRUN (1 << 8) |
5528 | #define DE_PIPEA_VBLANK (1 << 7) | |
5ee8ee86 | 5529 | #define DE_PIPE_VBLANK(pipe) (1 << (7 + 8 * (pipe))) |
b9055052 ZW |
5530 | #define DE_PIPEA_EVEN_FIELD (1 << 6) |
5531 | #define DE_PIPEA_ODD_FIELD (1 << 5) | |
5532 | #define DE_PIPEA_LINE_COMPARE (1 << 4) | |
5533 | #define DE_PIPEA_VSYNC (1 << 3) | |
5b3a856b | 5534 | #define DE_PIPEA_CRC_DONE (1 << 2) |
5ee8ee86 | 5535 | #define DE_PIPE_CRC_DONE(pipe) (1 << (2 + 8 * (pipe))) |
b9055052 | 5536 | #define DE_PIPEA_FIFO_UNDERRUN (1 << 0) |
5ee8ee86 | 5537 | #define DE_PIPE_FIFO_UNDERRUN(pipe) (1 << (8 * (pipe))) |
b9055052 | 5538 | |
b1f14ad0 | 5539 | /* More Ivybridge lolz */ |
5ee8ee86 PZ |
5540 | #define DE_ERR_INT_IVB (1 << 30) |
5541 | #define DE_GSE_IVB (1 << 29) | |
5542 | #define DE_PCH_EVENT_IVB (1 << 28) | |
5543 | #define DE_DP_A_HOTPLUG_IVB (1 << 27) | |
5544 | #define DE_AUX_CHANNEL_A_IVB (1 << 26) | |
5545 | #define DE_EDP_PSR_INT_HSW (1 << 19) | |
5546 | #define DE_SPRITEC_FLIP_DONE_IVB (1 << 14) | |
5547 | #define DE_PLANEC_FLIP_DONE_IVB (1 << 13) | |
5548 | #define DE_PIPEC_VBLANK_IVB (1 << 10) | |
5549 | #define DE_SPRITEB_FLIP_DONE_IVB (1 << 9) | |
5550 | #define DE_PLANEB_FLIP_DONE_IVB (1 << 8) | |
5551 | #define DE_PIPEB_VBLANK_IVB (1 << 5) | |
5552 | #define DE_SPRITEA_FLIP_DONE_IVB (1 << 4) | |
5553 | #define DE_PLANEA_FLIP_DONE_IVB (1 << 3) | |
5554 | #define DE_PLANE_FLIP_DONE_IVB(plane) (1 << (3 + 5 * (plane))) | |
5555 | #define DE_PIPEA_VBLANK_IVB (1 << 0) | |
68d97538 | 5556 | #define DE_PIPE_VBLANK_IVB(pipe) (1 << ((pipe) * 5)) |
b518421f | 5557 | |
f0f59a00 | 5558 | #define VLV_MASTER_IER _MMIO(0x4400c) /* Gunit master IER */ |
5ee8ee86 | 5559 | #define MASTER_INTERRUPT_ENABLE (1 << 31) |
7eea1ddf | 5560 | |
f0f59a00 VS |
5561 | #define DEISR _MMIO(0x44000) |
5562 | #define DEIMR _MMIO(0x44004) | |
5563 | #define DEIIR _MMIO(0x44008) | |
5564 | #define DEIER _MMIO(0x4400c) | |
b9055052 | 5565 | |
f0f59a00 VS |
5566 | #define GTISR _MMIO(0x44010) |
5567 | #define GTIMR _MMIO(0x44014) | |
5568 | #define GTIIR _MMIO(0x44018) | |
5569 | #define GTIER _MMIO(0x4401c) | |
b9055052 | 5570 | |
f0f59a00 | 5571 | #define GEN8_MASTER_IRQ _MMIO(0x44200) |
5ee8ee86 PZ |
5572 | #define GEN8_MASTER_IRQ_CONTROL (1 << 31) |
5573 | #define GEN8_PCU_IRQ (1 << 30) | |
5574 | #define GEN8_DE_PCH_IRQ (1 << 23) | |
5575 | #define GEN8_DE_MISC_IRQ (1 << 22) | |
5576 | #define GEN8_DE_PORT_IRQ (1 << 20) | |
5577 | #define GEN8_DE_PIPE_C_IRQ (1 << 18) | |
5578 | #define GEN8_DE_PIPE_B_IRQ (1 << 17) | |
5579 | #define GEN8_DE_PIPE_A_IRQ (1 << 16) | |
5580 | #define GEN8_DE_PIPE_IRQ(pipe) (1 << (16 + (pipe))) | |
5581 | #define GEN8_GT_VECS_IRQ (1 << 6) | |
5582 | #define GEN8_GT_GUC_IRQ (1 << 5) | |
5583 | #define GEN8_GT_PM_IRQ (1 << 4) | |
8a68d464 CW |
5584 | #define GEN8_GT_VCS1_IRQ (1 << 3) /* NB: VCS2 in bspec! */ |
5585 | #define GEN8_GT_VCS0_IRQ (1 << 2) /* NB: VCS1 in bpsec! */ | |
5ee8ee86 PZ |
5586 | #define GEN8_GT_BCS_IRQ (1 << 1) |
5587 | #define GEN8_GT_RCS_IRQ (1 << 0) | |
abd58f01 | 5588 | |
0e53fb84 MR |
5589 | #define XELPD_DISPLAY_ERR_FATAL_MASK _MMIO(0x4421c) |
5590 | ||
f0f59a00 VS |
5591 | #define GEN8_GT_ISR(which) _MMIO(0x44300 + (0x10 * (which))) |
5592 | #define GEN8_GT_IMR(which) _MMIO(0x44304 + (0x10 * (which))) | |
5593 | #define GEN8_GT_IIR(which) _MMIO(0x44308 + (0x10 * (which))) | |
5594 | #define GEN8_GT_IER(which) _MMIO(0x4430c + (0x10 * (which))) | |
abd58f01 | 5595 | |
abd58f01 | 5596 | #define GEN8_RCS_IRQ_SHIFT 0 |
4df001d3 | 5597 | #define GEN8_BCS_IRQ_SHIFT 16 |
8a68d464 CW |
5598 | #define GEN8_VCS0_IRQ_SHIFT 0 /* NB: VCS1 in bspec! */ |
5599 | #define GEN8_VCS1_IRQ_SHIFT 16 /* NB: VCS2 in bpsec! */ | |
abd58f01 | 5600 | #define GEN8_VECS_IRQ_SHIFT 0 |
4df001d3 | 5601 | #define GEN8_WD_IRQ_SHIFT 16 |
abd58f01 | 5602 | |
f0f59a00 VS |
5603 | #define GEN8_DE_PIPE_ISR(pipe) _MMIO(0x44400 + (0x10 * (pipe))) |
5604 | #define GEN8_DE_PIPE_IMR(pipe) _MMIO(0x44404 + (0x10 * (pipe))) | |
5605 | #define GEN8_DE_PIPE_IIR(pipe) _MMIO(0x44408 + (0x10 * (pipe))) | |
5606 | #define GEN8_DE_PIPE_IER(pipe) _MMIO(0x4440c + (0x10 * (pipe))) | |
38d83c96 | 5607 | #define GEN8_PIPE_FIFO_UNDERRUN (1 << 31) |
abd58f01 BW |
5608 | #define GEN8_PIPE_CDCLK_CRC_ERROR (1 << 29) |
5609 | #define GEN8_PIPE_CDCLK_CRC_DONE (1 << 28) | |
8bcc0840 MR |
5610 | #define XELPD_PIPE_SOFT_UNDERRUN (1 << 22) |
5611 | #define XELPD_PIPE_HARD_UNDERRUN (1 << 21) | |
abd58f01 BW |
5612 | #define GEN8_PIPE_CURSOR_FAULT (1 << 10) |
5613 | #define GEN8_PIPE_SPRITE_FAULT (1 << 9) | |
5614 | #define GEN8_PIPE_PRIMARY_FAULT (1 << 8) | |
5615 | #define GEN8_PIPE_SPRITE_FLIP_DONE (1 << 5) | |
d0e1f1cb | 5616 | #define GEN8_PIPE_PRIMARY_FLIP_DONE (1 << 4) |
abd58f01 BW |
5617 | #define GEN8_PIPE_SCAN_LINE_EVENT (1 << 2) |
5618 | #define GEN8_PIPE_VSYNC (1 << 1) | |
5619 | #define GEN8_PIPE_VBLANK (1 << 0) | |
770de83d | 5620 | #define GEN9_PIPE_CURSOR_FAULT (1 << 11) |
d506a65d MR |
5621 | #define GEN11_PIPE_PLANE7_FAULT (1 << 22) |
5622 | #define GEN11_PIPE_PLANE6_FAULT (1 << 21) | |
5623 | #define GEN11_PIPE_PLANE5_FAULT (1 << 20) | |
b21249c9 | 5624 | #define GEN9_PIPE_PLANE4_FAULT (1 << 10) |
770de83d DL |
5625 | #define GEN9_PIPE_PLANE3_FAULT (1 << 9) |
5626 | #define GEN9_PIPE_PLANE2_FAULT (1 << 8) | |
5627 | #define GEN9_PIPE_PLANE1_FAULT (1 << 7) | |
b21249c9 | 5628 | #define GEN9_PIPE_PLANE4_FLIP_DONE (1 << 6) |
770de83d DL |
5629 | #define GEN9_PIPE_PLANE3_FLIP_DONE (1 << 5) |
5630 | #define GEN9_PIPE_PLANE2_FLIP_DONE (1 << 4) | |
5631 | #define GEN9_PIPE_PLANE1_FLIP_DONE (1 << 3) | |
68d97538 | 5632 | #define GEN9_PIPE_PLANE_FLIP_DONE(p) (1 << (3 + (p))) |
30100f2b DV |
5633 | #define GEN8_DE_PIPE_IRQ_FAULT_ERRORS \ |
5634 | (GEN8_PIPE_CURSOR_FAULT | \ | |
5635 | GEN8_PIPE_SPRITE_FAULT | \ | |
5636 | GEN8_PIPE_PRIMARY_FAULT) | |
770de83d DL |
5637 | #define GEN9_DE_PIPE_IRQ_FAULT_ERRORS \ |
5638 | (GEN9_PIPE_CURSOR_FAULT | \ | |
b21249c9 | 5639 | GEN9_PIPE_PLANE4_FAULT | \ |
770de83d DL |
5640 | GEN9_PIPE_PLANE3_FAULT | \ |
5641 | GEN9_PIPE_PLANE2_FAULT | \ | |
5642 | GEN9_PIPE_PLANE1_FAULT) | |
d506a65d MR |
5643 | #define GEN11_DE_PIPE_IRQ_FAULT_ERRORS \ |
5644 | (GEN9_DE_PIPE_IRQ_FAULT_ERRORS | \ | |
5645 | GEN11_PIPE_PLANE7_FAULT | \ | |
5646 | GEN11_PIPE_PLANE6_FAULT | \ | |
5647 | GEN11_PIPE_PLANE5_FAULT) | |
99e2d8bc MR |
5648 | #define RKL_DE_PIPE_IRQ_FAULT_ERRORS \ |
5649 | (GEN9_DE_PIPE_IRQ_FAULT_ERRORS | \ | |
5650 | GEN11_PIPE_PLANE5_FAULT) | |
abd58f01 | 5651 | |
8625b221 | 5652 | #define _HPD_PIN_DDI(hpd_pin) ((hpd_pin) - HPD_PORT_A) |
5b76e860 | 5653 | #define _HPD_PIN_TC(hpd_pin) ((hpd_pin) - HPD_PORT_TC1) |
8625b221 | 5654 | |
f0f59a00 VS |
5655 | #define GEN8_DE_PORT_ISR _MMIO(0x44440) |
5656 | #define GEN8_DE_PORT_IMR _MMIO(0x44444) | |
5657 | #define GEN8_DE_PORT_IIR _MMIO(0x44448) | |
5658 | #define GEN8_DE_PORT_IER _MMIO(0x4444c) | |
64ad532a VK |
5659 | #define DSI1_NON_TE (1 << 31) |
5660 | #define DSI0_NON_TE (1 << 30) | |
bb187e93 | 5661 | #define ICL_AUX_CHANNEL_E (1 << 29) |
938a8a9a | 5662 | #define ICL_AUX_CHANNEL_F (1 << 28) |
88e04703 JB |
5663 | #define GEN9_AUX_CHANNEL_D (1 << 27) |
5664 | #define GEN9_AUX_CHANNEL_C (1 << 26) | |
5665 | #define GEN9_AUX_CHANNEL_B (1 << 25) | |
64ad532a VK |
5666 | #define DSI1_TE (1 << 24) |
5667 | #define DSI0_TE (1 << 23) | |
e5abaab3 VS |
5668 | #define GEN8_DE_PORT_HOTPLUG(hpd_pin) REG_BIT(3 + _HPD_PIN_DDI(hpd_pin)) |
5669 | #define BXT_DE_PORT_HOTPLUG_MASK (GEN8_DE_PORT_HOTPLUG(HPD_PORT_A) | \ | |
5670 | GEN8_DE_PORT_HOTPLUG(HPD_PORT_B) | \ | |
5671 | GEN8_DE_PORT_HOTPLUG(HPD_PORT_C)) | |
5672 | #define BDW_DE_PORT_HOTPLUG_MASK GEN8_DE_PORT_HOTPLUG(HPD_PORT_A) | |
9e63743e | 5673 | #define BXT_DE_PORT_GMBUS (1 << 1) |
6d766f02 | 5674 | #define GEN8_AUX_CHANNEL_A (1 << 0) |
20fe778f MR |
5675 | #define TGL_DE_PORT_AUX_USBC6 REG_BIT(13) |
5676 | #define XELPD_DE_PORT_AUX_DDIE REG_BIT(13) | |
5677 | #define TGL_DE_PORT_AUX_USBC5 REG_BIT(12) | |
5678 | #define XELPD_DE_PORT_AUX_DDID REG_BIT(12) | |
5679 | #define TGL_DE_PORT_AUX_USBC4 REG_BIT(11) | |
5680 | #define TGL_DE_PORT_AUX_USBC3 REG_BIT(10) | |
5681 | #define TGL_DE_PORT_AUX_USBC2 REG_BIT(9) | |
5682 | #define TGL_DE_PORT_AUX_USBC1 REG_BIT(8) | |
5683 | #define TGL_DE_PORT_AUX_DDIC REG_BIT(2) | |
5684 | #define TGL_DE_PORT_AUX_DDIB REG_BIT(1) | |
5685 | #define TGL_DE_PORT_AUX_DDIA REG_BIT(0) | |
abd58f01 | 5686 | |
f0f59a00 VS |
5687 | #define GEN8_DE_MISC_ISR _MMIO(0x44460) |
5688 | #define GEN8_DE_MISC_IMR _MMIO(0x44464) | |
5689 | #define GEN8_DE_MISC_IIR _MMIO(0x44468) | |
5690 | #define GEN8_DE_MISC_IER _MMIO(0x4446c) | |
abd58f01 | 5691 | #define GEN8_DE_MISC_GSE (1 << 27) |
e04f7ece | 5692 | #define GEN8_DE_EDP_PSR (1 << 19) |
abd58f01 | 5693 | |
f0f59a00 VS |
5694 | #define GEN8_PCU_ISR _MMIO(0x444e0) |
5695 | #define GEN8_PCU_IMR _MMIO(0x444e4) | |
5696 | #define GEN8_PCU_IIR _MMIO(0x444e8) | |
5697 | #define GEN8_PCU_IER _MMIO(0x444ec) | |
abd58f01 | 5698 | |
df0d28c1 DP |
5699 | #define GEN11_GU_MISC_ISR _MMIO(0x444f0) |
5700 | #define GEN11_GU_MISC_IMR _MMIO(0x444f4) | |
5701 | #define GEN11_GU_MISC_IIR _MMIO(0x444f8) | |
5702 | #define GEN11_GU_MISC_IER _MMIO(0x444fc) | |
5703 | #define GEN11_GU_MISC_GSE (1 << 27) | |
5704 | ||
a6358dda TU |
5705 | #define GEN11_GFX_MSTR_IRQ _MMIO(0x190010) |
5706 | #define GEN11_MASTER_IRQ (1 << 31) | |
5707 | #define GEN11_PCU_IRQ (1 << 30) | |
df0d28c1 | 5708 | #define GEN11_GU_MISC_IRQ (1 << 29) |
a6358dda TU |
5709 | #define GEN11_DISPLAY_IRQ (1 << 16) |
5710 | #define GEN11_GT_DW_IRQ(x) (1 << (x)) | |
5711 | #define GEN11_GT_DW1_IRQ (1 << 1) | |
5712 | #define GEN11_GT_DW0_IRQ (1 << 0) | |
5713 | ||
22e26af7 | 5714 | #define DG1_MSTR_TILE_INTR _MMIO(0x190008) |
97b492f5 | 5715 | #define DG1_MSTR_IRQ REG_BIT(31) |
22e26af7 | 5716 | #define DG1_MSTR_TILE(t) REG_BIT(t) |
97b492f5 | 5717 | |
a6358dda TU |
5718 | #define GEN11_DISPLAY_INT_CTL _MMIO(0x44200) |
5719 | #define GEN11_DISPLAY_IRQ_ENABLE (1 << 31) | |
5720 | #define GEN11_AUDIO_CODEC_IRQ (1 << 24) | |
5721 | #define GEN11_DE_PCH_IRQ (1 << 23) | |
5722 | #define GEN11_DE_MISC_IRQ (1 << 22) | |
121e758e | 5723 | #define GEN11_DE_HPD_IRQ (1 << 21) |
a6358dda TU |
5724 | #define GEN11_DE_PORT_IRQ (1 << 20) |
5725 | #define GEN11_DE_PIPE_C (1 << 18) | |
5726 | #define GEN11_DE_PIPE_B (1 << 17) | |
5727 | #define GEN11_DE_PIPE_A (1 << 16) | |
5728 | ||
121e758e DP |
5729 | #define GEN11_DE_HPD_ISR _MMIO(0x44470) |
5730 | #define GEN11_DE_HPD_IMR _MMIO(0x44474) | |
5731 | #define GEN11_DE_HPD_IIR _MMIO(0x44478) | |
5732 | #define GEN11_DE_HPD_IER _MMIO(0x4447c) | |
5b76e860 VS |
5733 | #define GEN11_TC_HOTPLUG(hpd_pin) REG_BIT(16 + _HPD_PIN_TC(hpd_pin)) |
5734 | #define GEN11_DE_TC_HOTPLUG_MASK (GEN11_TC_HOTPLUG(HPD_PORT_TC6) | \ | |
5735 | GEN11_TC_HOTPLUG(HPD_PORT_TC5) | \ | |
5736 | GEN11_TC_HOTPLUG(HPD_PORT_TC4) | \ | |
5737 | GEN11_TC_HOTPLUG(HPD_PORT_TC3) | \ | |
5738 | GEN11_TC_HOTPLUG(HPD_PORT_TC2) | \ | |
5739 | GEN11_TC_HOTPLUG(HPD_PORT_TC1)) | |
5740 | #define GEN11_TBT_HOTPLUG(hpd_pin) REG_BIT(_HPD_PIN_TC(hpd_pin)) | |
5741 | #define GEN11_DE_TBT_HOTPLUG_MASK (GEN11_TBT_HOTPLUG(HPD_PORT_TC6) | \ | |
5742 | GEN11_TBT_HOTPLUG(HPD_PORT_TC5) | \ | |
5743 | GEN11_TBT_HOTPLUG(HPD_PORT_TC4) | \ | |
5744 | GEN11_TBT_HOTPLUG(HPD_PORT_TC3) | \ | |
5745 | GEN11_TBT_HOTPLUG(HPD_PORT_TC2) | \ | |
5746 | GEN11_TBT_HOTPLUG(HPD_PORT_TC1)) | |
b796b971 DP |
5747 | |
5748 | #define GEN11_TBT_HOTPLUG_CTL _MMIO(0x44030) | |
121e758e | 5749 | #define GEN11_TC_HOTPLUG_CTL _MMIO(0x44038) |
5b76e860 VS |
5750 | #define GEN11_HOTPLUG_CTL_ENABLE(hpd_pin) (8 << (_HPD_PIN_TC(hpd_pin) * 4)) |
5751 | #define GEN11_HOTPLUG_CTL_LONG_DETECT(hpd_pin) (2 << (_HPD_PIN_TC(hpd_pin) * 4)) | |
5752 | #define GEN11_HOTPLUG_CTL_SHORT_DETECT(hpd_pin) (1 << (_HPD_PIN_TC(hpd_pin) * 4)) | |
5753 | #define GEN11_HOTPLUG_CTL_NO_DETECT(hpd_pin) (0 << (_HPD_PIN_TC(hpd_pin) * 4)) | |
121e758e | 5754 | |
f0f59a00 | 5755 | #define ILK_DISPLAY_CHICKEN2 _MMIO(0x42004) |
67e92af0 EA |
5756 | /* Required on all Ironlake and Sandybridge according to the B-Spec. */ |
5757 | #define ILK_ELPIN_409_SELECT (1 << 25) | |
5ee8ee86 PZ |
5758 | #define ILK_DPARB_GATE (1 << 22) |
5759 | #define ILK_VSDPFD_FULL (1 << 21) | |
f0f59a00 | 5760 | #define FUSE_STRAP _MMIO(0x42014) |
e3589908 DL |
5761 | #define ILK_INTERNAL_GRAPHICS_DISABLE (1 << 31) |
5762 | #define ILK_INTERNAL_DISPLAY_DISABLE (1 << 30) | |
5763 | #define ILK_DISPLAY_DEBUG_DISABLE (1 << 29) | |
8c448cad | 5764 | #define IVB_PIPE_C_DISABLE (1 << 28) |
e3589908 DL |
5765 | #define ILK_HDCP_DISABLE (1 << 25) |
5766 | #define ILK_eDP_A_DISABLE (1 << 24) | |
5767 | #define HSW_CDCLK_LIMIT (1 << 24) | |
5768 | #define ILK_DESKTOP (1 << 23) | |
b16c7ed9 | 5769 | #define HSW_CPU_SSC_ENABLE (1 << 21) |
231e54f6 | 5770 | |
86761789 VS |
5771 | #define FUSE_STRAP3 _MMIO(0x42020) |
5772 | #define HSW_REF_CLK_SELECT (1 << 1) | |
5773 | ||
f0f59a00 | 5774 | #define ILK_DSPCLK_GATE_D _MMIO(0x42020) |
231e54f6 DL |
5775 | #define ILK_VRHUNIT_CLOCK_GATE_DISABLE (1 << 28) |
5776 | #define ILK_DPFCUNIT_CLOCK_GATE_DISABLE (1 << 9) | |
5777 | #define ILK_DPFCRUNIT_CLOCK_GATE_DISABLE (1 << 8) | |
5778 | #define ILK_DPFDUNIT_CLOCK_GATE_ENABLE (1 << 7) | |
5779 | #define ILK_DPARBUNIT_CLOCK_GATE_ENABLE (1 << 5) | |
7f8a8569 | 5780 | |
f0f59a00 | 5781 | #define IVB_CHICKEN3 _MMIO(0x4200c) |
116ac8d2 EA |
5782 | # define CHICKEN3_DGMG_REQ_OUT_FIX_DISABLE (1 << 5) |
5783 | # define CHICKEN3_DGMG_DONE_FIX_DISABLE (1 << 2) | |
5784 | ||
a5523e2f | 5785 | #define CHICKEN_PAR1_1 _MMIO(0x42080) |
544021e3 | 5786 | #define IGNORE_KVMR_PIPE_A REG_BIT(23) |
562ad8ad | 5787 | #define KBL_ARB_FILL_SPARE_22 REG_BIT(22) |
a170f4f1 | 5788 | #define DIS_RAM_BYPASS_PSR2_MAN_TRACK (1 << 16) |
93564044 | 5789 | #define SKL_DE_COMPRESSED_HASH_MODE (1 << 15) |
a5523e2f JRS |
5790 | #define DPA_MASK_VBLANK_SRD (1 << 15) |
5791 | #define FORCE_ARB_IDLE_PLANES (1 << 14) | |
5792 | #define SKL_EDP_PSR_FIX_RDWRAP (1 << 3) | |
5793 | #define IGNORE_PSR2_HW_TRACKING (1 << 1) | |
90a88643 | 5794 | |
17e0adf0 MK |
5795 | #define CHICKEN_PAR2_1 _MMIO(0x42090) |
5796 | #define KVM_CONFIG_CHANGE_NOTIFICATION_SELECT (1 << 14) | |
5797 | ||
f4f4b59b | 5798 | #define CHICKEN_MISC_2 _MMIO(0x42084) |
562ad8ad VS |
5799 | #define KBL_ARB_FILL_SPARE_14 REG_BIT(14) |
5800 | #define KBL_ARB_FILL_SPARE_13 REG_BIT(13) | |
f4f4b59b | 5801 | #define GLK_CL2_PWR_DOWN (1 << 12) |
746a5173 PZ |
5802 | #define GLK_CL1_PWR_DOWN (1 << 11) |
5803 | #define GLK_CL0_PWR_DOWN (1 << 10) | |
d8d4a512 | 5804 | |
5654a162 | 5805 | #define CHICKEN_MISC_4 _MMIO(0x4208c) |
2670ff5c VS |
5806 | #define CHICKEN_FBC_STRIDE_OVERRIDE REG_BIT(13) |
5807 | #define CHICKEN_FBC_STRIDE_MASK REG_GENMASK(12, 0) | |
5808 | #define CHICKEN_FBC_STRIDE(x) REG_FIELD_PREP(CHICKEN_FBC_STRIDE_MASK, (x)) | |
5654a162 | 5809 | |
fe4ab3ce BW |
5810 | #define _CHICKEN_PIPESL_1_A 0x420b0 |
5811 | #define _CHICKEN_PIPESL_1_B 0x420b4 | |
b7a7053a VS |
5812 | #define HSW_PRI_STRETCH_MAX_MASK REG_GENMASK(28, 27) |
5813 | #define HSW_PRI_STRETCH_MAX_X8 REG_FIELD_PREP(HSW_PRI_STRETCH_MAX_MASK, 0) | |
5814 | #define HSW_PRI_STRETCH_MAX_X4 REG_FIELD_PREP(HSW_PRI_STRETCH_MAX_MASK, 1) | |
5815 | #define HSW_PRI_STRETCH_MAX_X2 REG_FIELD_PREP(HSW_PRI_STRETCH_MAX_MASK, 2) | |
5816 | #define HSW_PRI_STRETCH_MAX_X1 REG_FIELD_PREP(HSW_PRI_STRETCH_MAX_MASK, 3) | |
5817 | #define HSW_SPR_STRETCH_MAX_MASK REG_GENMASK(26, 25) | |
5818 | #define HSW_SPR_STRETCH_MAX_X8 REG_FIELD_PREP(HSW_SPR_STRETCH_MAX_MASK, 0) | |
5819 | #define HSW_SPR_STRETCH_MAX_X4 REG_FIELD_PREP(HSW_SPR_STRETCH_MAX_MASK, 1) | |
5820 | #define HSW_SPR_STRETCH_MAX_X2 REG_FIELD_PREP(HSW_SPR_STRETCH_MAX_MASK, 2) | |
5821 | #define HSW_SPR_STRETCH_MAX_X1 REG_FIELD_PREP(HSW_SPR_STRETCH_MAX_MASK, 3) | |
8f670bb1 VS |
5822 | #define HSW_FBCQ_DIS (1 << 22) |
5823 | #define BDW_DPRS_MASK_VBLANK_SRD (1 << 0) | |
d08df3b0 VS |
5824 | #define SKL_PLANE1_STRETCH_MAX_MASK REG_GENMASK(1, 0) |
5825 | #define SKL_PLANE1_STRETCH_MAX_X8 REG_FIELD_PREP(SKL_PLANE1_STRETCH_MAX_MASK, 0) | |
5826 | #define SKL_PLANE1_STRETCH_MAX_X4 REG_FIELD_PREP(SKL_PLANE1_STRETCH_MAX_MASK, 1) | |
5827 | #define SKL_PLANE1_STRETCH_MAX_X2 REG_FIELD_PREP(SKL_PLANE1_STRETCH_MAX_MASK, 2) | |
5828 | #define SKL_PLANE1_STRETCH_MAX_X1 REG_FIELD_PREP(SKL_PLANE1_STRETCH_MAX_MASK, 3) | |
f0f59a00 | 5829 | #define CHICKEN_PIPESL_1(pipe) _MMIO_PIPE(pipe, _CHICKEN_PIPESL_1_A, _CHICKEN_PIPESL_1_B) |
fe4ab3ce | 5830 | |
12c4d4c1 VS |
5831 | #define _CHICKEN_TRANS_A 0x420c0 |
5832 | #define _CHICKEN_TRANS_B 0x420c4 | |
5833 | #define _CHICKEN_TRANS_C 0x420c8 | |
5834 | #define _CHICKEN_TRANS_EDP 0x420cc | |
1d581dc3 | 5835 | #define _CHICKEN_TRANS_D 0x420d8 |
12c4d4c1 VS |
5836 | #define CHICKEN_TRANS(trans) _MMIO(_PICK((trans), \ |
5837 | [TRANSCODER_EDP] = _CHICKEN_TRANS_EDP, \ | |
5838 | [TRANSCODER_A] = _CHICKEN_TRANS_A, \ | |
5839 | [TRANSCODER_B] = _CHICKEN_TRANS_B, \ | |
1d581dc3 VS |
5840 | [TRANSCODER_C] = _CHICKEN_TRANS_C, \ |
5841 | [TRANSCODER_D] = _CHICKEN_TRANS_D)) | |
3c73553f MR |
5842 | #define HSW_FRAME_START_DELAY_MASK REG_GENMASK(28, 27) |
5843 | #define HSW_FRAME_START_DELAY(x) REG_FIELD_PREP(HSW_FRAME_START_DELAY_MASK, x) | |
a4d082fc | 5844 | #define VSC_DATA_SEL_SOFTWARE_CONTROL REG_BIT(25) /* GLK */ |
3c73553f MR |
5845 | #define FECSTALL_DIS_DPTSTREAM_DPTTG REG_BIT(23) |
5846 | #define DDI_TRAINING_OVERRIDE_ENABLE REG_BIT(19) | |
641dd82f | 5847 | #define ADLP_1_BASED_X_GRANULARITY REG_BIT(18) |
3c73553f MR |
5848 | #define DDI_TRAINING_OVERRIDE_VALUE REG_BIT(18) |
5849 | #define DDIE_TRAINING_OVERRIDE_ENABLE REG_BIT(17) /* CHICKEN_TRANS_A only */ | |
5850 | #define DDIE_TRAINING_OVERRIDE_VALUE REG_BIT(16) /* CHICKEN_TRANS_A only */ | |
5851 | #define PSR2_ADD_VERTICAL_LINE_COUNT REG_BIT(15) | |
5852 | #define PSR2_VSC_ENABLE_PROG_HEADER REG_BIT(12) | |
d86f0482 | 5853 | |
f0f59a00 | 5854 | #define DISP_ARB_CTL _MMIO(0x45000) |
5ee8ee86 PZ |
5855 | #define DISP_FBC_MEMORY_WAKE (1 << 31) |
5856 | #define DISP_TILE_SURFACE_SWIZZLING (1 << 13) | |
5857 | #define DISP_FBC_WM_DIS (1 << 15) | |
f0f59a00 | 5858 | #define DISP_ARB_CTL2 _MMIO(0x45004) |
5ee8ee86 PZ |
5859 | #define DISP_DATA_PARTITION_5_6 (1 << 6) |
5860 | #define DISP_IPC_ENABLE (1 << 3) | |
359d0eff | 5861 | |
247bdac9 VK |
5862 | /* |
5863 | * The below are numbered starting from "S1" on gen11/gen12, but starting | |
7a279c14 | 5864 | * with display 13, the bspec switches to a 0-based numbering scheme |
247bdac9 VK |
5865 | * (although the addresses stay the same so new S0 = old S1, new S1 = old S2). |
5866 | * We'll just use the 0-based numbering here for all platforms since it's the | |
5867 | * way things will be named by the hardware team going forward, plus it's more | |
5868 | * consistent with how most of the rest of our registers are named. | |
5869 | */ | |
5870 | #define _DBUF_CTL_S0 0x45008 | |
5871 | #define _DBUF_CTL_S1 0x44FE8 | |
5872 | #define _DBUF_CTL_S2 0x44300 | |
5873 | #define _DBUF_CTL_S3 0x44304 | |
5874 | #define DBUF_CTL_S(slice) _MMIO(_PICK(slice, \ | |
5875 | _DBUF_CTL_S0, \ | |
5876 | _DBUF_CTL_S1, \ | |
5877 | _DBUF_CTL_S2, \ | |
5878 | _DBUF_CTL_S3)) | |
359d0eff JRS |
5879 | #define DBUF_POWER_REQUEST REG_BIT(31) |
5880 | #define DBUF_POWER_STATE REG_BIT(30) | |
5881 | #define DBUF_TRACKER_STATE_SERVICE_MASK REG_GENMASK(23, 19) | |
5882 | #define DBUF_TRACKER_STATE_SERVICE(x) REG_FIELD_PREP(DBUF_TRACKER_STATE_SERVICE_MASK, x) | |
f4dc0086 VK |
5883 | #define DBUF_MIN_TRACKER_STATE_SERVICE_MASK REG_GENMASK(18, 16) /* ADL-P+ */ |
5884 | #define DBUF_MIN_TRACKER_STATE_SERVICE(x) REG_FIELD_PREP(DBUF_MIN_TRACKER_STATE_SERVICE_MASK, x) /* ADL-P+ */ | |
359d0eff | 5885 | |
f0f59a00 | 5886 | #define GEN7_MSG_CTL _MMIO(0x45010) |
5ee8ee86 PZ |
5887 | #define WAIT_FOR_PCH_RESET_ACK (1 << 1) |
5888 | #define WAIT_FOR_PCH_FLR_ACK (1 << 0) | |
3fa01d64 | 5889 | |
62afef28 MR |
5890 | #define _BW_BUDDY0_CTL 0x45130 |
5891 | #define _BW_BUDDY1_CTL 0x45140 | |
5892 | #define BW_BUDDY_CTL(x) _MMIO(_PICK_EVEN(x, \ | |
5893 | _BW_BUDDY0_CTL, \ | |
5894 | _BW_BUDDY1_CTL)) | |
3fa01d64 | 5895 | #define BW_BUDDY_DISABLE REG_BIT(31) |
87e04f75 | 5896 | #define BW_BUDDY_TLB_REQ_TIMER_MASK REG_GENMASK(21, 16) |
62afef28 | 5897 | #define BW_BUDDY_TLB_REQ_TIMER(x) REG_FIELD_PREP(BW_BUDDY_TLB_REQ_TIMER_MASK, x) |
3fa01d64 | 5898 | |
62afef28 MR |
5899 | #define _BW_BUDDY0_PAGE_MASK 0x45134 |
5900 | #define _BW_BUDDY1_PAGE_MASK 0x45144 | |
5901 | #define BW_BUDDY_PAGE_MASK(x) _MMIO(_PICK_EVEN(x, \ | |
5902 | _BW_BUDDY0_PAGE_MASK, \ | |
5903 | _BW_BUDDY1_PAGE_MASK)) | |
3fa01d64 | 5904 | |
f0f59a00 | 5905 | #define HSW_NDE_RSTWRN_OPT _MMIO(0x46408) |
5ee8ee86 | 5906 | #define RESET_PCH_HANDSHAKE_ENABLE (1 << 4) |
553bd149 | 5907 | |
79af2404 JRS |
5908 | #define GEN8_CHICKEN_DCPR_1 _MMIO(0x46430) |
5909 | #define SKL_SELECT_ALTERNATE_DC_EXIT REG_BIT(30) | |
5910 | #define LATENCY_REPORTING_REMOVED_PIPE_C REG_BIT(25) | |
5911 | #define LATENCY_REPORTING_REMOVED_PIPE_B REG_BIT(24) | |
5912 | #define LATENCY_REPORTING_REMOVED_PIPE_A REG_BIT(23) | |
5913 | #define ICL_DELAY_PMRSP REG_BIT(22) | |
5914 | #define DISABLE_FLR_SRC REG_BIT(15) | |
5915 | #define MASK_WAKEMEM REG_BIT(13) | |
59207e63 | 5916 | #define DDI_CLOCK_REG_ACCESS REG_BIT(7) |
590e8ff0 | 5917 | |
af9e1032 MA |
5918 | #define GEN11_CHICKEN_DCPR_2 _MMIO(0x46434) |
5919 | #define DCPR_MASK_MAXLATENCY_MEMUP_CLR REG_BIT(27) | |
5920 | #define DCPR_MASK_LPMODE REG_BIT(26) | |
5921 | #define DCPR_SEND_RESP_IMM REG_BIT(25) | |
5922 | #define DCPR_CLEAR_MEMSTAT_DIS REG_BIT(24) | |
5923 | ||
f0f59a00 | 5924 | #define SKL_DFSM _MMIO(0x51000) |
7a40aac1 | 5925 | #define SKL_DFSM_DISPLAY_PM_DISABLE (1 << 27) |
74393109 | 5926 | #define SKL_DFSM_DISPLAY_HDCP_DISABLE (1 << 25) |
a20e26d8 JRS |
5927 | #define SKL_DFSM_CDCLK_LIMIT_MASK (3 << 23) |
5928 | #define SKL_DFSM_CDCLK_LIMIT_675 (0 << 23) | |
5929 | #define SKL_DFSM_CDCLK_LIMIT_540 (1 << 23) | |
5930 | #define SKL_DFSM_CDCLK_LIMIT_450 (2 << 23) | |
5931 | #define SKL_DFSM_CDCLK_LIMIT_337_5 (3 << 23) | |
ee595888 | 5932 | #define ICL_DFSM_DMC_DISABLE (1 << 23) |
a20e26d8 JRS |
5933 | #define SKL_DFSM_PIPE_A_DISABLE (1 << 30) |
5934 | #define SKL_DFSM_PIPE_B_DISABLE (1 << 21) | |
5935 | #define SKL_DFSM_PIPE_C_DISABLE (1 << 28) | |
5936 | #define TGL_DFSM_PIPE_D_DISABLE (1 << 22) | |
a4d082fc | 5937 | #define GLK_DFSM_DISPLAY_DSC_DISABLE (1 << 7) |
a9419e84 | 5938 | |
186a277e | 5939 | #define SKL_DSSM _MMIO(0x51004) |
186a277e PZ |
5940 | #define ICL_DSSM_CDCLK_PLL_REFCLK_MASK (7 << 29) |
5941 | #define ICL_DSSM_CDCLK_PLL_REFCLK_24MHz (0 << 29) | |
5942 | #define ICL_DSSM_CDCLK_PLL_REFCLK_19_2MHz (1 << 29) | |
5943 | #define ICL_DSSM_CDCLK_PLL_REFCLK_38_4MHz (2 << 29) | |
945f2672 | 5944 | |
e16a3750 | 5945 | /*GEN11 chicken */ |
26eeea15 AS |
5946 | #define _PIPEA_CHICKEN 0x70038 |
5947 | #define _PIPEB_CHICKEN 0x71038 | |
5948 | #define _PIPEC_CHICKEN 0x72038 | |
5949 | #define PIPE_CHICKEN(pipe) _MMIO_PIPE(pipe, _PIPEA_CHICKEN,\ | |
5950 | _PIPEB_CHICKEN) | |
ba3b049f MR |
5951 | #define UNDERRUN_RECOVERY_DISABLE_ADLP REG_BIT(30) |
5952 | #define UNDERRUN_RECOVERY_ENABLE_DG2 REG_BIT(30) | |
7cbea1b6 MR |
5953 | #define PIXEL_ROUNDING_TRUNC_FB_PASSTHRU REG_BIT(15) |
5954 | #define DG2_RENDER_CCSTAG_4_3_EN REG_BIT(12) | |
5955 | #define PER_PIXEL_ALPHA_BYPASS_EN REG_BIT(7) | |
e16a3750 | 5956 | |
b9055052 ZW |
5957 | /* PCH */ |
5958 | ||
dce88879 LDM |
5959 | #define PCH_DISPLAY_BASE 0xc0000u |
5960 | ||
23e81d69 | 5961 | /* south display engine interrupt: IBX */ |
776ad806 JB |
5962 | #define SDE_AUDIO_POWER_D (1 << 27) |
5963 | #define SDE_AUDIO_POWER_C (1 << 26) | |
5964 | #define SDE_AUDIO_POWER_B (1 << 25) | |
5965 | #define SDE_AUDIO_POWER_SHIFT (25) | |
5966 | #define SDE_AUDIO_POWER_MASK (7 << SDE_AUDIO_POWER_SHIFT) | |
5967 | #define SDE_GMBUS (1 << 24) | |
5968 | #define SDE_AUDIO_HDCP_TRANSB (1 << 23) | |
5969 | #define SDE_AUDIO_HDCP_TRANSA (1 << 22) | |
5970 | #define SDE_AUDIO_HDCP_MASK (3 << 22) | |
5971 | #define SDE_AUDIO_TRANSB (1 << 21) | |
5972 | #define SDE_AUDIO_TRANSA (1 << 20) | |
5973 | #define SDE_AUDIO_TRANS_MASK (3 << 20) | |
5974 | #define SDE_POISON (1 << 19) | |
5975 | /* 18 reserved */ | |
5976 | #define SDE_FDI_RXB (1 << 17) | |
5977 | #define SDE_FDI_RXA (1 << 16) | |
5978 | #define SDE_FDI_MASK (3 << 16) | |
5979 | #define SDE_AUXD (1 << 15) | |
5980 | #define SDE_AUXC (1 << 14) | |
5981 | #define SDE_AUXB (1 << 13) | |
5982 | #define SDE_AUX_MASK (7 << 13) | |
5983 | /* 12 reserved */ | |
b9055052 ZW |
5984 | #define SDE_CRT_HOTPLUG (1 << 11) |
5985 | #define SDE_PORTD_HOTPLUG (1 << 10) | |
5986 | #define SDE_PORTC_HOTPLUG (1 << 9) | |
5987 | #define SDE_PORTB_HOTPLUG (1 << 8) | |
5988 | #define SDE_SDVOB_HOTPLUG (1 << 6) | |
e5868a31 EE |
5989 | #define SDE_HOTPLUG_MASK (SDE_CRT_HOTPLUG | \ |
5990 | SDE_SDVOB_HOTPLUG | \ | |
5991 | SDE_PORTB_HOTPLUG | \ | |
5992 | SDE_PORTC_HOTPLUG | \ | |
5993 | SDE_PORTD_HOTPLUG) | |
776ad806 JB |
5994 | #define SDE_TRANSB_CRC_DONE (1 << 5) |
5995 | #define SDE_TRANSB_CRC_ERR (1 << 4) | |
5996 | #define SDE_TRANSB_FIFO_UNDER (1 << 3) | |
5997 | #define SDE_TRANSA_CRC_DONE (1 << 2) | |
5998 | #define SDE_TRANSA_CRC_ERR (1 << 1) | |
5999 | #define SDE_TRANSA_FIFO_UNDER (1 << 0) | |
6000 | #define SDE_TRANS_MASK (0x3f) | |
23e81d69 | 6001 | |
31604222 | 6002 | /* south display engine interrupt: CPT - CNP */ |
23e81d69 AJ |
6003 | #define SDE_AUDIO_POWER_D_CPT (1 << 31) |
6004 | #define SDE_AUDIO_POWER_C_CPT (1 << 30) | |
6005 | #define SDE_AUDIO_POWER_B_CPT (1 << 29) | |
6006 | #define SDE_AUDIO_POWER_SHIFT_CPT 29 | |
6007 | #define SDE_AUDIO_POWER_MASK_CPT (7 << 29) | |
6008 | #define SDE_AUXD_CPT (1 << 27) | |
6009 | #define SDE_AUXC_CPT (1 << 26) | |
6010 | #define SDE_AUXB_CPT (1 << 25) | |
6011 | #define SDE_AUX_MASK_CPT (7 << 25) | |
26951caf | 6012 | #define SDE_PORTE_HOTPLUG_SPT (1 << 25) |
74c0b395 | 6013 | #define SDE_PORTA_HOTPLUG_SPT (1 << 24) |
8db9d77b ZW |
6014 | #define SDE_PORTD_HOTPLUG_CPT (1 << 23) |
6015 | #define SDE_PORTC_HOTPLUG_CPT (1 << 22) | |
6016 | #define SDE_PORTB_HOTPLUG_CPT (1 << 21) | |
23e81d69 | 6017 | #define SDE_CRT_HOTPLUG_CPT (1 << 19) |
73c352a2 | 6018 | #define SDE_SDVOB_HOTPLUG_CPT (1 << 18) |
2d7b8366 | 6019 | #define SDE_HOTPLUG_MASK_CPT (SDE_CRT_HOTPLUG_CPT | \ |
73c352a2 | 6020 | SDE_SDVOB_HOTPLUG_CPT | \ |
2d7b8366 YL |
6021 | SDE_PORTD_HOTPLUG_CPT | \ |
6022 | SDE_PORTC_HOTPLUG_CPT | \ | |
6023 | SDE_PORTB_HOTPLUG_CPT) | |
26951caf XZ |
6024 | #define SDE_HOTPLUG_MASK_SPT (SDE_PORTE_HOTPLUG_SPT | \ |
6025 | SDE_PORTD_HOTPLUG_CPT | \ | |
6026 | SDE_PORTC_HOTPLUG_CPT | \ | |
74c0b395 VS |
6027 | SDE_PORTB_HOTPLUG_CPT | \ |
6028 | SDE_PORTA_HOTPLUG_SPT) | |
23e81d69 | 6029 | #define SDE_GMBUS_CPT (1 << 17) |
8664281b | 6030 | #define SDE_ERROR_CPT (1 << 16) |
23e81d69 AJ |
6031 | #define SDE_AUDIO_CP_REQ_C_CPT (1 << 10) |
6032 | #define SDE_AUDIO_CP_CHG_C_CPT (1 << 9) | |
6033 | #define SDE_FDI_RXC_CPT (1 << 8) | |
6034 | #define SDE_AUDIO_CP_REQ_B_CPT (1 << 6) | |
6035 | #define SDE_AUDIO_CP_CHG_B_CPT (1 << 5) | |
6036 | #define SDE_FDI_RXB_CPT (1 << 4) | |
6037 | #define SDE_AUDIO_CP_REQ_A_CPT (1 << 2) | |
6038 | #define SDE_AUDIO_CP_CHG_A_CPT (1 << 1) | |
6039 | #define SDE_FDI_RXA_CPT (1 << 0) | |
6040 | #define SDE_AUDIO_CP_REQ_CPT (SDE_AUDIO_CP_REQ_C_CPT | \ | |
6041 | SDE_AUDIO_CP_REQ_B_CPT | \ | |
6042 | SDE_AUDIO_CP_REQ_A_CPT) | |
6043 | #define SDE_AUDIO_CP_CHG_CPT (SDE_AUDIO_CP_CHG_C_CPT | \ | |
6044 | SDE_AUDIO_CP_CHG_B_CPT | \ | |
6045 | SDE_AUDIO_CP_CHG_A_CPT) | |
6046 | #define SDE_FDI_MASK_CPT (SDE_FDI_RXC_CPT | \ | |
6047 | SDE_FDI_RXB_CPT | \ | |
6048 | SDE_FDI_RXA_CPT) | |
b9055052 | 6049 | |
52dfdba0 | 6050 | /* south display engine interrupt: ICP/TGP */ |
31604222 | 6051 | #define SDE_GMBUS_ICP (1 << 23) |
97011359 | 6052 | #define SDE_TC_HOTPLUG_ICP(hpd_pin) REG_BIT(24 + _HPD_PIN_TC(hpd_pin)) |
2f8a6699 | 6053 | #define SDE_TC_HOTPLUG_DG2(hpd_pin) REG_BIT(25 + _HPD_PIN_TC(hpd_pin)) /* sigh */ |
5f371a81 | 6054 | #define SDE_DDI_HOTPLUG_ICP(hpd_pin) REG_BIT(16 + _HPD_PIN_DDI(hpd_pin)) |
e76ab2cf VS |
6055 | #define SDE_DDI_HOTPLUG_MASK_ICP (SDE_DDI_HOTPLUG_ICP(HPD_PORT_D) | \ |
6056 | SDE_DDI_HOTPLUG_ICP(HPD_PORT_C) | \ | |
5f371a81 VS |
6057 | SDE_DDI_HOTPLUG_ICP(HPD_PORT_B) | \ |
6058 | SDE_DDI_HOTPLUG_ICP(HPD_PORT_A)) | |
e76ab2cf | 6059 | #define SDE_TC_HOTPLUG_MASK_ICP (SDE_TC_HOTPLUG_ICP(HPD_PORT_TC6) | \ |
97011359 VS |
6060 | SDE_TC_HOTPLUG_ICP(HPD_PORT_TC5) | \ |
6061 | SDE_TC_HOTPLUG_ICP(HPD_PORT_TC4) | \ | |
6062 | SDE_TC_HOTPLUG_ICP(HPD_PORT_TC3) | \ | |
6063 | SDE_TC_HOTPLUG_ICP(HPD_PORT_TC2) | \ | |
6064 | SDE_TC_HOTPLUG_ICP(HPD_PORT_TC1)) | |
31604222 | 6065 | |
f0f59a00 VS |
6066 | #define SDEISR _MMIO(0xc4000) |
6067 | #define SDEIMR _MMIO(0xc4004) | |
6068 | #define SDEIIR _MMIO(0xc4008) | |
6069 | #define SDEIER _MMIO(0xc400c) | |
b9055052 | 6070 | |
f0f59a00 | 6071 | #define SERR_INT _MMIO(0xc4040) |
5ee8ee86 PZ |
6072 | #define SERR_INT_POISON (1 << 31) |
6073 | #define SERR_INT_TRANS_FIFO_UNDERRUN(pipe) (1 << ((pipe) * 3)) | |
8664281b | 6074 | |
b9055052 | 6075 | /* digital port hotplug */ |
f0f59a00 | 6076 | #define PCH_PORT_HOTPLUG _MMIO(0xc4030) /* SHOTPLUG_CTL */ |
195baa06 | 6077 | #define PORTA_HOTPLUG_ENABLE (1 << 28) /* LPT:LP+ & BXT */ |
d252bf68 | 6078 | #define BXT_DDIA_HPD_INVERT (1 << 27) |
195baa06 VS |
6079 | #define PORTA_HOTPLUG_STATUS_MASK (3 << 24) /* SPT+ & BXT */ |
6080 | #define PORTA_HOTPLUG_NO_DETECT (0 << 24) /* SPT+ & BXT */ | |
6081 | #define PORTA_HOTPLUG_SHORT_DETECT (1 << 24) /* SPT+ & BXT */ | |
6082 | #define PORTA_HOTPLUG_LONG_DETECT (2 << 24) /* SPT+ & BXT */ | |
40bfd7a3 VS |
6083 | #define PORTD_HOTPLUG_ENABLE (1 << 20) |
6084 | #define PORTD_PULSE_DURATION_2ms (0 << 18) /* pre-LPT */ | |
6085 | #define PORTD_PULSE_DURATION_4_5ms (1 << 18) /* pre-LPT */ | |
6086 | #define PORTD_PULSE_DURATION_6ms (2 << 18) /* pre-LPT */ | |
6087 | #define PORTD_PULSE_DURATION_100ms (3 << 18) /* pre-LPT */ | |
6088 | #define PORTD_PULSE_DURATION_MASK (3 << 18) /* pre-LPT */ | |
6089 | #define PORTD_HOTPLUG_STATUS_MASK (3 << 16) | |
b696519e DL |
6090 | #define PORTD_HOTPLUG_NO_DETECT (0 << 16) |
6091 | #define PORTD_HOTPLUG_SHORT_DETECT (1 << 16) | |
6092 | #define PORTD_HOTPLUG_LONG_DETECT (2 << 16) | |
40bfd7a3 | 6093 | #define PORTC_HOTPLUG_ENABLE (1 << 12) |
d252bf68 | 6094 | #define BXT_DDIC_HPD_INVERT (1 << 11) |
40bfd7a3 VS |
6095 | #define PORTC_PULSE_DURATION_2ms (0 << 10) /* pre-LPT */ |
6096 | #define PORTC_PULSE_DURATION_4_5ms (1 << 10) /* pre-LPT */ | |
6097 | #define PORTC_PULSE_DURATION_6ms (2 << 10) /* pre-LPT */ | |
6098 | #define PORTC_PULSE_DURATION_100ms (3 << 10) /* pre-LPT */ | |
6099 | #define PORTC_PULSE_DURATION_MASK (3 << 10) /* pre-LPT */ | |
6100 | #define PORTC_HOTPLUG_STATUS_MASK (3 << 8) | |
b696519e DL |
6101 | #define PORTC_HOTPLUG_NO_DETECT (0 << 8) |
6102 | #define PORTC_HOTPLUG_SHORT_DETECT (1 << 8) | |
6103 | #define PORTC_HOTPLUG_LONG_DETECT (2 << 8) | |
40bfd7a3 | 6104 | #define PORTB_HOTPLUG_ENABLE (1 << 4) |
d252bf68 | 6105 | #define BXT_DDIB_HPD_INVERT (1 << 3) |
40bfd7a3 VS |
6106 | #define PORTB_PULSE_DURATION_2ms (0 << 2) /* pre-LPT */ |
6107 | #define PORTB_PULSE_DURATION_4_5ms (1 << 2) /* pre-LPT */ | |
6108 | #define PORTB_PULSE_DURATION_6ms (2 << 2) /* pre-LPT */ | |
6109 | #define PORTB_PULSE_DURATION_100ms (3 << 2) /* pre-LPT */ | |
6110 | #define PORTB_PULSE_DURATION_MASK (3 << 2) /* pre-LPT */ | |
6111 | #define PORTB_HOTPLUG_STATUS_MASK (3 << 0) | |
b696519e DL |
6112 | #define PORTB_HOTPLUG_NO_DETECT (0 << 0) |
6113 | #define PORTB_HOTPLUG_SHORT_DETECT (1 << 0) | |
6114 | #define PORTB_HOTPLUG_LONG_DETECT (2 << 0) | |
d252bf68 SS |
6115 | #define BXT_DDI_HPD_INVERT_MASK (BXT_DDIA_HPD_INVERT | \ |
6116 | BXT_DDIB_HPD_INVERT | \ | |
6117 | BXT_DDIC_HPD_INVERT) | |
b9055052 | 6118 | |
f0f59a00 | 6119 | #define PCH_PORT_HOTPLUG2 _MMIO(0xc403C) /* SHOTPLUG_CTL2 SPT+ */ |
40bfd7a3 VS |
6120 | #define PORTE_HOTPLUG_ENABLE (1 << 4) |
6121 | #define PORTE_HOTPLUG_STATUS_MASK (3 << 0) | |
26951caf XZ |
6122 | #define PORTE_HOTPLUG_NO_DETECT (0 << 0) |
6123 | #define PORTE_HOTPLUG_SHORT_DETECT (1 << 0) | |
6124 | #define PORTE_HOTPLUG_LONG_DETECT (2 << 0) | |
b9055052 | 6125 | |
31604222 AS |
6126 | /* This register is a reuse of PCH_PORT_HOTPLUG register. The |
6127 | * functionality covered in PCH_PORT_HOTPLUG is split into | |
6128 | * SHOTPLUG_CTL_DDI and SHOTPLUG_CTL_TC. | |
6129 | */ | |
6130 | ||
ed3126fa | 6131 | #define SHOTPLUG_CTL_DDI _MMIO(0xc4030) |
5f371a81 VS |
6132 | #define SHOTPLUG_CTL_DDI_HPD_ENABLE(hpd_pin) (0x8 << (_HPD_PIN_DDI(hpd_pin) * 4)) |
6133 | #define SHOTPLUG_CTL_DDI_HPD_STATUS_MASK(hpd_pin) (0x3 << (_HPD_PIN_DDI(hpd_pin) * 4)) | |
6134 | #define SHOTPLUG_CTL_DDI_HPD_NO_DETECT(hpd_pin) (0x0 << (_HPD_PIN_DDI(hpd_pin) * 4)) | |
6135 | #define SHOTPLUG_CTL_DDI_HPD_SHORT_DETECT(hpd_pin) (0x1 << (_HPD_PIN_DDI(hpd_pin) * 4)) | |
6136 | #define SHOTPLUG_CTL_DDI_HPD_LONG_DETECT(hpd_pin) (0x2 << (_HPD_PIN_DDI(hpd_pin) * 4)) | |
6137 | #define SHOTPLUG_CTL_DDI_HPD_SHORT_LONG_DETECT(hpd_pin) (0x3 << (_HPD_PIN_DDI(hpd_pin) * 4)) | |
31604222 AS |
6138 | |
6139 | #define SHOTPLUG_CTL_TC _MMIO(0xc4034) | |
97011359 VS |
6140 | #define ICP_TC_HPD_ENABLE(hpd_pin) (8 << (_HPD_PIN_TC(hpd_pin) * 4)) |
6141 | #define ICP_TC_HPD_LONG_DETECT(hpd_pin) (2 << (_HPD_PIN_TC(hpd_pin) * 4)) | |
6142 | #define ICP_TC_HPD_SHORT_DETECT(hpd_pin) (1 << (_HPD_PIN_TC(hpd_pin) * 4)) | |
f49108d0 MR |
6143 | |
6144 | #define SHPD_FILTER_CNT _MMIO(0xc4038) | |
6145 | #define SHPD_FILTER_CNT_500_ADJ 0x001D9 | |
6146 | ||
9db4a9c7 JB |
6147 | #define _PCH_DPLL_A 0xc6014 |
6148 | #define _PCH_DPLL_B 0xc6018 | |
9e8789ec | 6149 | #define PCH_DPLL(pll) _MMIO((pll) == 0 ? _PCH_DPLL_A : _PCH_DPLL_B) |
b9055052 | 6150 | |
9db4a9c7 | 6151 | #define _PCH_FPA0 0xc6040 |
5ee8ee86 | 6152 | #define FP_CB_TUNE (0x3 << 22) |
9db4a9c7 JB |
6153 | #define _PCH_FPA1 0xc6044 |
6154 | #define _PCH_FPB0 0xc6048 | |
6155 | #define _PCH_FPB1 0xc604c | |
9e8789ec PZ |
6156 | #define PCH_FP0(pll) _MMIO((pll) == 0 ? _PCH_FPA0 : _PCH_FPB0) |
6157 | #define PCH_FP1(pll) _MMIO((pll) == 0 ? _PCH_FPA1 : _PCH_FPB1) | |
b9055052 | 6158 | |
f0f59a00 | 6159 | #define PCH_DPLL_TEST _MMIO(0xc606c) |
b9055052 | 6160 | |
f0f59a00 | 6161 | #define PCH_DREF_CONTROL _MMIO(0xC6200) |
b9055052 | 6162 | #define DREF_CONTROL_MASK 0x7fc3 |
5ee8ee86 PZ |
6163 | #define DREF_CPU_SOURCE_OUTPUT_DISABLE (0 << 13) |
6164 | #define DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD (2 << 13) | |
6165 | #define DREF_CPU_SOURCE_OUTPUT_NONSPREAD (3 << 13) | |
6166 | #define DREF_CPU_SOURCE_OUTPUT_MASK (3 << 13) | |
6167 | #define DREF_SSC_SOURCE_DISABLE (0 << 11) | |
6168 | #define DREF_SSC_SOURCE_ENABLE (2 << 11) | |
6169 | #define DREF_SSC_SOURCE_MASK (3 << 11) | |
6170 | #define DREF_NONSPREAD_SOURCE_DISABLE (0 << 9) | |
6171 | #define DREF_NONSPREAD_CK505_ENABLE (1 << 9) | |
6172 | #define DREF_NONSPREAD_SOURCE_ENABLE (2 << 9) | |
6173 | #define DREF_NONSPREAD_SOURCE_MASK (3 << 9) | |
6174 | #define DREF_SUPERSPREAD_SOURCE_DISABLE (0 << 7) | |
6175 | #define DREF_SUPERSPREAD_SOURCE_ENABLE (2 << 7) | |
6176 | #define DREF_SUPERSPREAD_SOURCE_MASK (3 << 7) | |
6177 | #define DREF_SSC4_DOWNSPREAD (0 << 6) | |
6178 | #define DREF_SSC4_CENTERSPREAD (1 << 6) | |
6179 | #define DREF_SSC1_DISABLE (0 << 1) | |
6180 | #define DREF_SSC1_ENABLE (1 << 1) | |
b9055052 ZW |
6181 | #define DREF_SSC4_DISABLE (0) |
6182 | #define DREF_SSC4_ENABLE (1) | |
6183 | ||
f0f59a00 | 6184 | #define PCH_RAWCLK_FREQ _MMIO(0xc6204) |
b9055052 | 6185 | #define FDL_TP1_TIMER_SHIFT 12 |
5ee8ee86 | 6186 | #define FDL_TP1_TIMER_MASK (3 << 12) |
b9055052 | 6187 | #define FDL_TP2_TIMER_SHIFT 10 |
5ee8ee86 | 6188 | #define FDL_TP2_TIMER_MASK (3 << 10) |
b9055052 | 6189 | #define RAWCLK_FREQ_MASK 0x3ff |
9d81a997 RV |
6190 | #define CNP_RAWCLK_DIV_MASK (0x3ff << 16) |
6191 | #define CNP_RAWCLK_DIV(div) ((div) << 16) | |
6192 | #define CNP_RAWCLK_FRAC_MASK (0xf << 26) | |
228a5cf3 | 6193 | #define CNP_RAWCLK_DEN(den) ((den) << 26) |
4ef99abd | 6194 | #define ICP_RAWCLK_NUM(num) ((num) << 11) |
b9055052 | 6195 | |
f0f59a00 | 6196 | #define PCH_DPLL_TMR_CFG _MMIO(0xc6208) |
b9055052 | 6197 | |
f0f59a00 VS |
6198 | #define PCH_SSC4_PARMS _MMIO(0xc6210) |
6199 | #define PCH_SSC4_AUX_PARMS _MMIO(0xc6214) | |
b9055052 | 6200 | |
f0f59a00 | 6201 | #define PCH_DPLL_SEL _MMIO(0xc7000) |
68d97538 | 6202 | #define TRANS_DPLLB_SEL(pipe) (1 << ((pipe) * 4)) |
11887397 | 6203 | #define TRANS_DPLLA_SEL(pipe) 0 |
68d97538 | 6204 | #define TRANS_DPLL_ENABLE(pipe) (1 << ((pipe) * 4 + 3)) |
8db9d77b | 6205 | |
b9055052 ZW |
6206 | /* transcoder */ |
6207 | ||
275f01b2 DV |
6208 | #define _PCH_TRANS_HTOTAL_A 0xe0000 |
6209 | #define TRANS_HTOTAL_SHIFT 16 | |
6210 | #define TRANS_HACTIVE_SHIFT 0 | |
6211 | #define _PCH_TRANS_HBLANK_A 0xe0004 | |
6212 | #define TRANS_HBLANK_END_SHIFT 16 | |
6213 | #define TRANS_HBLANK_START_SHIFT 0 | |
6214 | #define _PCH_TRANS_HSYNC_A 0xe0008 | |
6215 | #define TRANS_HSYNC_END_SHIFT 16 | |
6216 | #define TRANS_HSYNC_START_SHIFT 0 | |
6217 | #define _PCH_TRANS_VTOTAL_A 0xe000c | |
6218 | #define TRANS_VTOTAL_SHIFT 16 | |
6219 | #define TRANS_VACTIVE_SHIFT 0 | |
6220 | #define _PCH_TRANS_VBLANK_A 0xe0010 | |
6221 | #define TRANS_VBLANK_END_SHIFT 16 | |
6222 | #define TRANS_VBLANK_START_SHIFT 0 | |
6223 | #define _PCH_TRANS_VSYNC_A 0xe0014 | |
af7187b7 | 6224 | #define TRANS_VSYNC_END_SHIFT 16 |
275f01b2 DV |
6225 | #define TRANS_VSYNC_START_SHIFT 0 |
6226 | #define _PCH_TRANS_VSYNCSHIFT_A 0xe0028 | |
b9055052 | 6227 | |
e3b95f1e DV |
6228 | #define _PCH_TRANSA_DATA_M1 0xe0030 |
6229 | #define _PCH_TRANSA_DATA_N1 0xe0034 | |
6230 | #define _PCH_TRANSA_DATA_M2 0xe0038 | |
6231 | #define _PCH_TRANSA_DATA_N2 0xe003c | |
6232 | #define _PCH_TRANSA_LINK_M1 0xe0040 | |
6233 | #define _PCH_TRANSA_LINK_N1 0xe0044 | |
6234 | #define _PCH_TRANSA_LINK_M2 0xe0048 | |
6235 | #define _PCH_TRANSA_LINK_N2 0xe004c | |
9db4a9c7 | 6236 | |
2dcbc34d | 6237 | /* Per-transcoder DIP controls (PCH) */ |
b055c8f3 JB |
6238 | #define _VIDEO_DIP_CTL_A 0xe0200 |
6239 | #define _VIDEO_DIP_DATA_A 0xe0208 | |
6240 | #define _VIDEO_DIP_GCP_A 0xe0210 | |
6d67415f VS |
6241 | #define GCP_COLOR_INDICATION (1 << 2) |
6242 | #define GCP_DEFAULT_PHASE_ENABLE (1 << 1) | |
6243 | #define GCP_AV_MUTE (1 << 0) | |
b055c8f3 JB |
6244 | |
6245 | #define _VIDEO_DIP_CTL_B 0xe1200 | |
6246 | #define _VIDEO_DIP_DATA_B 0xe1208 | |
6247 | #define _VIDEO_DIP_GCP_B 0xe1210 | |
6248 | ||
f0f59a00 VS |
6249 | #define TVIDEO_DIP_CTL(pipe) _MMIO_PIPE(pipe, _VIDEO_DIP_CTL_A, _VIDEO_DIP_CTL_B) |
6250 | #define TVIDEO_DIP_DATA(pipe) _MMIO_PIPE(pipe, _VIDEO_DIP_DATA_A, _VIDEO_DIP_DATA_B) | |
6251 | #define TVIDEO_DIP_GCP(pipe) _MMIO_PIPE(pipe, _VIDEO_DIP_GCP_A, _VIDEO_DIP_GCP_B) | |
b055c8f3 | 6252 | |
2dcbc34d | 6253 | /* Per-transcoder DIP controls (VLV) */ |
086f8e84 VS |
6254 | #define _VLV_VIDEO_DIP_CTL_A (VLV_DISPLAY_BASE + 0x60200) |
6255 | #define _VLV_VIDEO_DIP_DATA_A (VLV_DISPLAY_BASE + 0x60208) | |
6256 | #define _VLV_VIDEO_DIP_GDCP_PAYLOAD_A (VLV_DISPLAY_BASE + 0x60210) | |
90b107c8 | 6257 | |
086f8e84 VS |
6258 | #define _VLV_VIDEO_DIP_CTL_B (VLV_DISPLAY_BASE + 0x61170) |
6259 | #define _VLV_VIDEO_DIP_DATA_B (VLV_DISPLAY_BASE + 0x61174) | |
6260 | #define _VLV_VIDEO_DIP_GDCP_PAYLOAD_B (VLV_DISPLAY_BASE + 0x61178) | |
90b107c8 | 6261 | |
086f8e84 VS |
6262 | #define _CHV_VIDEO_DIP_CTL_C (VLV_DISPLAY_BASE + 0x611f0) |
6263 | #define _CHV_VIDEO_DIP_DATA_C (VLV_DISPLAY_BASE + 0x611f4) | |
6264 | #define _CHV_VIDEO_DIP_GDCP_PAYLOAD_C (VLV_DISPLAY_BASE + 0x611f8) | |
2dcbc34d | 6265 | |
90b107c8 | 6266 | #define VLV_TVIDEO_DIP_CTL(pipe) \ |
f0f59a00 | 6267 | _MMIO_PIPE3((pipe), _VLV_VIDEO_DIP_CTL_A, \ |
086f8e84 | 6268 | _VLV_VIDEO_DIP_CTL_B, _CHV_VIDEO_DIP_CTL_C) |
90b107c8 | 6269 | #define VLV_TVIDEO_DIP_DATA(pipe) \ |
f0f59a00 | 6270 | _MMIO_PIPE3((pipe), _VLV_VIDEO_DIP_DATA_A, \ |
086f8e84 | 6271 | _VLV_VIDEO_DIP_DATA_B, _CHV_VIDEO_DIP_DATA_C) |
90b107c8 | 6272 | #define VLV_TVIDEO_DIP_GCP(pipe) \ |
f0f59a00 | 6273 | _MMIO_PIPE3((pipe), _VLV_VIDEO_DIP_GDCP_PAYLOAD_A, \ |
086f8e84 | 6274 | _VLV_VIDEO_DIP_GDCP_PAYLOAD_B, _CHV_VIDEO_DIP_GDCP_PAYLOAD_C) |
90b107c8 | 6275 | |
8c5f5f7c | 6276 | /* Haswell DIP controls */ |
f0f59a00 | 6277 | |
086f8e84 VS |
6278 | #define _HSW_VIDEO_DIP_CTL_A 0x60200 |
6279 | #define _HSW_VIDEO_DIP_AVI_DATA_A 0x60220 | |
6280 | #define _HSW_VIDEO_DIP_VS_DATA_A 0x60260 | |
6281 | #define _HSW_VIDEO_DIP_SPD_DATA_A 0x602A0 | |
6282 | #define _HSW_VIDEO_DIP_GMP_DATA_A 0x602E0 | |
6283 | #define _HSW_VIDEO_DIP_VSC_DATA_A 0x60320 | |
44b42ebf | 6284 | #define _GLK_VIDEO_DIP_DRM_DATA_A 0x60440 |
086f8e84 VS |
6285 | #define _HSW_VIDEO_DIP_AVI_ECC_A 0x60240 |
6286 | #define _HSW_VIDEO_DIP_VS_ECC_A 0x60280 | |
6287 | #define _HSW_VIDEO_DIP_SPD_ECC_A 0x602C0 | |
6288 | #define _HSW_VIDEO_DIP_GMP_ECC_A 0x60300 | |
6289 | #define _HSW_VIDEO_DIP_VSC_ECC_A 0x60344 | |
6290 | #define _HSW_VIDEO_DIP_GCP_A 0x60210 | |
6291 | ||
6292 | #define _HSW_VIDEO_DIP_CTL_B 0x61200 | |
6293 | #define _HSW_VIDEO_DIP_AVI_DATA_B 0x61220 | |
6294 | #define _HSW_VIDEO_DIP_VS_DATA_B 0x61260 | |
6295 | #define _HSW_VIDEO_DIP_SPD_DATA_B 0x612A0 | |
6296 | #define _HSW_VIDEO_DIP_GMP_DATA_B 0x612E0 | |
6297 | #define _HSW_VIDEO_DIP_VSC_DATA_B 0x61320 | |
44b42ebf | 6298 | #define _GLK_VIDEO_DIP_DRM_DATA_B 0x61440 |
086f8e84 VS |
6299 | #define _HSW_VIDEO_DIP_BVI_ECC_B 0x61240 |
6300 | #define _HSW_VIDEO_DIP_VS_ECC_B 0x61280 | |
6301 | #define _HSW_VIDEO_DIP_SPD_ECC_B 0x612C0 | |
6302 | #define _HSW_VIDEO_DIP_GMP_ECC_B 0x61300 | |
6303 | #define _HSW_VIDEO_DIP_VSC_ECC_B 0x61344 | |
6304 | #define _HSW_VIDEO_DIP_GCP_B 0x61210 | |
8c5f5f7c | 6305 | |
7af2be6d AS |
6306 | /* Icelake PPS_DATA and _ECC DIP Registers. |
6307 | * These are available for transcoders B,C and eDP. | |
6308 | * Adding the _A so as to reuse the _MMIO_TRANS2 | |
6309 | * definition, with which it offsets to the right location. | |
6310 | */ | |
6311 | ||
6312 | #define _ICL_VIDEO_DIP_PPS_DATA_A 0x60350 | |
6313 | #define _ICL_VIDEO_DIP_PPS_DATA_B 0x61350 | |
6314 | #define _ICL_VIDEO_DIP_PPS_ECC_A 0x603D4 | |
6315 | #define _ICL_VIDEO_DIP_PPS_ECC_B 0x613D4 | |
6316 | ||
f0f59a00 | 6317 | #define HSW_TVIDEO_DIP_CTL(trans) _MMIO_TRANS2(trans, _HSW_VIDEO_DIP_CTL_A) |
5cb3c1a1 | 6318 | #define HSW_TVIDEO_DIP_GCP(trans) _MMIO_TRANS2(trans, _HSW_VIDEO_DIP_GCP_A) |
f0f59a00 VS |
6319 | #define HSW_TVIDEO_DIP_AVI_DATA(trans, i) _MMIO_TRANS2(trans, _HSW_VIDEO_DIP_AVI_DATA_A + (i) * 4) |
6320 | #define HSW_TVIDEO_DIP_VS_DATA(trans, i) _MMIO_TRANS2(trans, _HSW_VIDEO_DIP_VS_DATA_A + (i) * 4) | |
6321 | #define HSW_TVIDEO_DIP_SPD_DATA(trans, i) _MMIO_TRANS2(trans, _HSW_VIDEO_DIP_SPD_DATA_A + (i) * 4) | |
5cb3c1a1 | 6322 | #define HSW_TVIDEO_DIP_GMP_DATA(trans, i) _MMIO_TRANS2(trans, _HSW_VIDEO_DIP_GMP_DATA_A + (i) * 4) |
f0f59a00 | 6323 | #define HSW_TVIDEO_DIP_VSC_DATA(trans, i) _MMIO_TRANS2(trans, _HSW_VIDEO_DIP_VSC_DATA_A + (i) * 4) |
44b42ebf | 6324 | #define GLK_TVIDEO_DIP_DRM_DATA(trans, i) _MMIO_TRANS2(trans, _GLK_VIDEO_DIP_DRM_DATA_A + (i) * 4) |
7af2be6d AS |
6325 | #define ICL_VIDEO_DIP_PPS_DATA(trans, i) _MMIO_TRANS2(trans, _ICL_VIDEO_DIP_PPS_DATA_A + (i) * 4) |
6326 | #define ICL_VIDEO_DIP_PPS_ECC(trans, i) _MMIO_TRANS2(trans, _ICL_VIDEO_DIP_PPS_ECC_A + (i) * 4) | |
f0f59a00 VS |
6327 | |
6328 | #define _HSW_STEREO_3D_CTL_A 0x70020 | |
5ee8ee86 | 6329 | #define S3D_ENABLE (1 << 31) |
f0f59a00 VS |
6330 | #define _HSW_STEREO_3D_CTL_B 0x71020 |
6331 | ||
6332 | #define HSW_STEREO_3D_CTL(trans) _MMIO_PIPE2(trans, _HSW_STEREO_3D_CTL_A) | |
3f51e471 | 6333 | |
275f01b2 DV |
6334 | #define _PCH_TRANS_HTOTAL_B 0xe1000 |
6335 | #define _PCH_TRANS_HBLANK_B 0xe1004 | |
6336 | #define _PCH_TRANS_HSYNC_B 0xe1008 | |
6337 | #define _PCH_TRANS_VTOTAL_B 0xe100c | |
6338 | #define _PCH_TRANS_VBLANK_B 0xe1010 | |
6339 | #define _PCH_TRANS_VSYNC_B 0xe1014 | |
f0f59a00 | 6340 | #define _PCH_TRANS_VSYNCSHIFT_B 0xe1028 |
275f01b2 | 6341 | |
f0f59a00 VS |
6342 | #define PCH_TRANS_HTOTAL(pipe) _MMIO_PIPE(pipe, _PCH_TRANS_HTOTAL_A, _PCH_TRANS_HTOTAL_B) |
6343 | #define PCH_TRANS_HBLANK(pipe) _MMIO_PIPE(pipe, _PCH_TRANS_HBLANK_A, _PCH_TRANS_HBLANK_B) | |
6344 | #define PCH_TRANS_HSYNC(pipe) _MMIO_PIPE(pipe, _PCH_TRANS_HSYNC_A, _PCH_TRANS_HSYNC_B) | |
6345 | #define PCH_TRANS_VTOTAL(pipe) _MMIO_PIPE(pipe, _PCH_TRANS_VTOTAL_A, _PCH_TRANS_VTOTAL_B) | |
6346 | #define PCH_TRANS_VBLANK(pipe) _MMIO_PIPE(pipe, _PCH_TRANS_VBLANK_A, _PCH_TRANS_VBLANK_B) | |
6347 | #define PCH_TRANS_VSYNC(pipe) _MMIO_PIPE(pipe, _PCH_TRANS_VSYNC_A, _PCH_TRANS_VSYNC_B) | |
6348 | #define PCH_TRANS_VSYNCSHIFT(pipe) _MMIO_PIPE(pipe, _PCH_TRANS_VSYNCSHIFT_A, _PCH_TRANS_VSYNCSHIFT_B) | |
9db4a9c7 | 6349 | |
e3b95f1e DV |
6350 | #define _PCH_TRANSB_DATA_M1 0xe1030 |
6351 | #define _PCH_TRANSB_DATA_N1 0xe1034 | |
6352 | #define _PCH_TRANSB_DATA_M2 0xe1038 | |
6353 | #define _PCH_TRANSB_DATA_N2 0xe103c | |
6354 | #define _PCH_TRANSB_LINK_M1 0xe1040 | |
6355 | #define _PCH_TRANSB_LINK_N1 0xe1044 | |
6356 | #define _PCH_TRANSB_LINK_M2 0xe1048 | |
6357 | #define _PCH_TRANSB_LINK_N2 0xe104c | |
6358 | ||
f0f59a00 VS |
6359 | #define PCH_TRANS_DATA_M1(pipe) _MMIO_PIPE(pipe, _PCH_TRANSA_DATA_M1, _PCH_TRANSB_DATA_M1) |
6360 | #define PCH_TRANS_DATA_N1(pipe) _MMIO_PIPE(pipe, _PCH_TRANSA_DATA_N1, _PCH_TRANSB_DATA_N1) | |
6361 | #define PCH_TRANS_DATA_M2(pipe) _MMIO_PIPE(pipe, _PCH_TRANSA_DATA_M2, _PCH_TRANSB_DATA_M2) | |
6362 | #define PCH_TRANS_DATA_N2(pipe) _MMIO_PIPE(pipe, _PCH_TRANSA_DATA_N2, _PCH_TRANSB_DATA_N2) | |
6363 | #define PCH_TRANS_LINK_M1(pipe) _MMIO_PIPE(pipe, _PCH_TRANSA_LINK_M1, _PCH_TRANSB_LINK_M1) | |
6364 | #define PCH_TRANS_LINK_N1(pipe) _MMIO_PIPE(pipe, _PCH_TRANSA_LINK_N1, _PCH_TRANSB_LINK_N1) | |
6365 | #define PCH_TRANS_LINK_M2(pipe) _MMIO_PIPE(pipe, _PCH_TRANSA_LINK_M2, _PCH_TRANSB_LINK_M2) | |
6366 | #define PCH_TRANS_LINK_N2(pipe) _MMIO_PIPE(pipe, _PCH_TRANSA_LINK_N2, _PCH_TRANSB_LINK_N2) | |
9db4a9c7 | 6367 | |
ab9412ba DV |
6368 | #define _PCH_TRANSACONF 0xf0008 |
6369 | #define _PCH_TRANSBCONF 0xf1008 | |
f0f59a00 VS |
6370 | #define PCH_TRANSCONF(pipe) _MMIO_PIPE(pipe, _PCH_TRANSACONF, _PCH_TRANSBCONF) |
6371 | #define LPT_TRANSCONF PCH_TRANSCONF(PIPE_A) /* lpt has only one transcoder */ | |
e93a590c VS |
6372 | #define TRANS_ENABLE REG_BIT(31) |
6373 | #define TRANS_STATE_ENABLE REG_BIT(30) | |
6374 | #define TRANS_FRAME_START_DELAY_MASK REG_GENMASK(28, 27) /* ibx */ | |
6375 | #define TRANS_FRAME_START_DELAY(x) REG_FIELD_PREP(TRANS_FRAME_START_DELAY_MASK, (x)) /* ibx: 0-3 */ | |
6376 | #define TRANS_INTERLACE_MASK REG_GENMASK(23, 21) | |
6377 | #define TRANS_INTERLACE_PROGRESSIVE REG_FIELD_PREP(TRANS_INTERLACE_MASK, 0) | |
6378 | #define TRANS_INTERLACE_LEGACY_VSYNC_IBX REG_FIELD_PREP(TRANS_INTERLACE_MASK, 2) /* ibx */ | |
6379 | #define TRANS_INTERLACE_INTERLACED REG_FIELD_PREP(TRANS_INTERLACE_MASK, 3) | |
6380 | #define TRANS_BPC_MASK REG_GENMASK(7, 5) /* ibx */ | |
6381 | #define TRANS_BPC_8 REG_FIELD_PREP(TRANS_BPC_MASK, 0) | |
6382 | #define TRANS_BPC_10 REG_FIELD_PREP(TRANS_BPC_MASK, 1) | |
6383 | #define TRANS_BPC_6 REG_FIELD_PREP(TRANS_BPC_MASK, 2) | |
6384 | #define TRANS_BPC_12 REG_FIELD_PREP(TRANS_BPC_MASK, 3) | |
ce40141f DV |
6385 | #define _TRANSA_CHICKEN1 0xf0060 |
6386 | #define _TRANSB_CHICKEN1 0xf1060 | |
f0f59a00 | 6387 | #define TRANS_CHICKEN1(pipe) _MMIO_PIPE(pipe, _TRANSA_CHICKEN1, _TRANSB_CHICKEN1) |
5ee8ee86 PZ |
6388 | #define TRANS_CHICKEN1_HDMIUNIT_GC_DISABLE (1 << 10) |
6389 | #define TRANS_CHICKEN1_DP0UNIT_GC_DISABLE (1 << 4) | |
3bcf603f JB |
6390 | #define _TRANSA_CHICKEN2 0xf0064 |
6391 | #define _TRANSB_CHICKEN2 0xf1064 | |
f0f59a00 | 6392 | #define TRANS_CHICKEN2(pipe) _MMIO_PIPE(pipe, _TRANSA_CHICKEN2, _TRANSB_CHICKEN2) |
5ee8ee86 PZ |
6393 | #define TRANS_CHICKEN2_TIMING_OVERRIDE (1 << 31) |
6394 | #define TRANS_CHICKEN2_FDI_POLARITY_REVERSED (1 << 29) | |
6395 | #define TRANS_CHICKEN2_FRAME_START_DELAY_MASK (3 << 27) | |
cc7a4cff | 6396 | #define TRANS_CHICKEN2_FRAME_START_DELAY(x) ((x) << 27) /* 0-3 */ |
5ee8ee86 PZ |
6397 | #define TRANS_CHICKEN2_DISABLE_DEEP_COLOR_COUNTER (1 << 26) |
6398 | #define TRANS_CHICKEN2_DISABLE_DEEP_COLOR_MODESWITCH (1 << 25) | |
3bcf603f | 6399 | |
f0f59a00 | 6400 | #define SOUTH_CHICKEN1 _MMIO(0xc2000) |
291427f5 JB |
6401 | #define FDIA_PHASE_SYNC_SHIFT_OVR 19 |
6402 | #define FDIA_PHASE_SYNC_SHIFT_EN 18 | |
b18c1eb9 CT |
6403 | #define INVERT_DDID_HPD (1 << 18) |
6404 | #define INVERT_DDIC_HPD (1 << 17) | |
6405 | #define INVERT_DDIB_HPD (1 << 16) | |
6406 | #define INVERT_DDIA_HPD (1 << 15) | |
5ee8ee86 PZ |
6407 | #define FDI_PHASE_SYNC_OVR(pipe) (1 << (FDIA_PHASE_SYNC_SHIFT_OVR - ((pipe) * 2))) |
6408 | #define FDI_PHASE_SYNC_EN(pipe) (1 << (FDIA_PHASE_SYNC_SHIFT_EN - ((pipe) * 2))) | |
01a415fd | 6409 | #define FDI_BC_BIFURCATION_SELECT (1 << 12) |
3b92e263 RV |
6410 | #define CHASSIS_CLK_REQ_DURATION_MASK (0xf << 8) |
6411 | #define CHASSIS_CLK_REQ_DURATION(x) ((x) << 8) | |
9b2383a7 | 6412 | #define SBCLK_RUN_REFCLK_DIS (1 << 7) |
5ee8ee86 | 6413 | #define SPT_PWM_GRANULARITY (1 << 0) |
f0f59a00 | 6414 | #define SOUTH_CHICKEN2 _MMIO(0xc2004) |
5ee8ee86 PZ |
6415 | #define FDI_MPHY_IOSFSB_RESET_STATUS (1 << 13) |
6416 | #define FDI_MPHY_IOSFSB_RESET_CTL (1 << 12) | |
6417 | #define LPT_PWM_GRANULARITY (1 << 5) | |
6418 | #define DPLS_EDP_PPS_FIX_DIS (1 << 0) | |
645c62a5 | 6419 | |
f0f59a00 VS |
6420 | #define _FDI_RXA_CHICKEN 0xc200c |
6421 | #define _FDI_RXB_CHICKEN 0xc2010 | |
5ee8ee86 PZ |
6422 | #define FDI_RX_PHASE_SYNC_POINTER_OVR (1 << 1) |
6423 | #define FDI_RX_PHASE_SYNC_POINTER_EN (1 << 0) | |
f0f59a00 | 6424 | #define FDI_RX_CHICKEN(pipe) _MMIO_PIPE(pipe, _FDI_RXA_CHICKEN, _FDI_RXB_CHICKEN) |
b9055052 | 6425 | |
f0f59a00 | 6426 | #define SOUTH_DSPCLK_GATE_D _MMIO(0xc2020) |
5ee8ee86 PZ |
6427 | #define PCH_GMBUSUNIT_CLOCK_GATE_DISABLE (1 << 31) |
6428 | #define PCH_DPLUNIT_CLOCK_GATE_DISABLE (1 << 30) | |
6429 | #define PCH_DPLSUNIT_CLOCK_GATE_DISABLE (1 << 29) | |
c746063a | 6430 | #define PCH_DPMGUNIT_CLOCK_GATE_DISABLE (1 << 15) |
5ee8ee86 PZ |
6431 | #define PCH_CPUNIT_CLOCK_GATE_DISABLE (1 << 14) |
6432 | #define CNP_PWM_CGE_GATING_DISABLE (1 << 13) | |
6433 | #define PCH_LP_PARTITION_LEVEL_DISABLE (1 << 12) | |
382b0936 | 6434 | |
b9055052 | 6435 | /* CPU: FDI_TX */ |
f0f59a00 VS |
6436 | #define _FDI_TXA_CTL 0x60100 |
6437 | #define _FDI_TXB_CTL 0x61100 | |
6438 | #define FDI_TX_CTL(pipe) _MMIO_PIPE(pipe, _FDI_TXA_CTL, _FDI_TXB_CTL) | |
5ee8ee86 PZ |
6439 | #define FDI_TX_DISABLE (0 << 31) |
6440 | #define FDI_TX_ENABLE (1 << 31) | |
6441 | #define FDI_LINK_TRAIN_PATTERN_1 (0 << 28) | |
6442 | #define FDI_LINK_TRAIN_PATTERN_2 (1 << 28) | |
6443 | #define FDI_LINK_TRAIN_PATTERN_IDLE (2 << 28) | |
6444 | #define FDI_LINK_TRAIN_NONE (3 << 28) | |
6445 | #define FDI_LINK_TRAIN_VOLTAGE_0_4V (0 << 25) | |
6446 | #define FDI_LINK_TRAIN_VOLTAGE_0_6V (1 << 25) | |
6447 | #define FDI_LINK_TRAIN_VOLTAGE_0_8V (2 << 25) | |
6448 | #define FDI_LINK_TRAIN_VOLTAGE_1_2V (3 << 25) | |
6449 | #define FDI_LINK_TRAIN_PRE_EMPHASIS_NONE (0 << 22) | |
6450 | #define FDI_LINK_TRAIN_PRE_EMPHASIS_1_5X (1 << 22) | |
6451 | #define FDI_LINK_TRAIN_PRE_EMPHASIS_2X (2 << 22) | |
6452 | #define FDI_LINK_TRAIN_PRE_EMPHASIS_3X (3 << 22) | |
8db9d77b ZW |
6453 | /* ILK always use 400mV 0dB for voltage swing and pre-emphasis level. |
6454 | SNB has different settings. */ | |
6455 | /* SNB A-stepping */ | |
5ee8ee86 PZ |
6456 | #define FDI_LINK_TRAIN_400MV_0DB_SNB_A (0x38 << 22) |
6457 | #define FDI_LINK_TRAIN_400MV_6DB_SNB_A (0x02 << 22) | |
6458 | #define FDI_LINK_TRAIN_600MV_3_5DB_SNB_A (0x01 << 22) | |
6459 | #define FDI_LINK_TRAIN_800MV_0DB_SNB_A (0x0 << 22) | |
8db9d77b | 6460 | /* SNB B-stepping */ |
5ee8ee86 PZ |
6461 | #define FDI_LINK_TRAIN_400MV_0DB_SNB_B (0x0 << 22) |
6462 | #define FDI_LINK_TRAIN_400MV_6DB_SNB_B (0x3a << 22) | |
6463 | #define FDI_LINK_TRAIN_600MV_3_5DB_SNB_B (0x39 << 22) | |
6464 | #define FDI_LINK_TRAIN_800MV_0DB_SNB_B (0x38 << 22) | |
6465 | #define FDI_LINK_TRAIN_VOL_EMP_MASK (0x3f << 22) | |
627eb5a3 DV |
6466 | #define FDI_DP_PORT_WIDTH_SHIFT 19 |
6467 | #define FDI_DP_PORT_WIDTH_MASK (7 << FDI_DP_PORT_WIDTH_SHIFT) | |
6468 | #define FDI_DP_PORT_WIDTH(width) (((width) - 1) << FDI_DP_PORT_WIDTH_SHIFT) | |
5ee8ee86 | 6469 | #define FDI_TX_ENHANCE_FRAME_ENABLE (1 << 18) |
f2b115e6 | 6470 | /* Ironlake: hardwired to 1 */ |
5ee8ee86 | 6471 | #define FDI_TX_PLL_ENABLE (1 << 14) |
357555c0 JB |
6472 | |
6473 | /* Ivybridge has different bits for lolz */ | |
5ee8ee86 PZ |
6474 | #define FDI_LINK_TRAIN_PATTERN_1_IVB (0 << 8) |
6475 | #define FDI_LINK_TRAIN_PATTERN_2_IVB (1 << 8) | |
6476 | #define FDI_LINK_TRAIN_PATTERN_IDLE_IVB (2 << 8) | |
6477 | #define FDI_LINK_TRAIN_NONE_IVB (3 << 8) | |
357555c0 | 6478 | |
b9055052 | 6479 | /* both Tx and Rx */ |
5ee8ee86 PZ |
6480 | #define FDI_COMPOSITE_SYNC (1 << 11) |
6481 | #define FDI_LINK_TRAIN_AUTO (1 << 10) | |
6482 | #define FDI_SCRAMBLING_ENABLE (0 << 7) | |
6483 | #define FDI_SCRAMBLING_DISABLE (1 << 7) | |
b9055052 ZW |
6484 | |
6485 | /* FDI_RX, FDI_X is hard-wired to Transcoder_X */ | |
9db4a9c7 JB |
6486 | #define _FDI_RXA_CTL 0xf000c |
6487 | #define _FDI_RXB_CTL 0xf100c | |
f0f59a00 | 6488 | #define FDI_RX_CTL(pipe) _MMIO_PIPE(pipe, _FDI_RXA_CTL, _FDI_RXB_CTL) |
5ee8ee86 | 6489 | #define FDI_RX_ENABLE (1 << 31) |
b9055052 | 6490 | /* train, dp width same as FDI_TX */ |
5ee8ee86 PZ |
6491 | #define FDI_FS_ERRC_ENABLE (1 << 27) |
6492 | #define FDI_FE_ERRC_ENABLE (1 << 26) | |
6493 | #define FDI_RX_POLARITY_REVERSED_LPT (1 << 16) | |
6494 | #define FDI_8BPC (0 << 16) | |
6495 | #define FDI_10BPC (1 << 16) | |
6496 | #define FDI_6BPC (2 << 16) | |
6497 | #define FDI_12BPC (3 << 16) | |
6498 | #define FDI_RX_LINK_REVERSAL_OVERRIDE (1 << 15) | |
6499 | #define FDI_DMI_LINK_REVERSE_MASK (1 << 14) | |
6500 | #define FDI_RX_PLL_ENABLE (1 << 13) | |
6501 | #define FDI_FS_ERR_CORRECT_ENABLE (1 << 11) | |
6502 | #define FDI_FE_ERR_CORRECT_ENABLE (1 << 10) | |
6503 | #define FDI_FS_ERR_REPORT_ENABLE (1 << 9) | |
6504 | #define FDI_FE_ERR_REPORT_ENABLE (1 << 8) | |
6505 | #define FDI_RX_ENHANCE_FRAME_ENABLE (1 << 6) | |
6506 | #define FDI_PCDCLK (1 << 4) | |
8db9d77b | 6507 | /* CPT */ |
5ee8ee86 PZ |
6508 | #define FDI_AUTO_TRAINING (1 << 10) |
6509 | #define FDI_LINK_TRAIN_PATTERN_1_CPT (0 << 8) | |
6510 | #define FDI_LINK_TRAIN_PATTERN_2_CPT (1 << 8) | |
6511 | #define FDI_LINK_TRAIN_PATTERN_IDLE_CPT (2 << 8) | |
6512 | #define FDI_LINK_TRAIN_NORMAL_CPT (3 << 8) | |
6513 | #define FDI_LINK_TRAIN_PATTERN_MASK_CPT (3 << 8) | |
b9055052 | 6514 | |
04945641 PZ |
6515 | #define _FDI_RXA_MISC 0xf0010 |
6516 | #define _FDI_RXB_MISC 0xf1010 | |
5ee8ee86 PZ |
6517 | #define FDI_RX_PWRDN_LANE1_MASK (3 << 26) |
6518 | #define FDI_RX_PWRDN_LANE1_VAL(x) ((x) << 26) | |
6519 | #define FDI_RX_PWRDN_LANE0_MASK (3 << 24) | |
6520 | #define FDI_RX_PWRDN_LANE0_VAL(x) ((x) << 24) | |
6521 | #define FDI_RX_TP1_TO_TP2_48 (2 << 20) | |
6522 | #define FDI_RX_TP1_TO_TP2_64 (3 << 20) | |
6523 | #define FDI_RX_FDI_DELAY_90 (0x90 << 0) | |
f0f59a00 | 6524 | #define FDI_RX_MISC(pipe) _MMIO_PIPE(pipe, _FDI_RXA_MISC, _FDI_RXB_MISC) |
04945641 | 6525 | |
f0f59a00 VS |
6526 | #define _FDI_RXA_TUSIZE1 0xf0030 |
6527 | #define _FDI_RXA_TUSIZE2 0xf0038 | |
6528 | #define _FDI_RXB_TUSIZE1 0xf1030 | |
6529 | #define _FDI_RXB_TUSIZE2 0xf1038 | |
6530 | #define FDI_RX_TUSIZE1(pipe) _MMIO_PIPE(pipe, _FDI_RXA_TUSIZE1, _FDI_RXB_TUSIZE1) | |
6531 | #define FDI_RX_TUSIZE2(pipe) _MMIO_PIPE(pipe, _FDI_RXA_TUSIZE2, _FDI_RXB_TUSIZE2) | |
b9055052 ZW |
6532 | |
6533 | /* FDI_RX interrupt register format */ | |
5ee8ee86 PZ |
6534 | #define FDI_RX_INTER_LANE_ALIGN (1 << 10) |
6535 | #define FDI_RX_SYMBOL_LOCK (1 << 9) /* train 2 */ | |
6536 | #define FDI_RX_BIT_LOCK (1 << 8) /* train 1 */ | |
6537 | #define FDI_RX_TRAIN_PATTERN_2_FAIL (1 << 7) | |
6538 | #define FDI_RX_FS_CODE_ERR (1 << 6) | |
6539 | #define FDI_RX_FE_CODE_ERR (1 << 5) | |
6540 | #define FDI_RX_SYMBOL_ERR_RATE_ABOVE (1 << 4) | |
6541 | #define FDI_RX_HDCP_LINK_FAIL (1 << 3) | |
6542 | #define FDI_RX_PIXEL_FIFO_OVERFLOW (1 << 2) | |
6543 | #define FDI_RX_CROSS_CLOCK_OVERFLOW (1 << 1) | |
6544 | #define FDI_RX_SYMBOL_QUEUE_OVERFLOW (1 << 0) | |
b9055052 | 6545 | |
f0f59a00 VS |
6546 | #define _FDI_RXA_IIR 0xf0014 |
6547 | #define _FDI_RXA_IMR 0xf0018 | |
6548 | #define _FDI_RXB_IIR 0xf1014 | |
6549 | #define _FDI_RXB_IMR 0xf1018 | |
6550 | #define FDI_RX_IIR(pipe) _MMIO_PIPE(pipe, _FDI_RXA_IIR, _FDI_RXB_IIR) | |
6551 | #define FDI_RX_IMR(pipe) _MMIO_PIPE(pipe, _FDI_RXA_IMR, _FDI_RXB_IMR) | |
b9055052 | 6552 | |
f0f59a00 VS |
6553 | #define FDI_PLL_CTL_1 _MMIO(0xfe000) |
6554 | #define FDI_PLL_CTL_2 _MMIO(0xfe004) | |
b9055052 | 6555 | |
f0f59a00 | 6556 | #define PCH_LVDS _MMIO(0xe1180) |
b9055052 ZW |
6557 | #define LVDS_DETECTED (1 << 1) |
6558 | ||
f0f59a00 VS |
6559 | #define _PCH_DP_B 0xe4100 |
6560 | #define PCH_DP_B _MMIO(_PCH_DP_B) | |
750a951f VS |
6561 | #define _PCH_DPB_AUX_CH_CTL 0xe4110 |
6562 | #define _PCH_DPB_AUX_CH_DATA1 0xe4114 | |
6563 | #define _PCH_DPB_AUX_CH_DATA2 0xe4118 | |
6564 | #define _PCH_DPB_AUX_CH_DATA3 0xe411c | |
6565 | #define _PCH_DPB_AUX_CH_DATA4 0xe4120 | |
6566 | #define _PCH_DPB_AUX_CH_DATA5 0xe4124 | |
5eb08b69 | 6567 | |
f0f59a00 VS |
6568 | #define _PCH_DP_C 0xe4200 |
6569 | #define PCH_DP_C _MMIO(_PCH_DP_C) | |
750a951f VS |
6570 | #define _PCH_DPC_AUX_CH_CTL 0xe4210 |
6571 | #define _PCH_DPC_AUX_CH_DATA1 0xe4214 | |
6572 | #define _PCH_DPC_AUX_CH_DATA2 0xe4218 | |
6573 | #define _PCH_DPC_AUX_CH_DATA3 0xe421c | |
6574 | #define _PCH_DPC_AUX_CH_DATA4 0xe4220 | |
6575 | #define _PCH_DPC_AUX_CH_DATA5 0xe4224 | |
5eb08b69 | 6576 | |
f0f59a00 VS |
6577 | #define _PCH_DP_D 0xe4300 |
6578 | #define PCH_DP_D _MMIO(_PCH_DP_D) | |
750a951f VS |
6579 | #define _PCH_DPD_AUX_CH_CTL 0xe4310 |
6580 | #define _PCH_DPD_AUX_CH_DATA1 0xe4314 | |
6581 | #define _PCH_DPD_AUX_CH_DATA2 0xe4318 | |
6582 | #define _PCH_DPD_AUX_CH_DATA3 0xe431c | |
6583 | #define _PCH_DPD_AUX_CH_DATA4 0xe4320 | |
6584 | #define _PCH_DPD_AUX_CH_DATA5 0xe4324 | |
6585 | ||
bdabdb63 VS |
6586 | #define PCH_DP_AUX_CH_CTL(aux_ch) _MMIO_PORT((aux_ch) - AUX_CH_B, _PCH_DPB_AUX_CH_CTL, _PCH_DPC_AUX_CH_CTL) |
6587 | #define PCH_DP_AUX_CH_DATA(aux_ch, i) _MMIO(_PORT((aux_ch) - AUX_CH_B, _PCH_DPB_AUX_CH_DATA1, _PCH_DPC_AUX_CH_DATA1) + (i) * 4) /* 5 registers */ | |
5eb08b69 | 6588 | |
8db9d77b | 6589 | /* CPT */ |
086f8e84 VS |
6590 | #define _TRANS_DP_CTL_A 0xe0300 |
6591 | #define _TRANS_DP_CTL_B 0xe1300 | |
6592 | #define _TRANS_DP_CTL_C 0xe2300 | |
f0f59a00 | 6593 | #define TRANS_DP_CTL(pipe) _MMIO_PIPE(pipe, _TRANS_DP_CTL_A, _TRANS_DP_CTL_B) |
e93a590c VS |
6594 | #define TRANS_DP_OUTPUT_ENABLE REG_BIT(31) |
6595 | #define TRANS_DP_PORT_SEL_MASK REG_GENMASK(30, 29) | |
6596 | #define TRANS_DP_PORT_SEL_NONE REG_FIELD_PREP(TRANS_DP_PORT_SEL_MASK, 3) | |
6597 | #define TRANS_DP_PORT_SEL(port) REG_FIELD_PREP(TRANS_DP_PORT_SEL_MASK, (port) - PORT_B) | |
6598 | #define TRANS_DP_AUDIO_ONLY REG_BIT(26) | |
6599 | #define TRANS_DP_ENH_FRAMING REG_BIT(18) | |
6600 | #define TRANS_DP_BPC_MASK REG_GENMASK(10, 9) | |
6601 | #define TRANS_DP_BPC_8 REG_FIELD_PREP(TRANS_DP_BPC_MASK, 0) | |
6602 | #define TRANS_DP_BPC_10 REG_FIELD_PREP(TRANS_DP_BPC_MASK, 1) | |
6603 | #define TRANS_DP_BPC_6 REG_FIELD_PREP(TRANS_DP_BPC_MASK, 2) | |
6604 | #define TRANS_DP_BPC_12 REG_FIELD_PREP(TRANS_DP_BPC_MASK, 3) | |
6605 | #define TRANS_DP_VSYNC_ACTIVE_HIGH REG_BIT(4) | |
6606 | #define TRANS_DP_HSYNC_ACTIVE_HIGH REG_BIT(3) | |
8db9d77b | 6607 | |
59821ed9 JN |
6608 | #define _TRANS_DP2_CTL_A 0x600a0 |
6609 | #define _TRANS_DP2_CTL_B 0x610a0 | |
6610 | #define _TRANS_DP2_CTL_C 0x620a0 | |
6611 | #define _TRANS_DP2_CTL_D 0x630a0 | |
6612 | #define TRANS_DP2_CTL(trans) _MMIO_TRANS(trans, _TRANS_DP2_CTL_A, _TRANS_DP2_CTL_B) | |
6613 | #define TRANS_DP2_128B132B_CHANNEL_CODING REG_BIT(31) | |
6614 | #define TRANS_DP2_PANEL_REPLAY_ENABLE REG_BIT(30) | |
6615 | #define TRANS_DP2_DEBUG_ENABLE REG_BIT(23) | |
6616 | ||
1db18260 JN |
6617 | #define _TRANS_DP2_VFREQHIGH_A 0x600a4 |
6618 | #define _TRANS_DP2_VFREQHIGH_B 0x610a4 | |
6619 | #define _TRANS_DP2_VFREQHIGH_C 0x620a4 | |
6620 | #define _TRANS_DP2_VFREQHIGH_D 0x630a4 | |
6621 | #define TRANS_DP2_VFREQHIGH(trans) _MMIO_TRANS(trans, _TRANS_DP2_VFREQHIGH_A, _TRANS_DP2_VFREQHIGH_B) | |
6622 | #define TRANS_DP2_VFREQ_PIXEL_CLOCK_MASK REG_GENMASK(31, 8) | |
6623 | #define TRANS_DP2_VFREQ_PIXEL_CLOCK(clk_hz) REG_FIELD_PREP(TRANS_DP2_VFREQ_PIXEL_CLOCK_MASK, (clk_hz)) | |
6624 | ||
6625 | #define _TRANS_DP2_VFREQLOW_A 0x600a8 | |
6626 | #define _TRANS_DP2_VFREQLOW_B 0x610a8 | |
6627 | #define _TRANS_DP2_VFREQLOW_C 0x620a8 | |
6628 | #define _TRANS_DP2_VFREQLOW_D 0x630a8 | |
6629 | #define TRANS_DP2_VFREQLOW(trans) _MMIO_TRANS(trans, _TRANS_DP2_VFREQLOW_A, _TRANS_DP2_VFREQLOW_B) | |
6630 | ||
8db9d77b ZW |
6631 | /* SNB eDP training params */ |
6632 | /* SNB A-stepping */ | |
5ee8ee86 PZ |
6633 | #define EDP_LINK_TRAIN_400MV_0DB_SNB_A (0x38 << 22) |
6634 | #define EDP_LINK_TRAIN_400MV_6DB_SNB_A (0x02 << 22) | |
6635 | #define EDP_LINK_TRAIN_600MV_3_5DB_SNB_A (0x01 << 22) | |
6636 | #define EDP_LINK_TRAIN_800MV_0DB_SNB_A (0x0 << 22) | |
8db9d77b | 6637 | /* SNB B-stepping */ |
5ee8ee86 PZ |
6638 | #define EDP_LINK_TRAIN_400_600MV_0DB_SNB_B (0x0 << 22) |
6639 | #define EDP_LINK_TRAIN_400MV_3_5DB_SNB_B (0x1 << 22) | |
6640 | #define EDP_LINK_TRAIN_400_600MV_6DB_SNB_B (0x3a << 22) | |
6641 | #define EDP_LINK_TRAIN_600_800MV_3_5DB_SNB_B (0x39 << 22) | |
6642 | #define EDP_LINK_TRAIN_800_1200MV_0DB_SNB_B (0x38 << 22) | |
6643 | #define EDP_LINK_TRAIN_VOL_EMP_MASK_SNB (0x3f << 22) | |
8db9d77b | 6644 | |
1a2eb460 | 6645 | /* IVB */ |
5ee8ee86 PZ |
6646 | #define EDP_LINK_TRAIN_400MV_0DB_IVB (0x24 << 22) |
6647 | #define EDP_LINK_TRAIN_400MV_3_5DB_IVB (0x2a << 22) | |
6648 | #define EDP_LINK_TRAIN_400MV_6DB_IVB (0x2f << 22) | |
6649 | #define EDP_LINK_TRAIN_600MV_0DB_IVB (0x30 << 22) | |
6650 | #define EDP_LINK_TRAIN_600MV_3_5DB_IVB (0x36 << 22) | |
6651 | #define EDP_LINK_TRAIN_800MV_0DB_IVB (0x38 << 22) | |
6652 | #define EDP_LINK_TRAIN_800MV_3_5DB_IVB (0x3e << 22) | |
1a2eb460 KP |
6653 | |
6654 | /* legacy values */ | |
5ee8ee86 PZ |
6655 | #define EDP_LINK_TRAIN_500MV_0DB_IVB (0x00 << 22) |
6656 | #define EDP_LINK_TRAIN_1000MV_0DB_IVB (0x20 << 22) | |
6657 | #define EDP_LINK_TRAIN_500MV_3_5DB_IVB (0x02 << 22) | |
6658 | #define EDP_LINK_TRAIN_1000MV_3_5DB_IVB (0x22 << 22) | |
6659 | #define EDP_LINK_TRAIN_1000MV_6DB_IVB (0x23 << 22) | |
1a2eb460 | 6660 | |
5ee8ee86 | 6661 | #define EDP_LINK_TRAIN_VOL_EMP_MASK_IVB (0x3f << 22) |
1a2eb460 | 6662 | |
f0f59a00 | 6663 | #define VLV_PMWGICZ _MMIO(0x1300a4) |
9e72b46c | 6664 | |
3accaf7e | 6665 | #define HSW_EDRAM_CAP _MMIO(0x120010) |
2db59d53 | 6666 | #define EDRAM_ENABLED 0x1 |
c02e85a0 MK |
6667 | #define EDRAM_NUM_BANKS(cap) (((cap) >> 1) & 0xf) |
6668 | #define EDRAM_WAYS_IDX(cap) (((cap) >> 5) & 0x7) | |
6669 | #define EDRAM_SETS_IDX(cap) (((cap) >> 8) & 0x3) | |
05e21cc4 | 6670 | |
f0f59a00 | 6671 | #define VLV_CHICKEN_3 _MMIO(VLV_DISPLAY_BASE + 0x7040C) |
a9da9bce GS |
6672 | #define PIXEL_OVERLAP_CNT_MASK (3 << 30) |
6673 | #define PIXEL_OVERLAP_CNT_SHIFT 30 | |
6674 | ||
f0f59a00 | 6675 | #define GEN6_PCODE_MAILBOX _MMIO(0x138124) |
5ee8ee86 | 6676 | #define GEN6_PCODE_READY (1 << 31) |
87660502 L |
6677 | #define GEN6_PCODE_ERROR_MASK 0xFF |
6678 | #define GEN6_PCODE_SUCCESS 0x0 | |
6679 | #define GEN6_PCODE_ILLEGAL_CMD 0x1 | |
6680 | #define GEN6_PCODE_MIN_FREQ_TABLE_GT_RATIO_OUT_OF_RANGE 0x2 | |
6681 | #define GEN6_PCODE_TIMEOUT 0x3 | |
6682 | #define GEN6_PCODE_UNIMPLEMENTED_CMD 0xFF | |
6683 | #define GEN7_PCODE_TIMEOUT 0x2 | |
6684 | #define GEN7_PCODE_ILLEGAL_DATA 0x3 | |
f22fd334 MR |
6685 | #define GEN11_PCODE_ILLEGAL_SUBCOMMAND 0x4 |
6686 | #define GEN11_PCODE_LOCKED 0x6 | |
f136c58a | 6687 | #define GEN11_PCODE_REJECTED 0x11 |
87660502 | 6688 | #define GEN7_PCODE_MIN_FREQ_TABLE_GT_RATIO_OUT_OF_RANGE 0x10 |
3e8ddd9e VS |
6689 | #define GEN6_PCODE_WRITE_RC6VIDS 0x4 |
6690 | #define GEN6_PCODE_READ_RC6VIDS 0x5 | |
9043ae02 DL |
6691 | #define GEN6_ENCODE_RC6_VID(mv) (((mv) - 245) / 5) |
6692 | #define GEN6_DECODE_RC6_VID(vids) (((vids) * 5) + 245) | |
b432e5cf | 6693 | #define BDW_PCODE_DISPLAY_FREQ_CHANGE_REQ 0x18 |
57520bc5 DL |
6694 | #define GEN9_PCODE_READ_MEM_LATENCY 0x6 |
6695 | #define GEN9_MEM_LATENCY_LEVEL_MASK 0xFF | |
6696 | #define GEN9_MEM_LATENCY_LEVEL_1_5_SHIFT 8 | |
6697 | #define GEN9_MEM_LATENCY_LEVEL_2_6_SHIFT 16 | |
6698 | #define GEN9_MEM_LATENCY_LEVEL_3_7_SHIFT 24 | |
ee5e5e7a | 6699 | #define SKL_PCODE_LOAD_HDCP_KEYS 0x5 |
5d96d8af DL |
6700 | #define SKL_PCODE_CDCLK_CONTROL 0x7 |
6701 | #define SKL_CDCLK_PREPARE_FOR_CHANGE 0x3 | |
6702 | #define SKL_CDCLK_READY_FOR_CHANGE 0x1 | |
9043ae02 DL |
6703 | #define GEN6_PCODE_WRITE_MIN_FREQ_TABLE 0x8 |
6704 | #define GEN6_PCODE_READ_MIN_FREQ_TABLE 0x9 | |
6705 | #define GEN6_READ_OC_PARAMS 0xc | |
c457d9cf VS |
6706 | #define ICL_PCODE_MEM_SUBSYSYSTEM_INFO 0xd |
6707 | #define ICL_PCODE_MEM_SS_READ_GLOBAL_INFO (0x0 << 8) | |
6708 | #define ICL_PCODE_MEM_SS_READ_QGV_POINT_INFO(point) (((point) << 16) | (0x1 << 8)) | |
192fbfb7 | 6709 | #define ADL_PCODE_MEM_SS_READ_PSF_GV_INFO ((0) | (0x2 << 8)) |
f136c58a | 6710 | #define ICL_PCODE_SAGV_DE_MEM_SS_CONFIG 0xe |
4bdba4f4 VS |
6711 | #define ICL_PCODE_REP_QGV_MASK REG_GENMASK(1, 0) |
6712 | #define ICL_PCODE_REP_QGV_SAFE REG_FIELD_PREP(ICL_PCODE_REP_QGV_MASK, 0) | |
6713 | #define ICL_PCODE_REP_QGV_POLL REG_FIELD_PREP(ICL_PCODE_REP_QGV_MASK, 1) | |
6714 | #define ICL_PCODE_REP_QGV_REJECTED REG_FIELD_PREP(ICL_PCODE_REP_QGV_MASK, 2) | |
6715 | #define ADLS_PCODE_REP_PSF_MASK REG_GENMASK(3, 2) | |
6716 | #define ADLS_PCODE_REP_PSF_SAFE REG_FIELD_PREP(ADLS_PCODE_REP_PSF_MASK, 0) | |
6717 | #define ADLS_PCODE_REP_PSF_POLL REG_FIELD_PREP(ADLS_PCODE_REP_PSF_MASK, 1) | |
6718 | #define ADLS_PCODE_REP_PSF_REJECTED REG_FIELD_PREP(ADLS_PCODE_REP_PSF_MASK, 2) | |
6719 | #define ICL_PCODE_REQ_QGV_PT_MASK REG_GENMASK(7, 0) | |
6720 | #define ICL_PCODE_REQ_QGV_PT(x) REG_FIELD_PREP(ICL_PCODE_REQ_QGV_PT_MASK, (x)) | |
6721 | #define ADLS_PCODE_REQ_PSF_PT_MASK REG_GENMASK(10, 8) | |
6722 | #define ADLS_PCODE_REQ_PSF_PT(x) REG_FIELD_PREP(ADLS_PCODE_REQ_PSF_PT_MASK, (x)) | |
515b2392 PZ |
6723 | #define GEN6_PCODE_READ_D_COMP 0x10 |
6724 | #define GEN6_PCODE_WRITE_D_COMP 0x11 | |
feb7e0ef | 6725 | #define ICL_PCODE_EXIT_TCCOLD 0x12 |
f8437dd1 | 6726 | #define HSW_PCODE_DE_WRITE_FREQ_REQ 0x17 |
2a114cc1 | 6727 | #define DISPLAY_IPS_CONTROL 0x19 |
3c02934b JRS |
6728 | #define TGL_PCODE_TCCOLD 0x26 |
6729 | #define TGL_PCODE_EXIT_TCCOLD_DATA_L_EXIT_FAILED REG_BIT(0) | |
05e31dd7 ID |
6730 | #define TGL_PCODE_EXIT_TCCOLD_DATA_L_BLOCK_REQ 0 |
6731 | #define TGL_PCODE_EXIT_TCCOLD_DATA_L_UNBLOCK_REQ REG_BIT(0) | |
61843f0e VS |
6732 | /* See also IPS_CTL */ |
6733 | #define IPS_PCODE_CONTROL (1 << 30) | |
3e8ddd9e | 6734 | #define HSW_PCODE_DYNAMIC_DUTY_CYCLE_CONTROL 0x1A |
656d1b89 L |
6735 | #define GEN9_PCODE_SAGV_CONTROL 0x21 |
6736 | #define GEN9_SAGV_DISABLE 0x0 | |
6737 | #define GEN9_SAGV_IS_DISABLED 0x1 | |
6738 | #define GEN9_SAGV_ENABLE 0x3 | |
f9c730ed MR |
6739 | #define DG1_PCODE_STATUS 0x7E |
6740 | #define DG1_UNCORE_GET_INIT_STATUS 0x0 | |
6741 | #define DG1_UNCORE_INIT_STATUS_COMPLETE 0x1 | |
da80f047 | 6742 | #define GEN12_PCODE_READ_SAGV_BLOCK_TIME_US 0x23 |
f0f59a00 | 6743 | #define GEN6_PCODE_DATA _MMIO(0x138128) |
23b2f8bb | 6744 | #define GEN6_PCODE_FREQ_IA_RATIO_SHIFT 8 |
3ebecd07 | 6745 | #define GEN6_PCODE_FREQ_RING_RATIO_SHIFT 16 |
f0f59a00 | 6746 | #define GEN6_PCODE_DATA1 _MMIO(0x13812C) |
8fd26859 | 6747 | |
e3689190 | 6748 | /* IVYBRIDGE DPF */ |
f0f59a00 | 6749 | #define GEN7_L3CDERRST1(slice) _MMIO(0xB008 + (slice) * 0x200) /* L3CD Error Status 1 */ |
5ee8ee86 PZ |
6750 | #define GEN7_L3CDERRST1_ROW_MASK (0x7ff << 14) |
6751 | #define GEN7_PARITY_ERROR_VALID (1 << 13) | |
6752 | #define GEN7_L3CDERRST1_BANK_MASK (3 << 11) | |
6753 | #define GEN7_L3CDERRST1_SUBBANK_MASK (7 << 8) | |
e3689190 | 6754 | #define GEN7_PARITY_ERROR_ROW(reg) \ |
9e8789ec | 6755 | (((reg) & GEN7_L3CDERRST1_ROW_MASK) >> 14) |
e3689190 | 6756 | #define GEN7_PARITY_ERROR_BANK(reg) \ |
9e8789ec | 6757 | (((reg) & GEN7_L3CDERRST1_BANK_MASK) >> 11) |
e3689190 | 6758 | #define GEN7_PARITY_ERROR_SUBBANK(reg) \ |
9e8789ec | 6759 | (((reg) & GEN7_L3CDERRST1_SUBBANK_MASK) >> 8) |
5ee8ee86 | 6760 | #define GEN7_L3CDERRST1_ENABLE (1 << 7) |
e3689190 | 6761 | |
c46f111f | 6762 | /* Audio */ |
ed5eb1b7 | 6763 | #define G4X_AUD_VID_DID _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x62020) |
c46f111f JN |
6764 | #define INTEL_AUDIO_DEVCL 0x808629FB |
6765 | #define INTEL_AUDIO_DEVBLC 0x80862801 | |
6766 | #define INTEL_AUDIO_DEVCTG 0x80862802 | |
e0dac65e | 6767 | |
f0f59a00 | 6768 | #define G4X_AUD_CNTL_ST _MMIO(0x620B4) |
c46f111f JN |
6769 | #define G4X_ELDV_DEVCL_DEVBLC (1 << 13) |
6770 | #define G4X_ELDV_DEVCTG (1 << 14) | |
6771 | #define G4X_ELD_ADDR_MASK (0xf << 5) | |
6772 | #define G4X_ELD_ACK (1 << 4) | |
f0f59a00 | 6773 | #define G4X_HDMIW_HDMIEDID _MMIO(0x6210C) |
e0dac65e | 6774 | |
c46f111f JN |
6775 | #define _IBX_HDMIW_HDMIEDID_A 0xE2050 |
6776 | #define _IBX_HDMIW_HDMIEDID_B 0xE2150 | |
f0f59a00 VS |
6777 | #define IBX_HDMIW_HDMIEDID(pipe) _MMIO_PIPE(pipe, _IBX_HDMIW_HDMIEDID_A, \ |
6778 | _IBX_HDMIW_HDMIEDID_B) | |
c46f111f JN |
6779 | #define _IBX_AUD_CNTL_ST_A 0xE20B4 |
6780 | #define _IBX_AUD_CNTL_ST_B 0xE21B4 | |
f0f59a00 VS |
6781 | #define IBX_AUD_CNTL_ST(pipe) _MMIO_PIPE(pipe, _IBX_AUD_CNTL_ST_A, \ |
6782 | _IBX_AUD_CNTL_ST_B) | |
c46f111f JN |
6783 | #define IBX_ELD_BUFFER_SIZE_MASK (0x1f << 10) |
6784 | #define IBX_ELD_ADDRESS_MASK (0x1f << 5) | |
6785 | #define IBX_ELD_ACK (1 << 4) | |
f0f59a00 | 6786 | #define IBX_AUD_CNTL_ST2 _MMIO(0xE20C0) |
82910ac6 JN |
6787 | #define IBX_CP_READY(port) ((1 << 1) << (((port) - 1) * 4)) |
6788 | #define IBX_ELD_VALID(port) ((1 << 0) << (((port) - 1) * 4)) | |
1202b4c6 | 6789 | |
c46f111f JN |
6790 | #define _CPT_HDMIW_HDMIEDID_A 0xE5050 |
6791 | #define _CPT_HDMIW_HDMIEDID_B 0xE5150 | |
f0f59a00 | 6792 | #define CPT_HDMIW_HDMIEDID(pipe) _MMIO_PIPE(pipe, _CPT_HDMIW_HDMIEDID_A, _CPT_HDMIW_HDMIEDID_B) |
c46f111f JN |
6793 | #define _CPT_AUD_CNTL_ST_A 0xE50B4 |
6794 | #define _CPT_AUD_CNTL_ST_B 0xE51B4 | |
f0f59a00 VS |
6795 | #define CPT_AUD_CNTL_ST(pipe) _MMIO_PIPE(pipe, _CPT_AUD_CNTL_ST_A, _CPT_AUD_CNTL_ST_B) |
6796 | #define CPT_AUD_CNTRL_ST2 _MMIO(0xE50C0) | |
e0dac65e | 6797 | |
c46f111f JN |
6798 | #define _VLV_HDMIW_HDMIEDID_A (VLV_DISPLAY_BASE + 0x62050) |
6799 | #define _VLV_HDMIW_HDMIEDID_B (VLV_DISPLAY_BASE + 0x62150) | |
f0f59a00 | 6800 | #define VLV_HDMIW_HDMIEDID(pipe) _MMIO_PIPE(pipe, _VLV_HDMIW_HDMIEDID_A, _VLV_HDMIW_HDMIEDID_B) |
c46f111f JN |
6801 | #define _VLV_AUD_CNTL_ST_A (VLV_DISPLAY_BASE + 0x620B4) |
6802 | #define _VLV_AUD_CNTL_ST_B (VLV_DISPLAY_BASE + 0x621B4) | |
f0f59a00 VS |
6803 | #define VLV_AUD_CNTL_ST(pipe) _MMIO_PIPE(pipe, _VLV_AUD_CNTL_ST_A, _VLV_AUD_CNTL_ST_B) |
6804 | #define VLV_AUD_CNTL_ST2 _MMIO(VLV_DISPLAY_BASE + 0x620C0) | |
9ca2fe73 | 6805 | |
ae662d31 EA |
6806 | /* These are the 4 32-bit write offset registers for each stream |
6807 | * output buffer. It determines the offset from the | |
6808 | * 3DSTATE_SO_BUFFERs that the next streamed vertex output goes to. | |
6809 | */ | |
f0f59a00 | 6810 | #define GEN7_SO_WRITE_OFFSET(n) _MMIO(0x5280 + (n) * 4) |
ae662d31 | 6811 | |
c46f111f JN |
6812 | #define _IBX_AUD_CONFIG_A 0xe2000 |
6813 | #define _IBX_AUD_CONFIG_B 0xe2100 | |
f0f59a00 | 6814 | #define IBX_AUD_CFG(pipe) _MMIO_PIPE(pipe, _IBX_AUD_CONFIG_A, _IBX_AUD_CONFIG_B) |
c46f111f JN |
6815 | #define _CPT_AUD_CONFIG_A 0xe5000 |
6816 | #define _CPT_AUD_CONFIG_B 0xe5100 | |
f0f59a00 | 6817 | #define CPT_AUD_CFG(pipe) _MMIO_PIPE(pipe, _CPT_AUD_CONFIG_A, _CPT_AUD_CONFIG_B) |
c46f111f JN |
6818 | #define _VLV_AUD_CONFIG_A (VLV_DISPLAY_BASE + 0x62000) |
6819 | #define _VLV_AUD_CONFIG_B (VLV_DISPLAY_BASE + 0x62100) | |
f0f59a00 | 6820 | #define VLV_AUD_CFG(pipe) _MMIO_PIPE(pipe, _VLV_AUD_CONFIG_A, _VLV_AUD_CONFIG_B) |
9ca2fe73 | 6821 | |
b6daa025 WF |
6822 | #define AUD_CONFIG_N_VALUE_INDEX (1 << 29) |
6823 | #define AUD_CONFIG_N_PROG_ENABLE (1 << 28) | |
6824 | #define AUD_CONFIG_UPPER_N_SHIFT 20 | |
c46f111f | 6825 | #define AUD_CONFIG_UPPER_N_MASK (0xff << 20) |
b6daa025 | 6826 | #define AUD_CONFIG_LOWER_N_SHIFT 4 |
c46f111f | 6827 | #define AUD_CONFIG_LOWER_N_MASK (0xfff << 4) |
2561389a JN |
6828 | #define AUD_CONFIG_N_MASK (AUD_CONFIG_UPPER_N_MASK | AUD_CONFIG_LOWER_N_MASK) |
6829 | #define AUD_CONFIG_N(n) \ | |
6830 | (((((n) >> 12) & 0xff) << AUD_CONFIG_UPPER_N_SHIFT) | \ | |
6831 | (((n) & 0xfff) << AUD_CONFIG_LOWER_N_SHIFT)) | |
b6daa025 | 6832 | #define AUD_CONFIG_PIXEL_CLOCK_HDMI_SHIFT 16 |
1a91510d JN |
6833 | #define AUD_CONFIG_PIXEL_CLOCK_HDMI_MASK (0xf << 16) |
6834 | #define AUD_CONFIG_PIXEL_CLOCK_HDMI_25175 (0 << 16) | |
6835 | #define AUD_CONFIG_PIXEL_CLOCK_HDMI_25200 (1 << 16) | |
6836 | #define AUD_CONFIG_PIXEL_CLOCK_HDMI_27000 (2 << 16) | |
6837 | #define AUD_CONFIG_PIXEL_CLOCK_HDMI_27027 (3 << 16) | |
6838 | #define AUD_CONFIG_PIXEL_CLOCK_HDMI_54000 (4 << 16) | |
6839 | #define AUD_CONFIG_PIXEL_CLOCK_HDMI_54054 (5 << 16) | |
6840 | #define AUD_CONFIG_PIXEL_CLOCK_HDMI_74176 (6 << 16) | |
6841 | #define AUD_CONFIG_PIXEL_CLOCK_HDMI_74250 (7 << 16) | |
6842 | #define AUD_CONFIG_PIXEL_CLOCK_HDMI_148352 (8 << 16) | |
6843 | #define AUD_CONFIG_PIXEL_CLOCK_HDMI_148500 (9 << 16) | |
1aae3065 KV |
6844 | #define AUD_CONFIG_PIXEL_CLOCK_HDMI_296703 (10 << 16) |
6845 | #define AUD_CONFIG_PIXEL_CLOCK_HDMI_297000 (11 << 16) | |
6846 | #define AUD_CONFIG_PIXEL_CLOCK_HDMI_593407 (12 << 16) | |
6847 | #define AUD_CONFIG_PIXEL_CLOCK_HDMI_594000 (13 << 16) | |
b6daa025 WF |
6848 | #define AUD_CONFIG_DISABLE_NCTS (1 << 3) |
6849 | ||
9a78b6cc | 6850 | /* HSW Audio */ |
c46f111f JN |
6851 | #define _HSW_AUD_CONFIG_A 0x65000 |
6852 | #define _HSW_AUD_CONFIG_B 0x65100 | |
3904fb78 | 6853 | #define HSW_AUD_CFG(trans) _MMIO_TRANS(trans, _HSW_AUD_CONFIG_A, _HSW_AUD_CONFIG_B) |
c46f111f JN |
6854 | |
6855 | #define _HSW_AUD_MISC_CTRL_A 0x65010 | |
6856 | #define _HSW_AUD_MISC_CTRL_B 0x65110 | |
3904fb78 | 6857 | #define HSW_AUD_MISC_CTRL(trans) _MMIO_TRANS(trans, _HSW_AUD_MISC_CTRL_A, _HSW_AUD_MISC_CTRL_B) |
c46f111f | 6858 | |
6014ac12 LY |
6859 | #define _HSW_AUD_M_CTS_ENABLE_A 0x65028 |
6860 | #define _HSW_AUD_M_CTS_ENABLE_B 0x65128 | |
3904fb78 | 6861 | #define HSW_AUD_M_CTS_ENABLE(trans) _MMIO_TRANS(trans, _HSW_AUD_M_CTS_ENABLE_A, _HSW_AUD_M_CTS_ENABLE_B) |
6014ac12 LY |
6862 | #define AUD_M_CTS_M_VALUE_INDEX (1 << 21) |
6863 | #define AUD_M_CTS_M_PROG_ENABLE (1 << 20) | |
6864 | #define AUD_CONFIG_M_MASK 0xfffff | |
6865 | ||
c46f111f JN |
6866 | #define _HSW_AUD_DIP_ELD_CTRL_ST_A 0x650b4 |
6867 | #define _HSW_AUD_DIP_ELD_CTRL_ST_B 0x651b4 | |
3904fb78 | 6868 | #define HSW_AUD_DIP_ELD_CTRL(trans) _MMIO_TRANS(trans, _HSW_AUD_DIP_ELD_CTRL_ST_A, _HSW_AUD_DIP_ELD_CTRL_ST_B) |
9a78b6cc WX |
6869 | |
6870 | /* Audio Digital Converter */ | |
c46f111f JN |
6871 | #define _HSW_AUD_DIG_CNVT_1 0x65080 |
6872 | #define _HSW_AUD_DIG_CNVT_2 0x65180 | |
3904fb78 | 6873 | #define AUD_DIG_CNVT(trans) _MMIO_TRANS(trans, _HSW_AUD_DIG_CNVT_1, _HSW_AUD_DIG_CNVT_2) |
c46f111f JN |
6874 | #define DIP_PORT_SEL_MASK 0x3 |
6875 | ||
6876 | #define _HSW_AUD_EDID_DATA_A 0x65050 | |
6877 | #define _HSW_AUD_EDID_DATA_B 0x65150 | |
3904fb78 | 6878 | #define HSW_AUD_EDID_DATA(trans) _MMIO_TRANS(trans, _HSW_AUD_EDID_DATA_A, _HSW_AUD_EDID_DATA_B) |
c46f111f | 6879 | |
f0f59a00 VS |
6880 | #define HSW_AUD_PIPE_CONV_CFG _MMIO(0x6507c) |
6881 | #define HSW_AUD_PIN_ELD_CP_VLD _MMIO(0x650c0) | |
82910ac6 JN |
6882 | #define AUDIO_INACTIVE(trans) ((1 << 3) << ((trans) * 4)) |
6883 | #define AUDIO_OUTPUT_ENABLE(trans) ((1 << 2) << ((trans) * 4)) | |
6884 | #define AUDIO_CP_READY(trans) ((1 << 1) << ((trans) * 4)) | |
6885 | #define AUDIO_ELD_VALID(trans) ((1 << 0) << ((trans) * 4)) | |
9a78b6cc | 6886 | |
7d4fed88 JN |
6887 | #define _AUD_TCA_DP_2DOT0_CTRL 0x650bc |
6888 | #define _AUD_TCB_DP_2DOT0_CTRL 0x651bc | |
6889 | #define AUD_DP_2DOT0_CTRL(trans) _MMIO_TRANS(trans, _AUD_TCA_DP_2DOT0_CTRL, _AUD_TCB_DP_2DOT0_CTRL) | |
6890 | #define AUD_ENABLE_SDP_SPLIT REG_BIT(31) | |
6891 | ||
f0f59a00 | 6892 | #define HSW_AUD_CHICKENBIT _MMIO(0x65f10) |
632f3ab9 LH |
6893 | #define SKL_AUD_CODEC_WAKE_SIGNAL (1 << 15) |
6894 | ||
87c16945 | 6895 | #define AUD_FREQ_CNTRL _MMIO(0x65900) |
1580d3cd KV |
6896 | #define AUD_PIN_BUF_CTL _MMIO(0x48414) |
6897 | #define AUD_PIN_BUF_ENABLE REG_BIT(31) | |
87c16945 | 6898 | |
112a87c4 KV |
6899 | #define AUD_TS_CDCLK_M _MMIO(0x65ea0) |
6900 | #define AUD_TS_CDCLK_M_EN REG_BIT(31) | |
6901 | #define AUD_TS_CDCLK_N _MMIO(0x65ea4) | |
6902 | ||
48b8b04c US |
6903 | /* Display Audio Config Reg */ |
6904 | #define AUD_CONFIG_BE _MMIO(0x65ef0) | |
6905 | #define HBLANK_EARLY_ENABLE_ICL(pipe) (0x1 << (20 - (pipe))) | |
6906 | #define HBLANK_EARLY_ENABLE_TGL(pipe) (0x1 << (24 + (pipe))) | |
6907 | #define HBLANK_START_COUNT_MASK(pipe) (0x7 << (3 + ((pipe) * 6))) | |
6908 | #define HBLANK_START_COUNT(pipe, val) (((val) & 0x7) << (3 + ((pipe)) * 6)) | |
6909 | #define NUMBER_SAMPLES_PER_LINE_MASK(pipe) (0x3 << ((pipe) * 6)) | |
6910 | #define NUMBER_SAMPLES_PER_LINE(pipe, val) (((val) & 0x3) << ((pipe) * 6)) | |
6911 | ||
6912 | #define HBLANK_START_COUNT_8 0 | |
6913 | #define HBLANK_START_COUNT_16 1 | |
6914 | #define HBLANK_START_COUNT_32 2 | |
6915 | #define HBLANK_START_COUNT_64 3 | |
6916 | #define HBLANK_START_COUNT_96 4 | |
6917 | #define HBLANK_START_COUNT_128 5 | |
6918 | ||
9c3a16c8 | 6919 | /* |
75e39688 ID |
6920 | * HSW - ICL power wells |
6921 | * | |
6922 | * Platforms have up to 3 power well control register sets, each set | |
6923 | * controlling up to 16 power wells via a request/status HW flag tuple: | |
6924 | * - main (HSW_PWR_WELL_CTL[1-4]) | |
6925 | * - AUX (ICL_PWR_WELL_CTL_AUX[1-4]) | |
6926 | * - DDI (ICL_PWR_WELL_CTL_DDI[1-4]) | |
6927 | * Each control register set consists of up to 4 registers used by different | |
6928 | * sources that can request a power well to be enabled: | |
6929 | * - BIOS (HSW_PWR_WELL_CTL1/ICL_PWR_WELL_CTL_AUX1/ICL_PWR_WELL_CTL_DDI1) | |
6930 | * - DRIVER (HSW_PWR_WELL_CTL2/ICL_PWR_WELL_CTL_AUX2/ICL_PWR_WELL_CTL_DDI2) | |
6931 | * - KVMR (HSW_PWR_WELL_CTL3) (only in the main register set) | |
6932 | * - DEBUG (HSW_PWR_WELL_CTL4/ICL_PWR_WELL_CTL_AUX4/ICL_PWR_WELL_CTL_DDI4) | |
9c3a16c8 | 6933 | */ |
75e39688 ID |
6934 | #define HSW_PWR_WELL_CTL1 _MMIO(0x45400) |
6935 | #define HSW_PWR_WELL_CTL2 _MMIO(0x45404) | |
6936 | #define HSW_PWR_WELL_CTL3 _MMIO(0x45408) | |
6937 | #define HSW_PWR_WELL_CTL4 _MMIO(0x4540C) | |
6938 | #define HSW_PWR_WELL_CTL_REQ(pw_idx) (0x2 << ((pw_idx) * 2)) | |
6939 | #define HSW_PWR_WELL_CTL_STATE(pw_idx) (0x1 << ((pw_idx) * 2)) | |
6940 | ||
6941 | /* HSW/BDW power well */ | |
6942 | #define HSW_PW_CTL_IDX_GLOBAL 15 | |
6943 | ||
a4d082fc | 6944 | /* SKL/BXT/GLK power wells */ |
75e39688 ID |
6945 | #define SKL_PW_CTL_IDX_PW_2 15 |
6946 | #define SKL_PW_CTL_IDX_PW_1 14 | |
75e39688 ID |
6947 | #define GLK_PW_CTL_IDX_AUX_C 10 |
6948 | #define GLK_PW_CTL_IDX_AUX_B 9 | |
6949 | #define GLK_PW_CTL_IDX_AUX_A 8 | |
75e39688 ID |
6950 | #define SKL_PW_CTL_IDX_DDI_D 4 |
6951 | #define SKL_PW_CTL_IDX_DDI_C 3 | |
6952 | #define SKL_PW_CTL_IDX_DDI_B 2 | |
6953 | #define SKL_PW_CTL_IDX_DDI_A_E 1 | |
6954 | #define GLK_PW_CTL_IDX_DDI_A 1 | |
6955 | #define SKL_PW_CTL_IDX_MISC_IO 0 | |
6956 | ||
656409bb | 6957 | /* ICL/TGL - power wells */ |
1db27a72 | 6958 | #define TGL_PW_CTL_IDX_PW_5 4 |
75e39688 ID |
6959 | #define ICL_PW_CTL_IDX_PW_4 3 |
6960 | #define ICL_PW_CTL_IDX_PW_3 2 | |
6961 | #define ICL_PW_CTL_IDX_PW_2 1 | |
6962 | #define ICL_PW_CTL_IDX_PW_1 0 | |
6963 | ||
a6922f4a MR |
6964 | /* XE_LPD - power wells */ |
6965 | #define XELPD_PW_CTL_IDX_PW_D 8 | |
6966 | #define XELPD_PW_CTL_IDX_PW_C 7 | |
6967 | #define XELPD_PW_CTL_IDX_PW_B 6 | |
6968 | #define XELPD_PW_CTL_IDX_PW_A 5 | |
6969 | ||
75e39688 ID |
6970 | #define ICL_PWR_WELL_CTL_AUX1 _MMIO(0x45440) |
6971 | #define ICL_PWR_WELL_CTL_AUX2 _MMIO(0x45444) | |
6972 | #define ICL_PWR_WELL_CTL_AUX4 _MMIO(0x4544C) | |
656409bb ID |
6973 | #define TGL_PW_CTL_IDX_AUX_TBT6 14 |
6974 | #define TGL_PW_CTL_IDX_AUX_TBT5 13 | |
6975 | #define TGL_PW_CTL_IDX_AUX_TBT4 12 | |
75e39688 | 6976 | #define ICL_PW_CTL_IDX_AUX_TBT4 11 |
656409bb | 6977 | #define TGL_PW_CTL_IDX_AUX_TBT3 11 |
75e39688 | 6978 | #define ICL_PW_CTL_IDX_AUX_TBT3 10 |
656409bb | 6979 | #define TGL_PW_CTL_IDX_AUX_TBT2 10 |
75e39688 | 6980 | #define ICL_PW_CTL_IDX_AUX_TBT2 9 |
656409bb | 6981 | #define TGL_PW_CTL_IDX_AUX_TBT1 9 |
75e39688 | 6982 | #define ICL_PW_CTL_IDX_AUX_TBT1 8 |
656409bb | 6983 | #define TGL_PW_CTL_IDX_AUX_TC6 8 |
a6922f4a | 6984 | #define XELPD_PW_CTL_IDX_AUX_E 8 |
656409bb | 6985 | #define TGL_PW_CTL_IDX_AUX_TC5 7 |
a6922f4a | 6986 | #define XELPD_PW_CTL_IDX_AUX_D 7 |
656409bb | 6987 | #define TGL_PW_CTL_IDX_AUX_TC4 6 |
75e39688 | 6988 | #define ICL_PW_CTL_IDX_AUX_F 5 |
656409bb | 6989 | #define TGL_PW_CTL_IDX_AUX_TC3 5 |
75e39688 | 6990 | #define ICL_PW_CTL_IDX_AUX_E 4 |
656409bb | 6991 | #define TGL_PW_CTL_IDX_AUX_TC2 4 |
75e39688 | 6992 | #define ICL_PW_CTL_IDX_AUX_D 3 |
656409bb | 6993 | #define TGL_PW_CTL_IDX_AUX_TC1 3 |
75e39688 ID |
6994 | #define ICL_PW_CTL_IDX_AUX_C 2 |
6995 | #define ICL_PW_CTL_IDX_AUX_B 1 | |
6996 | #define ICL_PW_CTL_IDX_AUX_A 0 | |
6997 | ||
6998 | #define ICL_PWR_WELL_CTL_DDI1 _MMIO(0x45450) | |
6999 | #define ICL_PWR_WELL_CTL_DDI2 _MMIO(0x45454) | |
7000 | #define ICL_PWR_WELL_CTL_DDI4 _MMIO(0x4545C) | |
a6922f4a | 7001 | #define XELPD_PW_CTL_IDX_DDI_E 8 |
656409bb | 7002 | #define TGL_PW_CTL_IDX_DDI_TC6 8 |
a6922f4a | 7003 | #define XELPD_PW_CTL_IDX_DDI_D 7 |
656409bb ID |
7004 | #define TGL_PW_CTL_IDX_DDI_TC5 7 |
7005 | #define TGL_PW_CTL_IDX_DDI_TC4 6 | |
75e39688 | 7006 | #define ICL_PW_CTL_IDX_DDI_F 5 |
656409bb | 7007 | #define TGL_PW_CTL_IDX_DDI_TC3 5 |
75e39688 | 7008 | #define ICL_PW_CTL_IDX_DDI_E 4 |
656409bb | 7009 | #define TGL_PW_CTL_IDX_DDI_TC2 4 |
75e39688 | 7010 | #define ICL_PW_CTL_IDX_DDI_D 3 |
656409bb | 7011 | #define TGL_PW_CTL_IDX_DDI_TC1 3 |
75e39688 ID |
7012 | #define ICL_PW_CTL_IDX_DDI_C 2 |
7013 | #define ICL_PW_CTL_IDX_DDI_B 1 | |
7014 | #define ICL_PW_CTL_IDX_DDI_A 0 | |
7015 | ||
7016 | /* HSW - power well misc debug registers */ | |
f0f59a00 | 7017 | #define HSW_PWR_WELL_CTL5 _MMIO(0x45410) |
5ee8ee86 PZ |
7018 | #define HSW_PWR_WELL_ENABLE_SINGLE_STEP (1 << 31) |
7019 | #define HSW_PWR_WELL_PWR_GATE_OVERRIDE (1 << 20) | |
7020 | #define HSW_PWR_WELL_FORCE_ON (1 << 19) | |
f0f59a00 | 7021 | #define HSW_PWR_WELL_CTL6 _MMIO(0x45414) |
9eb3a752 | 7022 | |
94dd5138 | 7023 | /* SKL Fuse Status */ |
b2891eb2 ID |
7024 | enum skl_power_gate { |
7025 | SKL_PG0, | |
7026 | SKL_PG1, | |
7027 | SKL_PG2, | |
1a260e11 ID |
7028 | ICL_PG3, |
7029 | ICL_PG4, | |
b2891eb2 ID |
7030 | }; |
7031 | ||
f0f59a00 | 7032 | #define SKL_FUSE_STATUS _MMIO(0x42000) |
5ee8ee86 | 7033 | #define SKL_FUSE_DOWNLOAD_STATUS (1 << 31) |
75e39688 ID |
7034 | /* |
7035 | * PG0 is HW controlled, so doesn't have a corresponding power well control knob | |
7036 | * SKL_DISP_PW1_IDX..SKL_DISP_PW2_IDX -> PG1..PG2 | |
7037 | */ | |
7038 | #define SKL_PW_CTL_IDX_TO_PG(pw_idx) \ | |
7039 | ((pw_idx) - SKL_PW_CTL_IDX_PW_1 + SKL_PG1) | |
7040 | /* | |
7041 | * PG0 is HW controlled, so doesn't have a corresponding power well control knob | |
7042 | * ICL_DISP_PW1_IDX..ICL_DISP_PW4_IDX -> PG1..PG4 | |
7043 | */ | |
7044 | #define ICL_PW_CTL_IDX_TO_PG(pw_idx) \ | |
7045 | ((pw_idx) - ICL_PW_CTL_IDX_PW_1 + SKL_PG1) | |
b2891eb2 | 7046 | #define SKL_FUSE_PG_DIST_STATUS(pg) (1 << (27 - (pg))) |
94dd5138 | 7047 | |
ffd7e32d LDM |
7048 | #define _ICL_AUX_REG_IDX(pw_idx) ((pw_idx) - ICL_PW_CTL_IDX_AUX_A) |
7049 | #define _ICL_AUX_ANAOVRD1_A 0x162398 | |
7050 | #define _ICL_AUX_ANAOVRD1_B 0x6C398 | |
7051 | #define ICL_AUX_ANAOVRD1(pw_idx) _MMIO(_PICK(_ICL_AUX_REG_IDX(pw_idx), \ | |
7052 | _ICL_AUX_ANAOVRD1_A, \ | |
ab340258 | 7053 | _ICL_AUX_ANAOVRD1_B)) |
ffd7e32d LDM |
7054 | #define ICL_AUX_ANAOVRD1_LDO_BYPASS (1 << 7) |
7055 | #define ICL_AUX_ANAOVRD1_ENABLE (1 << 0) | |
7056 | ||
ee5e5e7a | 7057 | /* HDCP Key Registers */ |
2834d9df | 7058 | #define HDCP_KEY_CONF _MMIO(0x66c00) |
ee5e5e7a SP |
7059 | #define HDCP_AKSV_SEND_TRIGGER BIT(31) |
7060 | #define HDCP_CLEAR_KEYS_TRIGGER BIT(30) | |
fdddd08c | 7061 | #define HDCP_KEY_LOAD_TRIGGER BIT(8) |
2834d9df R |
7062 | #define HDCP_KEY_STATUS _MMIO(0x66c04) |
7063 | #define HDCP_FUSE_IN_PROGRESS BIT(7) | |
ee5e5e7a | 7064 | #define HDCP_FUSE_ERROR BIT(6) |
2834d9df R |
7065 | #define HDCP_FUSE_DONE BIT(5) |
7066 | #define HDCP_KEY_LOAD_STATUS BIT(1) | |
ee5e5e7a | 7067 | #define HDCP_KEY_LOAD_DONE BIT(0) |
2834d9df R |
7068 | #define HDCP_AKSV_LO _MMIO(0x66c10) |
7069 | #define HDCP_AKSV_HI _MMIO(0x66c14) | |
ee5e5e7a SP |
7070 | |
7071 | /* HDCP Repeater Registers */ | |
2834d9df | 7072 | #define HDCP_REP_CTL _MMIO(0x66d00) |
69205931 R |
7073 | #define HDCP_TRANSA_REP_PRESENT BIT(31) |
7074 | #define HDCP_TRANSB_REP_PRESENT BIT(30) | |
7075 | #define HDCP_TRANSC_REP_PRESENT BIT(29) | |
7076 | #define HDCP_TRANSD_REP_PRESENT BIT(28) | |
2834d9df R |
7077 | #define HDCP_DDIB_REP_PRESENT BIT(30) |
7078 | #define HDCP_DDIA_REP_PRESENT BIT(29) | |
7079 | #define HDCP_DDIC_REP_PRESENT BIT(28) | |
7080 | #define HDCP_DDID_REP_PRESENT BIT(27) | |
7081 | #define HDCP_DDIF_REP_PRESENT BIT(26) | |
7082 | #define HDCP_DDIE_REP_PRESENT BIT(25) | |
69205931 R |
7083 | #define HDCP_TRANSA_SHA1_M0 (1 << 20) |
7084 | #define HDCP_TRANSB_SHA1_M0 (2 << 20) | |
7085 | #define HDCP_TRANSC_SHA1_M0 (3 << 20) | |
7086 | #define HDCP_TRANSD_SHA1_M0 (4 << 20) | |
ee5e5e7a SP |
7087 | #define HDCP_DDIB_SHA1_M0 (1 << 20) |
7088 | #define HDCP_DDIA_SHA1_M0 (2 << 20) | |
7089 | #define HDCP_DDIC_SHA1_M0 (3 << 20) | |
7090 | #define HDCP_DDID_SHA1_M0 (4 << 20) | |
7091 | #define HDCP_DDIF_SHA1_M0 (5 << 20) | |
7092 | #define HDCP_DDIE_SHA1_M0 (6 << 20) /* Bspec says 5? */ | |
2834d9df | 7093 | #define HDCP_SHA1_BUSY BIT(16) |
ee5e5e7a SP |
7094 | #define HDCP_SHA1_READY BIT(17) |
7095 | #define HDCP_SHA1_COMPLETE BIT(18) | |
7096 | #define HDCP_SHA1_V_MATCH BIT(19) | |
7097 | #define HDCP_SHA1_TEXT_32 (1 << 1) | |
7098 | #define HDCP_SHA1_COMPLETE_HASH (2 << 1) | |
7099 | #define HDCP_SHA1_TEXT_24 (4 << 1) | |
7100 | #define HDCP_SHA1_TEXT_16 (5 << 1) | |
7101 | #define HDCP_SHA1_TEXT_8 (6 << 1) | |
7102 | #define HDCP_SHA1_TEXT_0 (7 << 1) | |
7103 | #define HDCP_SHA_V_PRIME_H0 _MMIO(0x66d04) | |
7104 | #define HDCP_SHA_V_PRIME_H1 _MMIO(0x66d08) | |
7105 | #define HDCP_SHA_V_PRIME_H2 _MMIO(0x66d0C) | |
7106 | #define HDCP_SHA_V_PRIME_H3 _MMIO(0x66d10) | |
7107 | #define HDCP_SHA_V_PRIME_H4 _MMIO(0x66d14) | |
9e8789ec | 7108 | #define HDCP_SHA_V_PRIME(h) _MMIO((0x66d04 + (h) * 4)) |
2834d9df | 7109 | #define HDCP_SHA_TEXT _MMIO(0x66d18) |
ee5e5e7a SP |
7110 | |
7111 | /* HDCP Auth Registers */ | |
7112 | #define _PORTA_HDCP_AUTHENC 0x66800 | |
7113 | #define _PORTB_HDCP_AUTHENC 0x66500 | |
7114 | #define _PORTC_HDCP_AUTHENC 0x66600 | |
7115 | #define _PORTD_HDCP_AUTHENC 0x66700 | |
7116 | #define _PORTE_HDCP_AUTHENC 0x66A00 | |
7117 | #define _PORTF_HDCP_AUTHENC 0x66900 | |
7118 | #define _PORT_HDCP_AUTHENC(port, x) _MMIO(_PICK(port, \ | |
7119 | _PORTA_HDCP_AUTHENC, \ | |
7120 | _PORTB_HDCP_AUTHENC, \ | |
7121 | _PORTC_HDCP_AUTHENC, \ | |
7122 | _PORTD_HDCP_AUTHENC, \ | |
7123 | _PORTE_HDCP_AUTHENC, \ | |
9e8789ec | 7124 | _PORTF_HDCP_AUTHENC) + (x)) |
2834d9df | 7125 | #define PORT_HDCP_CONF(port) _PORT_HDCP_AUTHENC(port, 0x0) |
69205931 R |
7126 | #define _TRANSA_HDCP_CONF 0x66400 |
7127 | #define _TRANSB_HDCP_CONF 0x66500 | |
7128 | #define TRANS_HDCP_CONF(trans) _MMIO_TRANS(trans, _TRANSA_HDCP_CONF, \ | |
7129 | _TRANSB_HDCP_CONF) | |
7130 | #define HDCP_CONF(dev_priv, trans, port) \ | |
161058fb | 7131 | (GRAPHICS_VER(dev_priv) >= 12 ? \ |
69205931 R |
7132 | TRANS_HDCP_CONF(trans) : \ |
7133 | PORT_HDCP_CONF(port)) | |
7134 | ||
2834d9df R |
7135 | #define HDCP_CONF_CAPTURE_AN BIT(0) |
7136 | #define HDCP_CONF_AUTH_AND_ENC (BIT(1) | BIT(0)) | |
7137 | #define PORT_HDCP_ANINIT(port) _PORT_HDCP_AUTHENC(port, 0x4) | |
69205931 R |
7138 | #define _TRANSA_HDCP_ANINIT 0x66404 |
7139 | #define _TRANSB_HDCP_ANINIT 0x66504 | |
7140 | #define TRANS_HDCP_ANINIT(trans) _MMIO_TRANS(trans, \ | |
7141 | _TRANSA_HDCP_ANINIT, \ | |
7142 | _TRANSB_HDCP_ANINIT) | |
7143 | #define HDCP_ANINIT(dev_priv, trans, port) \ | |
161058fb | 7144 | (GRAPHICS_VER(dev_priv) >= 12 ? \ |
69205931 R |
7145 | TRANS_HDCP_ANINIT(trans) : \ |
7146 | PORT_HDCP_ANINIT(port)) | |
7147 | ||
2834d9df | 7148 | #define PORT_HDCP_ANLO(port) _PORT_HDCP_AUTHENC(port, 0x8) |
69205931 R |
7149 | #define _TRANSA_HDCP_ANLO 0x66408 |
7150 | #define _TRANSB_HDCP_ANLO 0x66508 | |
7151 | #define TRANS_HDCP_ANLO(trans) _MMIO_TRANS(trans, _TRANSA_HDCP_ANLO, \ | |
7152 | _TRANSB_HDCP_ANLO) | |
7153 | #define HDCP_ANLO(dev_priv, trans, port) \ | |
161058fb | 7154 | (GRAPHICS_VER(dev_priv) >= 12 ? \ |
69205931 R |
7155 | TRANS_HDCP_ANLO(trans) : \ |
7156 | PORT_HDCP_ANLO(port)) | |
7157 | ||
2834d9df | 7158 | #define PORT_HDCP_ANHI(port) _PORT_HDCP_AUTHENC(port, 0xC) |
69205931 R |
7159 | #define _TRANSA_HDCP_ANHI 0x6640C |
7160 | #define _TRANSB_HDCP_ANHI 0x6650C | |
7161 | #define TRANS_HDCP_ANHI(trans) _MMIO_TRANS(trans, _TRANSA_HDCP_ANHI, \ | |
7162 | _TRANSB_HDCP_ANHI) | |
7163 | #define HDCP_ANHI(dev_priv, trans, port) \ | |
161058fb | 7164 | (GRAPHICS_VER(dev_priv) >= 12 ? \ |
69205931 R |
7165 | TRANS_HDCP_ANHI(trans) : \ |
7166 | PORT_HDCP_ANHI(port)) | |
7167 | ||
2834d9df | 7168 | #define PORT_HDCP_BKSVLO(port) _PORT_HDCP_AUTHENC(port, 0x10) |
69205931 R |
7169 | #define _TRANSA_HDCP_BKSVLO 0x66410 |
7170 | #define _TRANSB_HDCP_BKSVLO 0x66510 | |
7171 | #define TRANS_HDCP_BKSVLO(trans) _MMIO_TRANS(trans, \ | |
7172 | _TRANSA_HDCP_BKSVLO, \ | |
7173 | _TRANSB_HDCP_BKSVLO) | |
7174 | #define HDCP_BKSVLO(dev_priv, trans, port) \ | |
161058fb | 7175 | (GRAPHICS_VER(dev_priv) >= 12 ? \ |
69205931 R |
7176 | TRANS_HDCP_BKSVLO(trans) : \ |
7177 | PORT_HDCP_BKSVLO(port)) | |
7178 | ||
2834d9df | 7179 | #define PORT_HDCP_BKSVHI(port) _PORT_HDCP_AUTHENC(port, 0x14) |
69205931 R |
7180 | #define _TRANSA_HDCP_BKSVHI 0x66414 |
7181 | #define _TRANSB_HDCP_BKSVHI 0x66514 | |
7182 | #define TRANS_HDCP_BKSVHI(trans) _MMIO_TRANS(trans, \ | |
7183 | _TRANSA_HDCP_BKSVHI, \ | |
7184 | _TRANSB_HDCP_BKSVHI) | |
7185 | #define HDCP_BKSVHI(dev_priv, trans, port) \ | |
161058fb | 7186 | (GRAPHICS_VER(dev_priv) >= 12 ? \ |
69205931 R |
7187 | TRANS_HDCP_BKSVHI(trans) : \ |
7188 | PORT_HDCP_BKSVHI(port)) | |
7189 | ||
2834d9df | 7190 | #define PORT_HDCP_RPRIME(port) _PORT_HDCP_AUTHENC(port, 0x18) |
69205931 R |
7191 | #define _TRANSA_HDCP_RPRIME 0x66418 |
7192 | #define _TRANSB_HDCP_RPRIME 0x66518 | |
7193 | #define TRANS_HDCP_RPRIME(trans) _MMIO_TRANS(trans, \ | |
7194 | _TRANSA_HDCP_RPRIME, \ | |
7195 | _TRANSB_HDCP_RPRIME) | |
7196 | #define HDCP_RPRIME(dev_priv, trans, port) \ | |
161058fb | 7197 | (GRAPHICS_VER(dev_priv) >= 12 ? \ |
69205931 R |
7198 | TRANS_HDCP_RPRIME(trans) : \ |
7199 | PORT_HDCP_RPRIME(port)) | |
7200 | ||
2834d9df | 7201 | #define PORT_HDCP_STATUS(port) _PORT_HDCP_AUTHENC(port, 0x1C) |
69205931 R |
7202 | #define _TRANSA_HDCP_STATUS 0x6641C |
7203 | #define _TRANSB_HDCP_STATUS 0x6651C | |
7204 | #define TRANS_HDCP_STATUS(trans) _MMIO_TRANS(trans, \ | |
7205 | _TRANSA_HDCP_STATUS, \ | |
7206 | _TRANSB_HDCP_STATUS) | |
7207 | #define HDCP_STATUS(dev_priv, trans, port) \ | |
161058fb | 7208 | (GRAPHICS_VER(dev_priv) >= 12 ? \ |
69205931 R |
7209 | TRANS_HDCP_STATUS(trans) : \ |
7210 | PORT_HDCP_STATUS(port)) | |
7211 | ||
ee5e5e7a SP |
7212 | #define HDCP_STATUS_STREAM_A_ENC BIT(31) |
7213 | #define HDCP_STATUS_STREAM_B_ENC BIT(30) | |
7214 | #define HDCP_STATUS_STREAM_C_ENC BIT(29) | |
7215 | #define HDCP_STATUS_STREAM_D_ENC BIT(28) | |
7216 | #define HDCP_STATUS_AUTH BIT(21) | |
7217 | #define HDCP_STATUS_ENC BIT(20) | |
2834d9df R |
7218 | #define HDCP_STATUS_RI_MATCH BIT(19) |
7219 | #define HDCP_STATUS_R0_READY BIT(18) | |
7220 | #define HDCP_STATUS_AN_READY BIT(17) | |
ee5e5e7a | 7221 | #define HDCP_STATUS_CIPHER BIT(16) |
9e8789ec | 7222 | #define HDCP_STATUS_FRAME_CNT(x) (((x) >> 8) & 0xff) |
ee5e5e7a | 7223 | |
3ab0a6ed R |
7224 | /* HDCP2.2 Registers */ |
7225 | #define _PORTA_HDCP2_BASE 0x66800 | |
7226 | #define _PORTB_HDCP2_BASE 0x66500 | |
7227 | #define _PORTC_HDCP2_BASE 0x66600 | |
7228 | #define _PORTD_HDCP2_BASE 0x66700 | |
7229 | #define _PORTE_HDCP2_BASE 0x66A00 | |
7230 | #define _PORTF_HDCP2_BASE 0x66900 | |
7231 | #define _PORT_HDCP2_BASE(port, x) _MMIO(_PICK((port), \ | |
7232 | _PORTA_HDCP2_BASE, \ | |
7233 | _PORTB_HDCP2_BASE, \ | |
7234 | _PORTC_HDCP2_BASE, \ | |
7235 | _PORTD_HDCP2_BASE, \ | |
7236 | _PORTE_HDCP2_BASE, \ | |
7237 | _PORTF_HDCP2_BASE) + (x)) | |
d631b984 | 7238 | |
69205931 R |
7239 | #define PORT_HDCP2_AUTH(port) _PORT_HDCP2_BASE(port, 0x98) |
7240 | #define _TRANSA_HDCP2_AUTH 0x66498 | |
7241 | #define _TRANSB_HDCP2_AUTH 0x66598 | |
7242 | #define TRANS_HDCP2_AUTH(trans) _MMIO_TRANS(trans, _TRANSA_HDCP2_AUTH, \ | |
7243 | _TRANSB_HDCP2_AUTH) | |
3ab0a6ed R |
7244 | #define AUTH_LINK_AUTHENTICATED BIT(31) |
7245 | #define AUTH_LINK_TYPE BIT(30) | |
7246 | #define AUTH_FORCE_CLR_INPUTCTR BIT(19) | |
7247 | #define AUTH_CLR_KEYS BIT(18) | |
69205931 | 7248 | #define HDCP2_AUTH(dev_priv, trans, port) \ |
161058fb | 7249 | (GRAPHICS_VER(dev_priv) >= 12 ? \ |
69205931 R |
7250 | TRANS_HDCP2_AUTH(trans) : \ |
7251 | PORT_HDCP2_AUTH(port)) | |
7252 | ||
7253 | #define PORT_HDCP2_CTL(port) _PORT_HDCP2_BASE(port, 0xB0) | |
7254 | #define _TRANSA_HDCP2_CTL 0x664B0 | |
7255 | #define _TRANSB_HDCP2_CTL 0x665B0 | |
7256 | #define TRANS_HDCP2_CTL(trans) _MMIO_TRANS(trans, _TRANSA_HDCP2_CTL, \ | |
7257 | _TRANSB_HDCP2_CTL) | |
3ab0a6ed | 7258 | #define CTL_LINK_ENCRYPTION_REQ BIT(31) |
69205931 | 7259 | #define HDCP2_CTL(dev_priv, trans, port) \ |
161058fb | 7260 | (GRAPHICS_VER(dev_priv) >= 12 ? \ |
69205931 R |
7261 | TRANS_HDCP2_CTL(trans) : \ |
7262 | PORT_HDCP2_CTL(port)) | |
7263 | ||
7264 | #define PORT_HDCP2_STATUS(port) _PORT_HDCP2_BASE(port, 0xB4) | |
7265 | #define _TRANSA_HDCP2_STATUS 0x664B4 | |
7266 | #define _TRANSB_HDCP2_STATUS 0x665B4 | |
7267 | #define TRANS_HDCP2_STATUS(trans) _MMIO_TRANS(trans, \ | |
7268 | _TRANSA_HDCP2_STATUS, \ | |
7269 | _TRANSB_HDCP2_STATUS) | |
3ab0a6ed R |
7270 | #define LINK_TYPE_STATUS BIT(22) |
7271 | #define LINK_AUTH_STATUS BIT(21) | |
7272 | #define LINK_ENCRYPTION_STATUS BIT(20) | |
69205931 | 7273 | #define HDCP2_STATUS(dev_priv, trans, port) \ |
161058fb | 7274 | (GRAPHICS_VER(dev_priv) >= 12 ? \ |
69205931 R |
7275 | TRANS_HDCP2_STATUS(trans) : \ |
7276 | PORT_HDCP2_STATUS(port)) | |
3ab0a6ed | 7277 | |
d631b984 AG |
7278 | #define _PIPEA_HDCP2_STREAM_STATUS 0x668C0 |
7279 | #define _PIPEB_HDCP2_STREAM_STATUS 0x665C0 | |
7280 | #define _PIPEC_HDCP2_STREAM_STATUS 0x666C0 | |
7281 | #define _PIPED_HDCP2_STREAM_STATUS 0x667C0 | |
7282 | #define PIPE_HDCP2_STREAM_STATUS(pipe) _MMIO(_PICK((pipe), \ | |
7283 | _PIPEA_HDCP2_STREAM_STATUS, \ | |
7284 | _PIPEB_HDCP2_STREAM_STATUS, \ | |
7285 | _PIPEC_HDCP2_STREAM_STATUS, \ | |
7286 | _PIPED_HDCP2_STREAM_STATUS)) | |
7287 | ||
7288 | #define _TRANSA_HDCP2_STREAM_STATUS 0x664C0 | |
7289 | #define _TRANSB_HDCP2_STREAM_STATUS 0x665C0 | |
7290 | #define TRANS_HDCP2_STREAM_STATUS(trans) _MMIO_TRANS(trans, \ | |
7291 | _TRANSA_HDCP2_STREAM_STATUS, \ | |
7292 | _TRANSB_HDCP2_STREAM_STATUS) | |
7293 | #define STREAM_ENCRYPTION_STATUS BIT(31) | |
7294 | #define STREAM_TYPE_STATUS BIT(30) | |
7295 | #define HDCP2_STREAM_STATUS(dev_priv, trans, port) \ | |
161058fb | 7296 | (GRAPHICS_VER(dev_priv) >= 12 ? \ |
d631b984 AG |
7297 | TRANS_HDCP2_STREAM_STATUS(trans) : \ |
7298 | PIPE_HDCP2_STREAM_STATUS(pipe)) | |
7299 | ||
7300 | #define _PORTA_HDCP2_AUTH_STREAM 0x66F00 | |
7301 | #define _PORTB_HDCP2_AUTH_STREAM 0x66F04 | |
7302 | #define PORT_HDCP2_AUTH_STREAM(port) _MMIO_PORT(port, \ | |
7303 | _PORTA_HDCP2_AUTH_STREAM, \ | |
7304 | _PORTB_HDCP2_AUTH_STREAM) | |
7305 | #define _TRANSA_HDCP2_AUTH_STREAM 0x66F00 | |
7306 | #define _TRANSB_HDCP2_AUTH_STREAM 0x66F04 | |
7307 | #define TRANS_HDCP2_AUTH_STREAM(trans) _MMIO_TRANS(trans, \ | |
7308 | _TRANSA_HDCP2_AUTH_STREAM, \ | |
7309 | _TRANSB_HDCP2_AUTH_STREAM) | |
7310 | #define AUTH_STREAM_TYPE BIT(31) | |
7311 | #define HDCP2_AUTH_STREAM(dev_priv, trans, port) \ | |
161058fb | 7312 | (GRAPHICS_VER(dev_priv) >= 12 ? \ |
d631b984 AG |
7313 | TRANS_HDCP2_AUTH_STREAM(trans) : \ |
7314 | PORT_HDCP2_AUTH_STREAM(port)) | |
7315 | ||
e7e104c3 | 7316 | /* Per-pipe DDI Function Control */ |
086f8e84 VS |
7317 | #define _TRANS_DDI_FUNC_CTL_A 0x60400 |
7318 | #define _TRANS_DDI_FUNC_CTL_B 0x61400 | |
7319 | #define _TRANS_DDI_FUNC_CTL_C 0x62400 | |
f1f1d4fa | 7320 | #define _TRANS_DDI_FUNC_CTL_D 0x63400 |
086f8e84 | 7321 | #define _TRANS_DDI_FUNC_CTL_EDP 0x6F400 |
49edbd49 MC |
7322 | #define _TRANS_DDI_FUNC_CTL_DSI0 0x6b400 |
7323 | #define _TRANS_DDI_FUNC_CTL_DSI1 0x6bc00 | |
f0f59a00 | 7324 | #define TRANS_DDI_FUNC_CTL(tran) _MMIO_TRANS2(tran, _TRANS_DDI_FUNC_CTL_A) |
a57c774a | 7325 | |
5ee8ee86 | 7326 | #define TRANS_DDI_FUNC_ENABLE (1 << 31) |
e7e104c3 | 7327 | /* Those bits are ignored by pipe EDP since it can only connect to DDI A */ |
26804afd | 7328 | #define TRANS_DDI_PORT_SHIFT 28 |
df16b636 MK |
7329 | #define TGL_TRANS_DDI_PORT_SHIFT 27 |
7330 | #define TRANS_DDI_PORT_MASK (7 << TRANS_DDI_PORT_SHIFT) | |
7331 | #define TGL_TRANS_DDI_PORT_MASK (0xf << TGL_TRANS_DDI_PORT_SHIFT) | |
7332 | #define TRANS_DDI_SELECT_PORT(x) ((x) << TRANS_DDI_PORT_SHIFT) | |
7333 | #define TGL_TRANS_DDI_SELECT_PORT(x) (((x) + 1) << TGL_TRANS_DDI_PORT_SHIFT) | |
5ee8ee86 PZ |
7334 | #define TRANS_DDI_MODE_SELECT_MASK (7 << 24) |
7335 | #define TRANS_DDI_MODE_SELECT_HDMI (0 << 24) | |
7336 | #define TRANS_DDI_MODE_SELECT_DVI (1 << 24) | |
7337 | #define TRANS_DDI_MODE_SELECT_DP_SST (2 << 24) | |
7338 | #define TRANS_DDI_MODE_SELECT_DP_MST (3 << 24) | |
7bb97db8 | 7339 | #define TRANS_DDI_MODE_SELECT_FDI_OR_128B132B (4 << 24) |
5ee8ee86 PZ |
7340 | #define TRANS_DDI_BPC_MASK (7 << 20) |
7341 | #define TRANS_DDI_BPC_8 (0 << 20) | |
7342 | #define TRANS_DDI_BPC_10 (1 << 20) | |
7343 | #define TRANS_DDI_BPC_6 (2 << 20) | |
7344 | #define TRANS_DDI_BPC_12 (3 << 20) | |
a4d082fc | 7345 | #define TRANS_DDI_PORT_SYNC_MASTER_SELECT_MASK REG_GENMASK(19, 18) |
dc5b8ed5 | 7346 | #define TRANS_DDI_PORT_SYNC_MASTER_SELECT(x) REG_FIELD_PREP(TRANS_DDI_PORT_SYNC_MASTER_SELECT_MASK, (x)) |
5ee8ee86 PZ |
7347 | #define TRANS_DDI_PVSYNC (1 << 17) |
7348 | #define TRANS_DDI_PHSYNC (1 << 16) | |
a4d082fc | 7349 | #define TRANS_DDI_PORT_SYNC_ENABLE REG_BIT(15) |
5ee8ee86 PZ |
7350 | #define TRANS_DDI_EDP_INPUT_MASK (7 << 12) |
7351 | #define TRANS_DDI_EDP_INPUT_A_ON (0 << 12) | |
7352 | #define TRANS_DDI_EDP_INPUT_A_ONOFF (4 << 12) | |
7353 | #define TRANS_DDI_EDP_INPUT_B_ONOFF (5 << 12) | |
7354 | #define TRANS_DDI_EDP_INPUT_C_ONOFF (6 << 12) | |
4d89adc7 | 7355 | #define TRANS_DDI_EDP_INPUT_D_ONOFF (7 << 12) |
bb747fa5 | 7356 | #define TRANS_DDI_MST_TRANSPORT_SELECT_MASK REG_GENMASK(11, 10) |
b3545e08 LDM |
7357 | #define TRANS_DDI_MST_TRANSPORT_SELECT(trans) \ |
7358 | REG_FIELD_PREP(TRANS_DDI_MST_TRANSPORT_SELECT_MASK, trans) | |
5ee8ee86 PZ |
7359 | #define TRANS_DDI_HDCP_SIGNALLING (1 << 9) |
7360 | #define TRANS_DDI_DP_VC_PAYLOAD_ALLOC (1 << 8) | |
7361 | #define TRANS_DDI_HDMI_SCRAMBLER_CTS_ENABLE (1 << 7) | |
7362 | #define TRANS_DDI_HDMI_SCRAMBLER_RESET_FREQ (1 << 6) | |
1a67a168 | 7363 | #define TRANS_DDI_HDCP_SELECT REG_BIT(5) |
5ee8ee86 PZ |
7364 | #define TRANS_DDI_BFI_ENABLE (1 << 4) |
7365 | #define TRANS_DDI_HIGH_TMDS_CHAR_RATE (1 << 4) | |
7366 | #define TRANS_DDI_HDMI_SCRAMBLING (1 << 0) | |
15953637 SS |
7367 | #define TRANS_DDI_HDMI_SCRAMBLING_MASK (TRANS_DDI_HDMI_SCRAMBLER_CTS_ENABLE \ |
7368 | | TRANS_DDI_HDMI_SCRAMBLER_RESET_FREQ \ | |
7369 | | TRANS_DDI_HDMI_SCRAMBLING) | |
e7e104c3 | 7370 | |
49edbd49 MC |
7371 | #define _TRANS_DDI_FUNC_CTL2_A 0x60404 |
7372 | #define _TRANS_DDI_FUNC_CTL2_B 0x61404 | |
7373 | #define _TRANS_DDI_FUNC_CTL2_C 0x62404 | |
7374 | #define _TRANS_DDI_FUNC_CTL2_EDP 0x6f404 | |
7375 | #define _TRANS_DDI_FUNC_CTL2_DSI0 0x6b404 | |
7376 | #define _TRANS_DDI_FUNC_CTL2_DSI1 0x6bc04 | |
d4d7d9ca VS |
7377 | #define TRANS_DDI_FUNC_CTL2(tran) _MMIO_TRANS2(tran, _TRANS_DDI_FUNC_CTL2_A) |
7378 | #define PORT_SYNC_MODE_ENABLE REG_BIT(4) | |
7379 | #define PORT_SYNC_MODE_MASTER_SELECT_MASK REG_GENMASK(2, 0) | |
7380 | #define PORT_SYNC_MODE_MASTER_SELECT(x) REG_FIELD_PREP(PORT_SYNC_MODE_MASTER_SELECT_MASK, (x)) | |
49edbd49 | 7381 | |
573d7ce4 ID |
7382 | #define TRANS_CMTG_CHICKEN _MMIO(0x6fa90) |
7383 | #define DISABLE_DPT_CLK_GATING REG_BIT(1) | |
7384 | ||
0e87f667 | 7385 | /* DisplayPort Transport Control */ |
086f8e84 VS |
7386 | #define _DP_TP_CTL_A 0x64040 |
7387 | #define _DP_TP_CTL_B 0x64140 | |
4444df6e | 7388 | #define _TGL_DP_TP_CTL_A 0x60540 |
f0f59a00 | 7389 | #define DP_TP_CTL(port) _MMIO_PORT(port, _DP_TP_CTL_A, _DP_TP_CTL_B) |
4444df6e | 7390 | #define TGL_DP_TP_CTL(tran) _MMIO_TRANS2((tran), _TGL_DP_TP_CTL_A) |
5ee8ee86 | 7391 | #define DP_TP_CTL_ENABLE (1 << 31) |
5c44b938 | 7392 | #define DP_TP_CTL_FEC_ENABLE (1 << 30) |
5ee8ee86 PZ |
7393 | #define DP_TP_CTL_MODE_SST (0 << 27) |
7394 | #define DP_TP_CTL_MODE_MST (1 << 27) | |
7395 | #define DP_TP_CTL_FORCE_ACT (1 << 25) | |
7396 | #define DP_TP_CTL_ENHANCED_FRAME_ENABLE (1 << 18) | |
7397 | #define DP_TP_CTL_FDI_AUTOTRAIN (1 << 15) | |
7398 | #define DP_TP_CTL_LINK_TRAIN_MASK (7 << 8) | |
7399 | #define DP_TP_CTL_LINK_TRAIN_PAT1 (0 << 8) | |
7400 | #define DP_TP_CTL_LINK_TRAIN_PAT2 (1 << 8) | |
7401 | #define DP_TP_CTL_LINK_TRAIN_PAT3 (4 << 8) | |
7402 | #define DP_TP_CTL_LINK_TRAIN_PAT4 (5 << 8) | |
7403 | #define DP_TP_CTL_LINK_TRAIN_IDLE (2 << 8) | |
7404 | #define DP_TP_CTL_LINK_TRAIN_NORMAL (3 << 8) | |
7405 | #define DP_TP_CTL_SCRAMBLE_DISABLE (1 << 7) | |
0e87f667 | 7406 | |
e411b2c1 | 7407 | /* DisplayPort Transport Status */ |
086f8e84 VS |
7408 | #define _DP_TP_STATUS_A 0x64044 |
7409 | #define _DP_TP_STATUS_B 0x64144 | |
4444df6e | 7410 | #define _TGL_DP_TP_STATUS_A 0x60544 |
f0f59a00 | 7411 | #define DP_TP_STATUS(port) _MMIO_PORT(port, _DP_TP_STATUS_A, _DP_TP_STATUS_B) |
4444df6e | 7412 | #define TGL_DP_TP_STATUS(tran) _MMIO_TRANS2((tran), _TGL_DP_TP_STATUS_A) |
5c44b938 | 7413 | #define DP_TP_STATUS_FEC_ENABLE_LIVE (1 << 28) |
5ee8ee86 PZ |
7414 | #define DP_TP_STATUS_IDLE_DONE (1 << 25) |
7415 | #define DP_TP_STATUS_ACT_SENT (1 << 24) | |
7416 | #define DP_TP_STATUS_MODE_STATUS_MST (1 << 23) | |
7417 | #define DP_TP_STATUS_AUTOTRAIN_DONE (1 << 12) | |
01b887c3 DA |
7418 | #define DP_TP_STATUS_PAYLOAD_MAPPING_VC2 (3 << 8) |
7419 | #define DP_TP_STATUS_PAYLOAD_MAPPING_VC1 (3 << 4) | |
7420 | #define DP_TP_STATUS_PAYLOAD_MAPPING_VC0 (3 << 0) | |
e411b2c1 | 7421 | |
03f896a1 | 7422 | /* DDI Buffer Control */ |
086f8e84 VS |
7423 | #define _DDI_BUF_CTL_A 0x64000 |
7424 | #define _DDI_BUF_CTL_B 0x64100 | |
f0f59a00 | 7425 | #define DDI_BUF_CTL(port) _MMIO_PORT(port, _DDI_BUF_CTL_A, _DDI_BUF_CTL_B) |
5ee8ee86 | 7426 | #define DDI_BUF_CTL_ENABLE (1 << 31) |
c5fe6a06 | 7427 | #define DDI_BUF_TRANS_SELECT(n) ((n) << 24) |
5ee8ee86 | 7428 | #define DDI_BUF_EMP_MASK (0xf << 24) |
414002f1 | 7429 | #define DDI_BUF_PHY_LINK_RATE(r) ((r) << 20) |
5ee8ee86 PZ |
7430 | #define DDI_BUF_PORT_REVERSAL (1 << 16) |
7431 | #define DDI_BUF_IS_IDLE (1 << 7) | |
55ce306c | 7432 | #define DDI_BUF_CTL_TC_PHY_OWNERSHIP REG_BIT(6) |
5ee8ee86 | 7433 | #define DDI_A_4_LANES (1 << 4) |
17aa6be9 | 7434 | #define DDI_PORT_WIDTH(width) (((width) - 1) << 1) |
90a6b7b0 VS |
7435 | #define DDI_PORT_WIDTH_MASK (7 << 1) |
7436 | #define DDI_PORT_WIDTH_SHIFT 1 | |
5ee8ee86 | 7437 | #define DDI_INIT_DISPLAY_DETECTED (1 << 0) |
03f896a1 | 7438 | |
bb879a44 | 7439 | /* DDI Buffer Translations */ |
086f8e84 VS |
7440 | #define _DDI_BUF_TRANS_A 0x64E00 |
7441 | #define _DDI_BUF_TRANS_B 0x64E60 | |
f0f59a00 | 7442 | #define DDI_BUF_TRANS_LO(port, i) _MMIO(_PORT(port, _DDI_BUF_TRANS_A, _DDI_BUF_TRANS_B) + (i) * 8) |
c110ae6c | 7443 | #define DDI_BUF_BALANCE_LEG_ENABLE (1 << 31) |
f0f59a00 | 7444 | #define DDI_BUF_TRANS_HI(port, i) _MMIO(_PORT(port, _DDI_BUF_TRANS_A, _DDI_BUF_TRANS_B) + (i) * 8 + 4) |
bb879a44 | 7445 | |
fce214ae AM |
7446 | /* DDI DP Compliance Control */ |
7447 | #define _DDI_DP_COMP_CTL_A 0x605F0 | |
7448 | #define _DDI_DP_COMP_CTL_B 0x615F0 | |
7449 | #define DDI_DP_COMP_CTL(pipe) _MMIO_PIPE(pipe, _DDI_DP_COMP_CTL_A, _DDI_DP_COMP_CTL_B) | |
7450 | #define DDI_DP_COMP_CTL_ENABLE (1 << 31) | |
7451 | #define DDI_DP_COMP_CTL_D10_2 (0 << 28) | |
7452 | #define DDI_DP_COMP_CTL_SCRAMBLED_0 (1 << 28) | |
7453 | #define DDI_DP_COMP_CTL_PRBS7 (2 << 28) | |
7454 | #define DDI_DP_COMP_CTL_CUSTOM80 (3 << 28) | |
7455 | #define DDI_DP_COMP_CTL_HBR2 (4 << 28) | |
7456 | #define DDI_DP_COMP_CTL_SCRAMBLED_1 (5 << 28) | |
7457 | #define DDI_DP_COMP_CTL_HBR2_RESET (0xFC << 0) | |
7458 | ||
7459 | /* DDI DP Compliance Pattern */ | |
7460 | #define _DDI_DP_COMP_PAT_A 0x605F4 | |
7461 | #define _DDI_DP_COMP_PAT_B 0x615F4 | |
7462 | #define DDI_DP_COMP_PAT(pipe, i) _MMIO(_PIPE(pipe, _DDI_DP_COMP_PAT_A, _DDI_DP_COMP_PAT_B) + (i) * 4) | |
7463 | ||
7501a4d8 ED |
7464 | /* Sideband Interface (SBI) is programmed indirectly, via |
7465 | * SBI_ADDR, which contains the register offset; and SBI_DATA, | |
7466 | * which contains the payload */ | |
f0f59a00 VS |
7467 | #define SBI_ADDR _MMIO(0xC6000) |
7468 | #define SBI_DATA _MMIO(0xC6004) | |
7469 | #define SBI_CTL_STAT _MMIO(0xC6008) | |
5ee8ee86 PZ |
7470 | #define SBI_CTL_DEST_ICLK (0x0 << 16) |
7471 | #define SBI_CTL_DEST_MPHY (0x1 << 16) | |
7472 | #define SBI_CTL_OP_IORD (0x2 << 8) | |
7473 | #define SBI_CTL_OP_IOWR (0x3 << 8) | |
7474 | #define SBI_CTL_OP_CRRD (0x6 << 8) | |
7475 | #define SBI_CTL_OP_CRWR (0x7 << 8) | |
7476 | #define SBI_RESPONSE_FAIL (0x1 << 1) | |
7477 | #define SBI_RESPONSE_SUCCESS (0x0 << 1) | |
7478 | #define SBI_BUSY (0x1 << 0) | |
7479 | #define SBI_READY (0x0 << 0) | |
52f025ef | 7480 | |
ccf1c867 | 7481 | /* SBI offsets */ |
f7be2c21 | 7482 | #define SBI_SSCDIVINTPHASE 0x0200 |
5e49cea6 | 7483 | #define SBI_SSCDIVINTPHASE6 0x0600 |
8802e5b6 | 7484 | #define SBI_SSCDIVINTPHASE_DIVSEL_SHIFT 1 |
5ee8ee86 PZ |
7485 | #define SBI_SSCDIVINTPHASE_DIVSEL_MASK (0x7f << 1) |
7486 | #define SBI_SSCDIVINTPHASE_DIVSEL(x) ((x) << 1) | |
8802e5b6 | 7487 | #define SBI_SSCDIVINTPHASE_INCVAL_SHIFT 8 |
5ee8ee86 PZ |
7488 | #define SBI_SSCDIVINTPHASE_INCVAL_MASK (0x7f << 8) |
7489 | #define SBI_SSCDIVINTPHASE_INCVAL(x) ((x) << 8) | |
7490 | #define SBI_SSCDIVINTPHASE_DIR(x) ((x) << 15) | |
7491 | #define SBI_SSCDIVINTPHASE_PROPAGATE (1 << 0) | |
f7be2c21 | 7492 | #define SBI_SSCDITHPHASE 0x0204 |
5e49cea6 | 7493 | #define SBI_SSCCTL 0x020c |
ccf1c867 | 7494 | #define SBI_SSCCTL6 0x060C |
5ee8ee86 PZ |
7495 | #define SBI_SSCCTL_PATHALT (1 << 3) |
7496 | #define SBI_SSCCTL_DISABLE (1 << 0) | |
ccf1c867 | 7497 | #define SBI_SSCAUXDIV6 0x0610 |
8802e5b6 | 7498 | #define SBI_SSCAUXDIV_FINALDIV2SEL_SHIFT 4 |
5ee8ee86 PZ |
7499 | #define SBI_SSCAUXDIV_FINALDIV2SEL_MASK (1 << 4) |
7500 | #define SBI_SSCAUXDIV_FINALDIV2SEL(x) ((x) << 4) | |
5e49cea6 | 7501 | #define SBI_DBUFF0 0x2a00 |
2fa86a1f | 7502 | #define SBI_GEN0 0x1f00 |
5ee8ee86 | 7503 | #define SBI_GEN0_CFG_BUFFENABLE_DISABLE (1 << 0) |
ccf1c867 | 7504 | |
52f025ef | 7505 | /* LPT PIXCLK_GATE */ |
f0f59a00 | 7506 | #define PIXCLK_GATE _MMIO(0xC6020) |
5ee8ee86 PZ |
7507 | #define PIXCLK_GATE_UNGATE (1 << 0) |
7508 | #define PIXCLK_GATE_GATE (0 << 0) | |
52f025ef | 7509 | |
e93ea06a | 7510 | /* SPLL */ |
f0f59a00 | 7511 | #define SPLL_CTL _MMIO(0x46020) |
5ee8ee86 | 7512 | #define SPLL_PLL_ENABLE (1 << 31) |
4a95e36f VS |
7513 | #define SPLL_REF_BCLK (0 << 28) |
7514 | #define SPLL_REF_MUXED_SSC (1 << 28) /* CPU SSC if fused enabled, PCH SSC otherwise */ | |
7515 | #define SPLL_REF_NON_SSC_HSW (2 << 28) | |
7516 | #define SPLL_REF_PCH_SSC_BDW (2 << 28) | |
7517 | #define SPLL_REF_LCPLL (3 << 28) | |
7518 | #define SPLL_REF_MASK (3 << 28) | |
7519 | #define SPLL_FREQ_810MHz (0 << 26) | |
7520 | #define SPLL_FREQ_1350MHz (1 << 26) | |
7521 | #define SPLL_FREQ_2700MHz (2 << 26) | |
7522 | #define SPLL_FREQ_MASK (3 << 26) | |
e93ea06a | 7523 | |
4dffc404 | 7524 | /* WRPLL */ |
086f8e84 VS |
7525 | #define _WRPLL_CTL1 0x46040 |
7526 | #define _WRPLL_CTL2 0x46060 | |
f0f59a00 | 7527 | #define WRPLL_CTL(pll) _MMIO_PIPE(pll, _WRPLL_CTL1, _WRPLL_CTL2) |
5ee8ee86 | 7528 | #define WRPLL_PLL_ENABLE (1 << 31) |
4a95e36f VS |
7529 | #define WRPLL_REF_BCLK (0 << 28) |
7530 | #define WRPLL_REF_PCH_SSC (1 << 28) | |
7531 | #define WRPLL_REF_MUXED_SSC_BDW (2 << 28) /* CPU SSC if fused enabled, PCH SSC otherwise */ | |
7532 | #define WRPLL_REF_SPECIAL_HSW (2 << 28) /* muxed SSC (ULT), non-SSC (non-ULT) */ | |
7533 | #define WRPLL_REF_LCPLL (3 << 28) | |
7534 | #define WRPLL_REF_MASK (3 << 28) | |
ef4d084f | 7535 | /* WRPLL divider programming */ |
5ee8ee86 | 7536 | #define WRPLL_DIVIDER_REFERENCE(x) ((x) << 0) |
11578553 | 7537 | #define WRPLL_DIVIDER_REF_MASK (0xff) |
5ee8ee86 PZ |
7538 | #define WRPLL_DIVIDER_POST(x) ((x) << 8) |
7539 | #define WRPLL_DIVIDER_POST_MASK (0x3f << 8) | |
11578553 | 7540 | #define WRPLL_DIVIDER_POST_SHIFT 8 |
5ee8ee86 | 7541 | #define WRPLL_DIVIDER_FEEDBACK(x) ((x) << 16) |
11578553 | 7542 | #define WRPLL_DIVIDER_FB_SHIFT 16 |
5ee8ee86 | 7543 | #define WRPLL_DIVIDER_FB_MASK (0xff << 16) |
4dffc404 | 7544 | |
fec9181c | 7545 | /* Port clock selection */ |
086f8e84 VS |
7546 | #define _PORT_CLK_SEL_A 0x46100 |
7547 | #define _PORT_CLK_SEL_B 0x46104 | |
f0f59a00 | 7548 | #define PORT_CLK_SEL(port) _MMIO_PORT(port, _PORT_CLK_SEL_A, _PORT_CLK_SEL_B) |
230fb39f JN |
7549 | #define PORT_CLK_SEL_MASK REG_GENMASK(31, 29) |
7550 | #define PORT_CLK_SEL_LCPLL_2700 REG_FIELD_PREP(PORT_CLK_SEL_MASK, 0) | |
7551 | #define PORT_CLK_SEL_LCPLL_1350 REG_FIELD_PREP(PORT_CLK_SEL_MASK, 1) | |
7552 | #define PORT_CLK_SEL_LCPLL_810 REG_FIELD_PREP(PORT_CLK_SEL_MASK, 2) | |
7553 | #define PORT_CLK_SEL_SPLL REG_FIELD_PREP(PORT_CLK_SEL_MASK, 3) | |
7554 | #define PORT_CLK_SEL_WRPLL(pll) REG_FIELD_PREP(PORT_CLK_SEL_MASK, 4 + (pll)) | |
7555 | #define PORT_CLK_SEL_WRPLL1 REG_FIELD_PREP(PORT_CLK_SEL_MASK, 4) | |
7556 | #define PORT_CLK_SEL_WRPLL2 REG_FIELD_PREP(PORT_CLK_SEL_MASK, 5) | |
7557 | #define PORT_CLK_SEL_NONE REG_FIELD_PREP(PORT_CLK_SEL_MASK, 7) | |
fec9181c | 7558 | |
78b60ce7 PZ |
7559 | /* On ICL+ this is the same as PORT_CLK_SEL, but all bits change. */ |
7560 | #define DDI_CLK_SEL(port) PORT_CLK_SEL(port) | |
230fb39f JN |
7561 | #define DDI_CLK_SEL_MASK REG_GENMASK(31, 28) |
7562 | #define DDI_CLK_SEL_NONE REG_FIELD_PREP(DDI_CLK_SEL_MASK, 0x0) | |
7563 | #define DDI_CLK_SEL_MG REG_FIELD_PREP(DDI_CLK_SEL_MASK, 0x8) | |
7564 | #define DDI_CLK_SEL_TBT_162 REG_FIELD_PREP(DDI_CLK_SEL_MASK, 0xC) | |
7565 | #define DDI_CLK_SEL_TBT_270 REG_FIELD_PREP(DDI_CLK_SEL_MASK, 0xD) | |
7566 | #define DDI_CLK_SEL_TBT_540 REG_FIELD_PREP(DDI_CLK_SEL_MASK, 0xE) | |
7567 | #define DDI_CLK_SEL_TBT_810 REG_FIELD_PREP(DDI_CLK_SEL_MASK, 0xF) | |
78b60ce7 | 7568 | |
bb523fc0 | 7569 | /* Transcoder clock selection */ |
086f8e84 VS |
7570 | #define _TRANS_CLK_SEL_A 0x46140 |
7571 | #define _TRANS_CLK_SEL_B 0x46144 | |
f0f59a00 | 7572 | #define TRANS_CLK_SEL(tran) _MMIO_TRANS(tran, _TRANS_CLK_SEL_A, _TRANS_CLK_SEL_B) |
bb523fc0 | 7573 | /* For each transcoder, we need to select the corresponding port clock */ |
5ee8ee86 PZ |
7574 | #define TRANS_CLK_SEL_DISABLED (0x0 << 29) |
7575 | #define TRANS_CLK_SEL_PORT(x) (((x) + 1) << 29) | |
df16b636 MK |
7576 | #define TGL_TRANS_CLK_SEL_DISABLED (0x0 << 28) |
7577 | #define TGL_TRANS_CLK_SEL_PORT(x) (((x) + 1) << 28) | |
7578 | ||
fec9181c | 7579 | |
7f1052a8 VS |
7580 | #define CDCLK_FREQ _MMIO(0x46200) |
7581 | ||
086f8e84 VS |
7582 | #define _TRANSA_MSA_MISC 0x60410 |
7583 | #define _TRANSB_MSA_MISC 0x61410 | |
7584 | #define _TRANSC_MSA_MISC 0x62410 | |
7585 | #define _TRANS_EDP_MSA_MISC 0x6f410 | |
f0f59a00 | 7586 | #define TRANS_MSA_MISC(tran) _MMIO_TRANS2(tran, _TRANSA_MSA_MISC) |
3e706dff | 7587 | /* See DP_MSA_MISC_* for the bit definitions */ |
dae84799 | 7588 | |
1d53ccdc JRS |
7589 | #define _TRANS_A_SET_CONTEXT_LATENCY 0x6007C |
7590 | #define _TRANS_B_SET_CONTEXT_LATENCY 0x6107C | |
7591 | #define _TRANS_C_SET_CONTEXT_LATENCY 0x6207C | |
7592 | #define _TRANS_D_SET_CONTEXT_LATENCY 0x6307C | |
7593 | #define TRANS_SET_CONTEXT_LATENCY(tran) _MMIO_TRANS2(tran, _TRANS_A_SET_CONTEXT_LATENCY) | |
7594 | #define TRANS_SET_CONTEXT_LATENCY_MASK REG_GENMASK(15, 0) | |
7595 | #define TRANS_SET_CONTEXT_LATENCY_VALUE(x) REG_FIELD_PREP(TRANS_SET_CONTEXT_LATENCY_MASK, (x)) | |
7596 | ||
90e8d31c | 7597 | /* LCPLL Control */ |
f0f59a00 | 7598 | #define LCPLL_CTL _MMIO(0x130040) |
5ee8ee86 PZ |
7599 | #define LCPLL_PLL_DISABLE (1 << 31) |
7600 | #define LCPLL_PLL_LOCK (1 << 30) | |
4a95e36f VS |
7601 | #define LCPLL_REF_NON_SSC (0 << 28) |
7602 | #define LCPLL_REF_BCLK (2 << 28) | |
7603 | #define LCPLL_REF_PCH_SSC (3 << 28) | |
7604 | #define LCPLL_REF_MASK (3 << 28) | |
5ee8ee86 PZ |
7605 | #define LCPLL_CLK_FREQ_MASK (3 << 26) |
7606 | #define LCPLL_CLK_FREQ_450 (0 << 26) | |
7607 | #define LCPLL_CLK_FREQ_54O_BDW (1 << 26) | |
7608 | #define LCPLL_CLK_FREQ_337_5_BDW (2 << 26) | |
7609 | #define LCPLL_CLK_FREQ_675_BDW (3 << 26) | |
7610 | #define LCPLL_CD_CLOCK_DISABLE (1 << 25) | |
7611 | #define LCPLL_ROOT_CD_CLOCK_DISABLE (1 << 24) | |
7612 | #define LCPLL_CD2X_CLOCK_DISABLE (1 << 23) | |
7613 | #define LCPLL_POWER_DOWN_ALLOW (1 << 22) | |
7614 | #define LCPLL_CD_SOURCE_FCLK (1 << 21) | |
7615 | #define LCPLL_CD_SOURCE_FCLK_DONE (1 << 19) | |
be256dc7 | 7616 | |
326ac39b S |
7617 | /* |
7618 | * SKL Clocks | |
7619 | */ | |
7620 | ||
7621 | /* CDCLK_CTL */ | |
f0f59a00 | 7622 | #define CDCLK_CTL _MMIO(0x46000) |
186a277e PZ |
7623 | #define CDCLK_FREQ_SEL_MASK (3 << 26) |
7624 | #define CDCLK_FREQ_450_432 (0 << 26) | |
7625 | #define CDCLK_FREQ_540 (1 << 26) | |
7626 | #define CDCLK_FREQ_337_308 (2 << 26) | |
7627 | #define CDCLK_FREQ_675_617 (3 << 26) | |
7628 | #define BXT_CDCLK_CD2X_DIV_SEL_MASK (3 << 22) | |
7629 | #define BXT_CDCLK_CD2X_DIV_SEL_1 (0 << 22) | |
7630 | #define BXT_CDCLK_CD2X_DIV_SEL_1_5 (1 << 22) | |
7631 | #define BXT_CDCLK_CD2X_DIV_SEL_2 (2 << 22) | |
7632 | #define BXT_CDCLK_CD2X_DIV_SEL_4 (3 << 22) | |
7633 | #define BXT_CDCLK_CD2X_PIPE(pipe) ((pipe) << 20) | |
7634 | #define CDCLK_DIVMUX_CD_OVERRIDE (1 << 19) | |
7fe62757 | 7635 | #define BXT_CDCLK_CD2X_PIPE_NONE BXT_CDCLK_CD2X_PIPE(3) |
385ba629 | 7636 | #define ICL_CDCLK_CD2X_PIPE(pipe) (_PICK(pipe, 0, 2, 6) << 19) |
186a277e | 7637 | #define ICL_CDCLK_CD2X_PIPE_NONE (7 << 19) |
385ba629 MR |
7638 | #define TGL_CDCLK_CD2X_PIPE(pipe) BXT_CDCLK_CD2X_PIPE(pipe) |
7639 | #define TGL_CDCLK_CD2X_PIPE_NONE ICL_CDCLK_CD2X_PIPE_NONE | |
186a277e | 7640 | #define BXT_CDCLK_SSA_PRECHARGE_ENABLE (1 << 16) |
7fe62757 | 7641 | #define CDCLK_FREQ_DECIMAL_MASK (0x7ff) |
f8437dd1 | 7642 | |
2060a689 MK |
7643 | /* CDCLK_SQUASH_CTL */ |
7644 | #define CDCLK_SQUASH_CTL _MMIO(0x46008) | |
7645 | #define CDCLK_SQUASH_ENABLE REG_BIT(31) | |
7646 | #define CDCLK_SQUASH_WINDOW_SIZE_MASK REG_GENMASK(27, 24) | |
7647 | #define CDCLK_SQUASH_WINDOW_SIZE(x) REG_FIELD_PREP(CDCLK_SQUASH_WINDOW_SIZE_MASK, (x)) | |
7648 | #define CDCLK_SQUASH_WAVEFORM_MASK REG_GENMASK(15, 0) | |
7649 | #define CDCLK_SQUASH_WAVEFORM(x) REG_FIELD_PREP(CDCLK_SQUASH_WAVEFORM_MASK, (x)) | |
7650 | ||
326ac39b | 7651 | /* LCPLL_CTL */ |
f0f59a00 VS |
7652 | #define LCPLL1_CTL _MMIO(0x46010) |
7653 | #define LCPLL2_CTL _MMIO(0x46014) | |
5ee8ee86 | 7654 | #define LCPLL_PLL_ENABLE (1 << 31) |
326ac39b S |
7655 | |
7656 | /* DPLL control1 */ | |
f0f59a00 | 7657 | #define DPLL_CTRL1 _MMIO(0x6C058) |
5ee8ee86 PZ |
7658 | #define DPLL_CTRL1_HDMI_MODE(id) (1 << ((id) * 6 + 5)) |
7659 | #define DPLL_CTRL1_SSC(id) (1 << ((id) * 6 + 4)) | |
7660 | #define DPLL_CTRL1_LINK_RATE_MASK(id) (7 << ((id) * 6 + 1)) | |
7661 | #define DPLL_CTRL1_LINK_RATE_SHIFT(id) ((id) * 6 + 1) | |
7662 | #define DPLL_CTRL1_LINK_RATE(linkrate, id) ((linkrate) << ((id) * 6 + 1)) | |
7663 | #define DPLL_CTRL1_OVERRIDE(id) (1 << ((id) * 6)) | |
71cd8423 DL |
7664 | #define DPLL_CTRL1_LINK_RATE_2700 0 |
7665 | #define DPLL_CTRL1_LINK_RATE_1350 1 | |
7666 | #define DPLL_CTRL1_LINK_RATE_810 2 | |
7667 | #define DPLL_CTRL1_LINK_RATE_1620 3 | |
7668 | #define DPLL_CTRL1_LINK_RATE_1080 4 | |
7669 | #define DPLL_CTRL1_LINK_RATE_2160 5 | |
326ac39b S |
7670 | |
7671 | /* DPLL control2 */ | |
f0f59a00 | 7672 | #define DPLL_CTRL2 _MMIO(0x6C05C) |
5ee8ee86 PZ |
7673 | #define DPLL_CTRL2_DDI_CLK_OFF(port) (1 << ((port) + 15)) |
7674 | #define DPLL_CTRL2_DDI_CLK_SEL_MASK(port) (3 << ((port) * 3 + 1)) | |
7675 | #define DPLL_CTRL2_DDI_CLK_SEL_SHIFT(port) ((port) * 3 + 1) | |
7676 | #define DPLL_CTRL2_DDI_CLK_SEL(clk, port) ((clk) << ((port) * 3 + 1)) | |
7677 | #define DPLL_CTRL2_DDI_SEL_OVERRIDE(port) (1 << ((port) * 3)) | |
326ac39b S |
7678 | |
7679 | /* DPLL Status */ | |
f0f59a00 | 7680 | #define DPLL_STATUS _MMIO(0x6C060) |
5ee8ee86 | 7681 | #define DPLL_LOCK(id) (1 << ((id) * 8)) |
326ac39b S |
7682 | |
7683 | /* DPLL cfg */ | |
086f8e84 VS |
7684 | #define _DPLL1_CFGCR1 0x6C040 |
7685 | #define _DPLL2_CFGCR1 0x6C048 | |
7686 | #define _DPLL3_CFGCR1 0x6C050 | |
5ee8ee86 PZ |
7687 | #define DPLL_CFGCR1_FREQ_ENABLE (1 << 31) |
7688 | #define DPLL_CFGCR1_DCO_FRACTION_MASK (0x7fff << 9) | |
7689 | #define DPLL_CFGCR1_DCO_FRACTION(x) ((x) << 9) | |
326ac39b S |
7690 | #define DPLL_CFGCR1_DCO_INTEGER_MASK (0x1ff) |
7691 | ||
086f8e84 VS |
7692 | #define _DPLL1_CFGCR2 0x6C044 |
7693 | #define _DPLL2_CFGCR2 0x6C04C | |
7694 | #define _DPLL3_CFGCR2 0x6C054 | |
5ee8ee86 PZ |
7695 | #define DPLL_CFGCR2_QDIV_RATIO_MASK (0xff << 8) |
7696 | #define DPLL_CFGCR2_QDIV_RATIO(x) ((x) << 8) | |
7697 | #define DPLL_CFGCR2_QDIV_MODE(x) ((x) << 7) | |
7698 | #define DPLL_CFGCR2_KDIV_MASK (3 << 5) | |
7699 | #define DPLL_CFGCR2_KDIV(x) ((x) << 5) | |
7700 | #define DPLL_CFGCR2_KDIV_5 (0 << 5) | |
7701 | #define DPLL_CFGCR2_KDIV_2 (1 << 5) | |
7702 | #define DPLL_CFGCR2_KDIV_3 (2 << 5) | |
7703 | #define DPLL_CFGCR2_KDIV_1 (3 << 5) | |
7704 | #define DPLL_CFGCR2_PDIV_MASK (7 << 2) | |
7705 | #define DPLL_CFGCR2_PDIV(x) ((x) << 2) | |
7706 | #define DPLL_CFGCR2_PDIV_1 (0 << 2) | |
7707 | #define DPLL_CFGCR2_PDIV_2 (1 << 2) | |
7708 | #define DPLL_CFGCR2_PDIV_3 (2 << 2) | |
7709 | #define DPLL_CFGCR2_PDIV_7 (4 << 2) | |
7a8a95f5 | 7710 | #define DPLL_CFGCR2_PDIV_7_INVALID (5 << 2) |
326ac39b S |
7711 | #define DPLL_CFGCR2_CENTRAL_FREQ_MASK (3) |
7712 | ||
da3b891b | 7713 | #define DPLL_CFGCR1(id) _MMIO_PIPE((id) - SKL_DPLL1, _DPLL1_CFGCR1, _DPLL2_CFGCR1) |
f0f59a00 | 7714 | #define DPLL_CFGCR2(id) _MMIO_PIPE((id) - SKL_DPLL1, _DPLL1_CFGCR2, _DPLL2_CFGCR2) |
540e732c | 7715 | |
11ffe972 | 7716 | /* ICL Clocks */ |
befa372b | 7717 | #define ICL_DPCLKA_CFGCR0 _MMIO(0x164280) |
d6d2bc99 | 7718 | #define ICL_DPCLKA_CFGCR0_DDI_CLK_OFF(phy) (1 << _PICK(phy, 10, 11, 24, 4, 5)) |
cd803bb4 | 7719 | #define RKL_DPCLKA_CFGCR0_DDI_CLK_OFF(phy) REG_BIT((phy) + 10) |
320c670c | 7720 | #define ICL_DPCLKA_CFGCR0_TC_CLK_OFF(tc_port) (1 << ((tc_port) < TC_PORT_4 ? \ |
aaf70b90 | 7721 | (tc_port) + 12 : \ |
320c670c | 7722 | (tc_port) - TC_PORT_4 + 21)) |
befa372b MR |
7723 | #define ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy) ((phy) * 2) |
7724 | #define ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_MASK(phy) (3 << ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy)) | |
7725 | #define ICL_DPCLKA_CFGCR0_DDI_CLK_SEL(pll, phy) ((pll) << ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy)) | |
cd803bb4 MR |
7726 | #define RKL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy) _PICK(phy, 0, 2, 4, 27) |
7727 | #define RKL_DPCLKA_CFGCR0_DDI_CLK_SEL_MASK(phy) \ | |
7728 | (3 << RKL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy)) | |
7729 | #define RKL_DPCLKA_CFGCR0_DDI_CLK_SEL(pll, phy) \ | |
7730 | ((pll) << RKL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy)) | |
befa372b | 7731 | |
11ffe972 LDM |
7732 | /* |
7733 | * DG1 Clocks | |
7734 | * First registers controls the first A and B, while the second register | |
7735 | * controls the phy C and D. The bits on these registers are the | |
7736 | * same, but refer to different phys | |
7737 | */ | |
7738 | #define _DG1_DPCLKA_CFGCR0 0x164280 | |
7739 | #define _DG1_DPCLKA1_CFGCR0 0x16C280 | |
7740 | #define _DG1_DPCLKA_PHY_IDX(phy) ((phy) % 2) | |
7741 | #define _DG1_DPCLKA_PLL_IDX(pll) ((pll) % 2) | |
11ffe972 LDM |
7742 | #define DG1_DPCLKA_CFGCR0(phy) _MMIO_PHY((phy) / 2, \ |
7743 | _DG1_DPCLKA_CFGCR0, \ | |
7744 | _DG1_DPCLKA1_CFGCR0) | |
7745 | #define DG1_DPCLKA_CFGCR0_DDI_CLK_OFF(phy) REG_BIT(_DG1_DPCLKA_PHY_IDX(phy) + 10) | |
7746 | #define DG1_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy) (_DG1_DPCLKA_PHY_IDX(phy) * 2) | |
7747 | #define DG1_DPCLKA_CFGCR0_DDI_CLK_SEL(pll, phy) (_DG1_DPCLKA_PLL_IDX(pll) << DG1_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy)) | |
7748 | #define DG1_DPCLKA_CFGCR0_DDI_CLK_SEL_MASK(phy) (0x3 << DG1_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy)) | |
11ffe972 | 7749 | |
d6d2bc99 AS |
7750 | /* ADLS Clocks */ |
7751 | #define _ADLS_DPCLKA_CFGCR0 0x164280 | |
7752 | #define _ADLS_DPCLKA_CFGCR1 0x1642BC | |
7753 | #define ADLS_DPCLKA_CFGCR(phy) _MMIO_PHY((phy) / 3, \ | |
7754 | _ADLS_DPCLKA_CFGCR0, \ | |
7755 | _ADLS_DPCLKA_CFGCR1) | |
7756 | #define ADLS_DPCLKA_CFGCR_DDI_SHIFT(phy) (((phy) % 3) * 2) | |
7757 | /* ADLS DPCLKA_CFGCR0 DDI mask */ | |
7758 | #define ADLS_DPCLKA_DDII_SEL_MASK REG_GENMASK(5, 4) | |
7759 | #define ADLS_DPCLKA_DDIB_SEL_MASK REG_GENMASK(3, 2) | |
7760 | #define ADLS_DPCLKA_DDIA_SEL_MASK REG_GENMASK(1, 0) | |
7761 | /* ADLS DPCLKA_CFGCR1 DDI mask */ | |
7762 | #define ADLS_DPCLKA_DDIK_SEL_MASK REG_GENMASK(3, 2) | |
7763 | #define ADLS_DPCLKA_DDIJ_SEL_MASK REG_GENMASK(1, 0) | |
7764 | #define ADLS_DPCLKA_CFGCR_DDI_CLK_SEL_MASK(phy) _PICK((phy), \ | |
7765 | ADLS_DPCLKA_DDIA_SEL_MASK, \ | |
7766 | ADLS_DPCLKA_DDIB_SEL_MASK, \ | |
7767 | ADLS_DPCLKA_DDII_SEL_MASK, \ | |
7768 | ADLS_DPCLKA_DDIJ_SEL_MASK, \ | |
7769 | ADLS_DPCLKA_DDIK_SEL_MASK) | |
7770 | ||
8de358cb | 7771 | /* ICL PLL */ |
a927c927 RV |
7772 | #define DPLL0_ENABLE 0x46010 |
7773 | #define DPLL1_ENABLE 0x46014 | |
80d0f765 AS |
7774 | #define _ADLS_DPLL2_ENABLE 0x46018 |
7775 | #define _ADLS_DPLL3_ENABLE 0x46030 | |
a927c927 RV |
7776 | #define PLL_ENABLE (1 << 31) |
7777 | #define PLL_LOCK (1 << 30) | |
7778 | #define PLL_POWER_ENABLE (1 << 27) | |
7779 | #define PLL_POWER_STATE (1 << 26) | |
8de358cb | 7780 | #define ICL_DPLL_ENABLE(pll) _MMIO_PLL3(pll, DPLL0_ENABLE, DPLL1_ENABLE, \ |
80d0f765 | 7781 | _ADLS_DPLL2_ENABLE, _ADLS_DPLL3_ENABLE) |
a927c927 | 7782 | |
29081008 MR |
7783 | #define _DG2_PLL3_ENABLE 0x4601C |
7784 | ||
7785 | #define DG2_PLL_ENABLE(pll) _MMIO_PLL3(pll, DPLL0_ENABLE, DPLL1_ENABLE, \ | |
7786 | _ADLS_DPLL2_ENABLE, _DG2_PLL3_ENABLE) | |
7787 | ||
1fa11ee2 PZ |
7788 | #define TBT_PLL_ENABLE _MMIO(0x46020) |
7789 | ||
78b60ce7 PZ |
7790 | #define _MG_PLL1_ENABLE 0x46030 |
7791 | #define _MG_PLL2_ENABLE 0x46034 | |
7792 | #define _MG_PLL3_ENABLE 0x46038 | |
7793 | #define _MG_PLL4_ENABLE 0x4603C | |
7794 | /* Bits are the same as DPLL0_ENABLE */ | |
584fca11 | 7795 | #define MG_PLL_ENABLE(tc_port) _MMIO_PORT((tc_port), _MG_PLL1_ENABLE, \ |
78b60ce7 PZ |
7796 | _MG_PLL2_ENABLE) |
7797 | ||
0dac17af LDM |
7798 | /* DG1 PLL */ |
7799 | #define DG1_DPLL_ENABLE(pll) _MMIO_PLL3(pll, DPLL0_ENABLE, DPLL1_ENABLE, \ | |
7800 | _MG_PLL1_ENABLE, _MG_PLL2_ENABLE) | |
7801 | ||
226c8326 AS |
7802 | /* ADL-P Type C PLL */ |
7803 | #define PORTTC1_PLL_ENABLE 0x46038 | |
7804 | #define PORTTC2_PLL_ENABLE 0x46040 | |
7805 | ||
7806 | #define ADLP_PORTTC_PLL_ENABLE(tc_port) _MMIO_PORT((tc_port), \ | |
7807 | PORTTC1_PLL_ENABLE, \ | |
7808 | PORTTC2_PLL_ENABLE) | |
7809 | ||
78b60ce7 PZ |
7810 | #define _ICL_DPLL0_CFGCR0 0x164000 |
7811 | #define _ICL_DPLL1_CFGCR0 0x164080 | |
7812 | #define ICL_DPLL_CFGCR0(pll) _MMIO_PLL(pll, _ICL_DPLL0_CFGCR0, \ | |
7813 | _ICL_DPLL1_CFGCR0) | |
a4d082fc LDM |
7814 | #define DPLL_CFGCR0_HDMI_MODE (1 << 30) |
7815 | #define DPLL_CFGCR0_SSC_ENABLE (1 << 29) | |
7816 | #define DPLL_CFGCR0_SSC_ENABLE_ICL (1 << 25) | |
7817 | #define DPLL_CFGCR0_LINK_RATE_MASK (0xf << 25) | |
7818 | #define DPLL_CFGCR0_LINK_RATE_2700 (0 << 25) | |
7819 | #define DPLL_CFGCR0_LINK_RATE_1350 (1 << 25) | |
7820 | #define DPLL_CFGCR0_LINK_RATE_810 (2 << 25) | |
7821 | #define DPLL_CFGCR0_LINK_RATE_1620 (3 << 25) | |
7822 | #define DPLL_CFGCR0_LINK_RATE_1080 (4 << 25) | |
7823 | #define DPLL_CFGCR0_LINK_RATE_2160 (5 << 25) | |
7824 | #define DPLL_CFGCR0_LINK_RATE_3240 (6 << 25) | |
7825 | #define DPLL_CFGCR0_LINK_RATE_4050 (7 << 25) | |
7826 | #define DPLL_CFGCR0_DCO_FRACTION_MASK (0x7fff << 10) | |
7827 | #define DPLL_CFGCR0_DCO_FRACTION_SHIFT (10) | |
7828 | #define DPLL_CFGCR0_DCO_FRACTION(x) ((x) << 10) | |
7829 | #define DPLL_CFGCR0_DCO_INTEGER_MASK (0x3ff) | |
78b60ce7 PZ |
7830 | |
7831 | #define _ICL_DPLL0_CFGCR1 0x164004 | |
7832 | #define _ICL_DPLL1_CFGCR1 0x164084 | |
7833 | #define ICL_DPLL_CFGCR1(pll) _MMIO_PLL(pll, _ICL_DPLL0_CFGCR1, \ | |
7834 | _ICL_DPLL1_CFGCR1) | |
a4d082fc LDM |
7835 | #define DPLL_CFGCR1_QDIV_RATIO_MASK (0xff << 10) |
7836 | #define DPLL_CFGCR1_QDIV_RATIO_SHIFT (10) | |
7837 | #define DPLL_CFGCR1_QDIV_RATIO(x) ((x) << 10) | |
7838 | #define DPLL_CFGCR1_QDIV_MODE_SHIFT (9) | |
7839 | #define DPLL_CFGCR1_QDIV_MODE(x) ((x) << 9) | |
7840 | #define DPLL_CFGCR1_KDIV_MASK (7 << 6) | |
7841 | #define DPLL_CFGCR1_KDIV_SHIFT (6) | |
7842 | #define DPLL_CFGCR1_KDIV(x) ((x) << 6) | |
7843 | #define DPLL_CFGCR1_KDIV_1 (1 << 6) | |
7844 | #define DPLL_CFGCR1_KDIV_2 (2 << 6) | |
7845 | #define DPLL_CFGCR1_KDIV_3 (4 << 6) | |
7846 | #define DPLL_CFGCR1_PDIV_MASK (0xf << 2) | |
7847 | #define DPLL_CFGCR1_PDIV_SHIFT (2) | |
7848 | #define DPLL_CFGCR1_PDIV(x) ((x) << 2) | |
7849 | #define DPLL_CFGCR1_PDIV_2 (1 << 2) | |
7850 | #define DPLL_CFGCR1_PDIV_3 (2 << 2) | |
7851 | #define DPLL_CFGCR1_PDIV_5 (4 << 2) | |
7852 | #define DPLL_CFGCR1_PDIV_7 (8 << 2) | |
7853 | #define DPLL_CFGCR1_CENTRAL_FREQ (3 << 0) | |
7854 | #define DPLL_CFGCR1_CENTRAL_FREQ_8400 (3 << 0) | |
7855 | #define TGL_DPLL_CFGCR1_CFSELOVRD_NORMAL_XTAL (0 << 0) | |
78b60ce7 | 7856 | |
36ca5335 LDM |
7857 | #define _TGL_DPLL0_CFGCR0 0x164284 |
7858 | #define _TGL_DPLL1_CFGCR0 0x16428C | |
36ca5335 LDM |
7859 | #define _TGL_TBTPLL_CFGCR0 0x16429C |
7860 | #define TGL_DPLL_CFGCR0(pll) _MMIO_PLL3(pll, _TGL_DPLL0_CFGCR0, \ | |
7861 | _TGL_DPLL1_CFGCR0, \ | |
7862 | _TGL_TBTPLL_CFGCR0) | |
e66f609b MR |
7863 | #define RKL_DPLL_CFGCR0(pll) _MMIO_PLL(pll, _TGL_DPLL0_CFGCR0, \ |
7864 | _TGL_DPLL1_CFGCR0) | |
36ca5335 | 7865 | |
b70ad01a JRS |
7866 | #define _TGL_DPLL0_DIV0 0x164B00 |
7867 | #define _TGL_DPLL1_DIV0 0x164C00 | |
7868 | #define TGL_DPLL0_DIV0(pll) _MMIO_PLL(pll, _TGL_DPLL0_DIV0, _TGL_DPLL1_DIV0) | |
7869 | #define TGL_DPLL0_DIV0_AFC_STARTUP_MASK REG_GENMASK(27, 25) | |
7870 | #define TGL_DPLL0_DIV0_AFC_STARTUP(val) REG_FIELD_PREP(TGL_DPLL0_DIV0_AFC_STARTUP_MASK, (val)) | |
7871 | ||
36ca5335 LDM |
7872 | #define _TGL_DPLL0_CFGCR1 0x164288 |
7873 | #define _TGL_DPLL1_CFGCR1 0x164290 | |
36ca5335 LDM |
7874 | #define _TGL_TBTPLL_CFGCR1 0x1642A0 |
7875 | #define TGL_DPLL_CFGCR1(pll) _MMIO_PLL3(pll, _TGL_DPLL0_CFGCR1, \ | |
7876 | _TGL_DPLL1_CFGCR1, \ | |
7877 | _TGL_TBTPLL_CFGCR1) | |
e66f609b MR |
7878 | #define RKL_DPLL_CFGCR1(pll) _MMIO_PLL(pll, _TGL_DPLL0_CFGCR1, \ |
7879 | _TGL_DPLL1_CFGCR1) | |
36ca5335 | 7880 | |
049c651b AS |
7881 | #define _DG1_DPLL2_CFGCR0 0x16C284 |
7882 | #define _DG1_DPLL3_CFGCR0 0x16C28C | |
7883 | #define DG1_DPLL_CFGCR0(pll) _MMIO_PLL3(pll, _TGL_DPLL0_CFGCR0, \ | |
7884 | _TGL_DPLL1_CFGCR0, \ | |
7885 | _DG1_DPLL2_CFGCR0, \ | |
7886 | _DG1_DPLL3_CFGCR0) | |
7887 | ||
7888 | #define _DG1_DPLL2_CFGCR1 0x16C288 | |
7889 | #define _DG1_DPLL3_CFGCR1 0x16C290 | |
7890 | #define DG1_DPLL_CFGCR1(pll) _MMIO_PLL3(pll, _TGL_DPLL0_CFGCR1, \ | |
7891 | _TGL_DPLL1_CFGCR1, \ | |
7892 | _DG1_DPLL2_CFGCR1, \ | |
7893 | _DG1_DPLL3_CFGCR1) | |
7894 | ||
80d0f765 AS |
7895 | /* For ADL-S DPLL4_CFGCR0/1 are used to control DPLL2 */ |
7896 | #define _ADLS_DPLL3_CFGCR0 0x1642C0 | |
7897 | #define _ADLS_DPLL4_CFGCR0 0x164294 | |
7898 | #define ADLS_DPLL_CFGCR0(pll) _MMIO_PLL3(pll, _TGL_DPLL0_CFGCR0, \ | |
7899 | _TGL_DPLL1_CFGCR0, \ | |
7900 | _ADLS_DPLL4_CFGCR0, \ | |
7901 | _ADLS_DPLL3_CFGCR0) | |
7902 | ||
7903 | #define _ADLS_DPLL3_CFGCR1 0x1642C4 | |
7904 | #define _ADLS_DPLL4_CFGCR1 0x164298 | |
7905 | #define ADLS_DPLL_CFGCR1(pll) _MMIO_PLL3(pll, _TGL_DPLL0_CFGCR1, \ | |
7906 | _TGL_DPLL1_CFGCR1, \ | |
7907 | _ADLS_DPLL4_CFGCR1, \ | |
7908 | _ADLS_DPLL3_CFGCR1) | |
7909 | ||
f15a4eb1 VK |
7910 | #define _DKL_PHY1_BASE 0x168000 |
7911 | #define _DKL_PHY2_BASE 0x169000 | |
7912 | #define _DKL_PHY3_BASE 0x16A000 | |
7913 | #define _DKL_PHY4_BASE 0x16B000 | |
7914 | #define _DKL_PHY5_BASE 0x16C000 | |
7915 | #define _DKL_PHY6_BASE 0x16D000 | |
7916 | ||
7917 | /* DEKEL PHY MMIO Address = Phy base + (internal address & ~index_mask) */ | |
55223c3b ID |
7918 | #define _DKL_PCS_DW5 0x14 |
7919 | #define DKL_PCS_DW5(tc_port) _MMIO(_PORT(tc_port, _DKL_PHY1_BASE, \ | |
7920 | _DKL_PHY2_BASE) + \ | |
7921 | _DKL_PCS_DW5) | |
7922 | #define DKL_PCS_DW5_CORE_SOFTRESET REG_BIT(11) | |
7923 | ||
f15a4eb1 | 7924 | #define _DKL_PLL_DIV0 0x200 |
b70ad01a JRS |
7925 | #define DKL_PLL_DIV0_AFC_STARTUP_MASK REG_GENMASK(27, 25) |
7926 | #define DKL_PLL_DIV0_AFC_STARTUP(val) REG_FIELD_PREP(DKL_PLL_DIV0_AFC_STARTUP_MASK, (val)) | |
f15a4eb1 VK |
7927 | #define DKL_PLL_DIV0_INTEG_COEFF(x) ((x) << 16) |
7928 | #define DKL_PLL_DIV0_INTEG_COEFF_MASK (0x1F << 16) | |
7929 | #define DKL_PLL_DIV0_PROP_COEFF(x) ((x) << 12) | |
7930 | #define DKL_PLL_DIV0_PROP_COEFF_MASK (0xF << 12) | |
7931 | #define DKL_PLL_DIV0_FBPREDIV_SHIFT (8) | |
7932 | #define DKL_PLL_DIV0_FBPREDIV(x) ((x) << DKL_PLL_DIV0_FBPREDIV_SHIFT) | |
7933 | #define DKL_PLL_DIV0_FBPREDIV_MASK (0xF << DKL_PLL_DIV0_FBPREDIV_SHIFT) | |
7934 | #define DKL_PLL_DIV0_FBDIV_INT(x) ((x) << 0) | |
7935 | #define DKL_PLL_DIV0_FBDIV_INT_MASK (0xFF << 0) | |
b70ad01a JRS |
7936 | #define DKL_PLL_DIV0_MASK (DKL_PLL_DIV0_INTEG_COEFF_MASK | \ |
7937 | DKL_PLL_DIV0_PROP_COEFF_MASK | \ | |
7938 | DKL_PLL_DIV0_FBPREDIV_MASK | \ | |
7939 | DKL_PLL_DIV0_FBDIV_INT_MASK) | |
f15a4eb1 VK |
7940 | #define DKL_PLL_DIV0(tc_port) _MMIO(_PORT(tc_port, _DKL_PHY1_BASE, \ |
7941 | _DKL_PHY2_BASE) + \ | |
7942 | _DKL_PLL_DIV0) | |
7943 | ||
7944 | #define _DKL_PLL_DIV1 0x204 | |
7945 | #define DKL_PLL_DIV1_IREF_TRIM(x) ((x) << 16) | |
7946 | #define DKL_PLL_DIV1_IREF_TRIM_MASK (0x1F << 16) | |
7947 | #define DKL_PLL_DIV1_TDC_TARGET_CNT(x) ((x) << 0) | |
7948 | #define DKL_PLL_DIV1_TDC_TARGET_CNT_MASK (0xFF << 0) | |
7949 | #define DKL_PLL_DIV1(tc_port) _MMIO(_PORT(tc_port, _DKL_PHY1_BASE, \ | |
7950 | _DKL_PHY2_BASE) + \ | |
7951 | _DKL_PLL_DIV1) | |
7952 | ||
7953 | #define _DKL_PLL_SSC 0x210 | |
7954 | #define DKL_PLL_SSC_IREF_NDIV_RATIO(x) ((x) << 29) | |
7955 | #define DKL_PLL_SSC_IREF_NDIV_RATIO_MASK (0x7 << 29) | |
7956 | #define DKL_PLL_SSC_STEP_LEN(x) ((x) << 16) | |
7957 | #define DKL_PLL_SSC_STEP_LEN_MASK (0xFF << 16) | |
7958 | #define DKL_PLL_SSC_STEP_NUM(x) ((x) << 11) | |
7959 | #define DKL_PLL_SSC_STEP_NUM_MASK (0x7 << 11) | |
7960 | #define DKL_PLL_SSC_EN (1 << 9) | |
7961 | #define DKL_PLL_SSC(tc_port) _MMIO(_PORT(tc_port, _DKL_PHY1_BASE, \ | |
7962 | _DKL_PHY2_BASE) + \ | |
7963 | _DKL_PLL_SSC) | |
7964 | ||
7965 | #define _DKL_PLL_BIAS 0x214 | |
7966 | #define DKL_PLL_BIAS_FRAC_EN_H (1 << 30) | |
7967 | #define DKL_PLL_BIAS_FBDIV_SHIFT (8) | |
7968 | #define DKL_PLL_BIAS_FBDIV_FRAC(x) ((x) << DKL_PLL_BIAS_FBDIV_SHIFT) | |
7969 | #define DKL_PLL_BIAS_FBDIV_FRAC_MASK (0x3FFFFF << DKL_PLL_BIAS_FBDIV_SHIFT) | |
7970 | #define DKL_PLL_BIAS(tc_port) _MMIO(_PORT(tc_port, _DKL_PHY1_BASE, \ | |
7971 | _DKL_PHY2_BASE) + \ | |
7972 | _DKL_PLL_BIAS) | |
7973 | ||
7974 | #define _DKL_PLL_TDC_COLDST_BIAS 0x218 | |
7975 | #define DKL_PLL_TDC_SSC_STEP_SIZE(x) ((x) << 8) | |
7976 | #define DKL_PLL_TDC_SSC_STEP_SIZE_MASK (0xFF << 8) | |
7977 | #define DKL_PLL_TDC_FEED_FWD_GAIN(x) ((x) << 0) | |
7978 | #define DKL_PLL_TDC_FEED_FWD_GAIN_MASK (0xFF << 0) | |
7979 | #define DKL_PLL_TDC_COLDST_BIAS(tc_port) _MMIO(_PORT(tc_port, \ | |
7980 | _DKL_PHY1_BASE, \ | |
7981 | _DKL_PHY2_BASE) + \ | |
7982 | _DKL_PLL_TDC_COLDST_BIAS) | |
7983 | ||
7984 | #define _DKL_REFCLKIN_CTL 0x12C | |
7985 | /* Bits are the same as MG_REFCLKIN_CTL */ | |
7986 | #define DKL_REFCLKIN_CTL(tc_port) _MMIO(_PORT(tc_port, \ | |
7987 | _DKL_PHY1_BASE, \ | |
7988 | _DKL_PHY2_BASE) + \ | |
7989 | _DKL_REFCLKIN_CTL) | |
7990 | ||
7991 | #define _DKL_CLKTOP2_HSCLKCTL 0xD4 | |
7992 | /* Bits are the same as MG_CLKTOP2_HSCLKCTL */ | |
7993 | #define DKL_CLKTOP2_HSCLKCTL(tc_port) _MMIO(_PORT(tc_port, \ | |
7994 | _DKL_PHY1_BASE, \ | |
7995 | _DKL_PHY2_BASE) + \ | |
7996 | _DKL_CLKTOP2_HSCLKCTL) | |
7997 | ||
7998 | #define _DKL_CLKTOP2_CORECLKCTL1 0xD8 | |
7999 | /* Bits are the same as MG_CLKTOP2_CORECLKCTL1 */ | |
8000 | #define DKL_CLKTOP2_CORECLKCTL1(tc_port) _MMIO(_PORT(tc_port, \ | |
8001 | _DKL_PHY1_BASE, \ | |
8002 | _DKL_PHY2_BASE) + \ | |
8003 | _DKL_CLKTOP2_CORECLKCTL1) | |
8004 | ||
8005 | #define _DKL_TX_DPCNTL0 0x2C0 | |
8006 | #define DKL_TX_PRESHOOT_COEFF(x) ((x) << 13) | |
8007 | #define DKL_TX_PRESHOOT_COEFF_MASK (0x1f << 13) | |
8008 | #define DKL_TX_DE_EMPHASIS_COEFF(x) ((x) << 8) | |
8009 | #define DKL_TX_DE_EMPAHSIS_COEFF_MASK (0x1f << 8) | |
8010 | #define DKL_TX_VSWING_CONTROL(x) ((x) << 0) | |
8011 | #define DKL_TX_VSWING_CONTROL_MASK (0x7 << 0) | |
8012 | #define DKL_TX_DPCNTL0(tc_port) _MMIO(_PORT(tc_port, \ | |
8013 | _DKL_PHY1_BASE, \ | |
8014 | _DKL_PHY2_BASE) + \ | |
8015 | _DKL_TX_DPCNTL0) | |
8016 | ||
8017 | #define _DKL_TX_DPCNTL1 0x2C4 | |
8018 | /* Bits are the same as DKL_TX_DPCNTRL0 */ | |
8019 | #define DKL_TX_DPCNTL1(tc_port) _MMIO(_PORT(tc_port, \ | |
8020 | _DKL_PHY1_BASE, \ | |
8021 | _DKL_PHY2_BASE) + \ | |
8022 | _DKL_TX_DPCNTL1) | |
8023 | ||
5ff59ddd JRS |
8024 | #define _DKL_TX_DPCNTL2 0x2C8 |
8025 | #define DKL_TX_DP20BITMODE REG_BIT(2) | |
8026 | #define DKL_TX_DPCNTL2_CFG_LOADGENSELECT_TX1_MASK REG_GENMASK(4, 3) | |
8027 | #define DKL_TX_DPCNTL2_CFG_LOADGENSELECT_TX1(val) REG_FIELD_PREP(DKL_TX_DPCNTL2_CFG_LOADGENSELECT_TX1_MASK, (val)) | |
8028 | #define DKL_TX_DPCNTL2_CFG_LOADGENSELECT_TX2_MASK REG_GENMASK(6, 5) | |
8029 | #define DKL_TX_DPCNTL2_CFG_LOADGENSELECT_TX2(val) REG_FIELD_PREP(DKL_TX_DPCNTL2_CFG_LOADGENSELECT_TX2_MASK, (val)) | |
f15a4eb1 VK |
8030 | #define DKL_TX_DPCNTL2(tc_port) _MMIO(_PORT(tc_port, \ |
8031 | _DKL_PHY1_BASE, \ | |
8032 | _DKL_PHY2_BASE) + \ | |
8033 | _DKL_TX_DPCNTL2) | |
8034 | ||
8035 | #define _DKL_TX_FW_CALIB 0x2F8 | |
8036 | #define DKL_TX_CFG_DISABLE_WAIT_INIT (1 << 7) | |
8037 | #define DKL_TX_FW_CALIB(tc_port) _MMIO(_PORT(tc_port, \ | |
8038 | _DKL_PHY1_BASE, \ | |
8039 | _DKL_PHY2_BASE) + \ | |
8040 | _DKL_TX_FW_CALIB) | |
8041 | ||
2d69c42e JRS |
8042 | #define _DKL_TX_PMD_LANE_SUS 0xD00 |
8043 | #define DKL_TX_PMD_LANE_SUS(tc_port) _MMIO(_PORT(tc_port, \ | |
8044 | _DKL_PHY1_BASE, \ | |
8045 | _DKL_PHY2_BASE) + \ | |
8046 | _DKL_TX_PMD_LANE_SUS) | |
8047 | ||
f15a4eb1 VK |
8048 | #define _DKL_TX_DW17 0xDC4 |
8049 | #define DKL_TX_DW17(tc_port) _MMIO(_PORT(tc_port, \ | |
8050 | _DKL_PHY1_BASE, \ | |
8051 | _DKL_PHY2_BASE) + \ | |
8052 | _DKL_TX_DW17) | |
8053 | ||
8054 | #define _DKL_TX_DW18 0xDC8 | |
8055 | #define DKL_TX_DW18(tc_port) _MMIO(_PORT(tc_port, \ | |
8056 | _DKL_PHY1_BASE, \ | |
8057 | _DKL_PHY2_BASE) + \ | |
8058 | _DKL_TX_DW18) | |
8059 | ||
8060 | #define _DKL_DP_MODE 0xA0 | |
f15a4eb1 VK |
8061 | #define DKL_DP_MODE(tc_port) _MMIO(_PORT(tc_port, \ |
8062 | _DKL_PHY1_BASE, \ | |
8063 | _DKL_PHY2_BASE) + \ | |
8064 | _DKL_DP_MODE) | |
8065 | ||
8066 | #define _DKL_CMN_UC_DW27 0x36C | |
8067 | #define DKL_CMN_UC_DW27_UC_HEALTH (0x1 << 15) | |
8068 | #define DKL_CMN_UC_DW_27(tc_port) _MMIO(_PORT(tc_port, \ | |
8069 | _DKL_PHY1_BASE, \ | |
8070 | _DKL_PHY2_BASE) + \ | |
8071 | _DKL_CMN_UC_DW27) | |
8072 | ||
8073 | /* | |
8074 | * Each Dekel PHY is addressed through a 4KB aperture. Each PHY has more than | |
8075 | * 4KB of register space, so a separate index is programmed in HIP_INDEX_REG0 | |
8076 | * or HIP_INDEX_REG1, based on the port number, to set the upper 2 address | |
8077 | * bits that point the 4KB window into the full PHY register space. | |
8078 | */ | |
8079 | #define _HIP_INDEX_REG0 0x1010A0 | |
8080 | #define _HIP_INDEX_REG1 0x1010A4 | |
8081 | #define HIP_INDEX_REG(tc_port) _MMIO((tc_port) < 4 ? _HIP_INDEX_REG0 \ | |
8082 | : _HIP_INDEX_REG1) | |
8083 | #define _HIP_INDEX_SHIFT(tc_port) (8 * ((tc_port) % 4)) | |
8084 | #define HIP_INDEX_VAL(tc_port, val) ((val) << _HIP_INDEX_SHIFT(tc_port)) | |
8085 | ||
f8437dd1 | 8086 | /* BXT display engine PLL */ |
f0f59a00 | 8087 | #define BXT_DE_PLL_CTL _MMIO(0x6d000) |
f8437dd1 VK |
8088 | #define BXT_DE_PLL_RATIO(x) (x) /* {60,65,100} * 19.2MHz */ |
8089 | #define BXT_DE_PLL_RATIO_MASK 0xff | |
8090 | ||
f0f59a00 | 8091 | #define BXT_DE_PLL_ENABLE _MMIO(0x46070) |
f8437dd1 VK |
8092 | #define BXT_DE_PLL_PLL_ENABLE (1 << 31) |
8093 | #define BXT_DE_PLL_LOCK (1 << 30) | |
d62686ba SL |
8094 | #define BXT_DE_PLL_FREQ_REQ (1 << 23) |
8095 | #define BXT_DE_PLL_FREQ_REQ_ACK (1 << 22) | |
1d89509a LDM |
8096 | #define ICL_CDCLK_PLL_RATIO(x) (x) |
8097 | #define ICL_CDCLK_PLL_RATIO_MASK 0xff | |
f8437dd1 | 8098 | |
664326f8 | 8099 | /* GEN9 DC */ |
f0f59a00 | 8100 | #define DC_STATE_EN _MMIO(0x45504) |
13ae3a0d | 8101 | #define DC_STATE_DISABLE 0 |
e45e0003 AG |
8102 | #define DC_STATE_EN_DC3CO REG_BIT(30) |
8103 | #define DC_STATE_DC3CO_STATUS REG_BIT(29) | |
5ee8ee86 PZ |
8104 | #define DC_STATE_EN_UPTO_DC5 (1 << 0) |
8105 | #define DC_STATE_EN_DC9 (1 << 3) | |
8106 | #define DC_STATE_EN_UPTO_DC6 (2 << 0) | |
6b457d31 SK |
8107 | #define DC_STATE_EN_UPTO_DC5_DC6_MASK 0x3 |
8108 | ||
f0f59a00 | 8109 | #define DC_STATE_DEBUG _MMIO(0x45520) |
5ee8ee86 PZ |
8110 | #define DC_STATE_DEBUG_MASK_CORES (1 << 0) |
8111 | #define DC_STATE_DEBUG_MASK_MEMORY_UP (1 << 1) | |
6b457d31 | 8112 | |
f0f59a00 | 8113 | #define D_COMP_BDW _MMIO(0x138144) |
90e8d31c | 8114 | |
69e94b7e | 8115 | /* Pipe WM_LINETIME - watermark line time */ |
0560b0c6 VS |
8116 | #define _WM_LINETIME_A 0x45270 |
8117 | #define _WM_LINETIME_B 0x45274 | |
8118 | #define WM_LINETIME(pipe) _MMIO_PIPE(pipe, _WM_LINETIME_A, _WM_LINETIME_B) | |
8119 | #define HSW_LINETIME_MASK REG_GENMASK(8, 0) | |
8120 | #define HSW_LINETIME(x) REG_FIELD_PREP(HSW_LINETIME_MASK, (x)) | |
8121 | #define HSW_IPS_LINETIME_MASK REG_GENMASK(24, 16) | |
8122 | #define HSW_IPS_LINETIME(x) REG_FIELD_PREP(HSW_IPS_LINETIME_MASK, (x)) | |
96d6e350 ED |
8123 | |
8124 | /* SFUSE_STRAP */ | |
f0f59a00 | 8125 | #define SFUSE_STRAP _MMIO(0xc2014) |
5ee8ee86 PZ |
8126 | #define SFUSE_STRAP_FUSE_LOCK (1 << 13) |
8127 | #define SFUSE_STRAP_RAW_FREQUENCY (1 << 8) | |
8128 | #define SFUSE_STRAP_DISPLAY_DISABLED (1 << 7) | |
8129 | #define SFUSE_STRAP_CRT_DISABLED (1 << 6) | |
8130 | #define SFUSE_STRAP_DDIF_DETECTED (1 << 3) | |
8131 | #define SFUSE_STRAP_DDIB_DETECTED (1 << 2) | |
8132 | #define SFUSE_STRAP_DDIC_DETECTED (1 << 1) | |
8133 | #define SFUSE_STRAP_DDID_DETECTED (1 << 0) | |
96d6e350 | 8134 | |
f0f59a00 | 8135 | #define WM_MISC _MMIO(0x45260) |
801bcfff PZ |
8136 | #define WM_MISC_DATA_PARTITION_5_6 (1 << 0) |
8137 | ||
f0f59a00 | 8138 | #define WM_DBG _MMIO(0x45280) |
5ee8ee86 PZ |
8139 | #define WM_DBG_DISALLOW_MULTIPLE_LP (1 << 0) |
8140 | #define WM_DBG_DISALLOW_MAXFIFO (1 << 1) | |
8141 | #define WM_DBG_DISALLOW_SPRITE (1 << 2) | |
1544d9d5 | 8142 | |
86d3efce VS |
8143 | /* pipe CSC */ |
8144 | #define _PIPE_A_CSC_COEFF_RY_GY 0x49010 | |
8145 | #define _PIPE_A_CSC_COEFF_BY 0x49014 | |
8146 | #define _PIPE_A_CSC_COEFF_RU_GU 0x49018 | |
8147 | #define _PIPE_A_CSC_COEFF_BU 0x4901c | |
8148 | #define _PIPE_A_CSC_COEFF_RV_GV 0x49020 | |
8149 | #define _PIPE_A_CSC_COEFF_BV 0x49024 | |
255fcfbc | 8150 | |
86d3efce | 8151 | #define _PIPE_A_CSC_MODE 0x49028 |
af28cc4c VS |
8152 | #define ICL_CSC_ENABLE (1 << 31) /* icl+ */ |
8153 | #define ICL_OUTPUT_CSC_ENABLE (1 << 30) /* icl+ */ | |
8154 | #define CSC_BLACK_SCREEN_OFFSET (1 << 2) /* ilk/snb */ | |
8155 | #define CSC_POSITION_BEFORE_GAMMA (1 << 1) /* pre-glk */ | |
8156 | #define CSC_MODE_YUV_TO_RGB (1 << 0) /* ilk/snb */ | |
255fcfbc | 8157 | |
86d3efce VS |
8158 | #define _PIPE_A_CSC_PREOFF_HI 0x49030 |
8159 | #define _PIPE_A_CSC_PREOFF_ME 0x49034 | |
8160 | #define _PIPE_A_CSC_PREOFF_LO 0x49038 | |
8161 | #define _PIPE_A_CSC_POSTOFF_HI 0x49040 | |
8162 | #define _PIPE_A_CSC_POSTOFF_ME 0x49044 | |
8163 | #define _PIPE_A_CSC_POSTOFF_LO 0x49048 | |
8164 | ||
8165 | #define _PIPE_B_CSC_COEFF_RY_GY 0x49110 | |
8166 | #define _PIPE_B_CSC_COEFF_BY 0x49114 | |
8167 | #define _PIPE_B_CSC_COEFF_RU_GU 0x49118 | |
8168 | #define _PIPE_B_CSC_COEFF_BU 0x4911c | |
8169 | #define _PIPE_B_CSC_COEFF_RV_GV 0x49120 | |
8170 | #define _PIPE_B_CSC_COEFF_BV 0x49124 | |
8171 | #define _PIPE_B_CSC_MODE 0x49128 | |
8172 | #define _PIPE_B_CSC_PREOFF_HI 0x49130 | |
8173 | #define _PIPE_B_CSC_PREOFF_ME 0x49134 | |
8174 | #define _PIPE_B_CSC_PREOFF_LO 0x49138 | |
8175 | #define _PIPE_B_CSC_POSTOFF_HI 0x49140 | |
8176 | #define _PIPE_B_CSC_POSTOFF_ME 0x49144 | |
8177 | #define _PIPE_B_CSC_POSTOFF_LO 0x49148 | |
8178 | ||
f0f59a00 VS |
8179 | #define PIPE_CSC_COEFF_RY_GY(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_COEFF_RY_GY, _PIPE_B_CSC_COEFF_RY_GY) |
8180 | #define PIPE_CSC_COEFF_BY(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_COEFF_BY, _PIPE_B_CSC_COEFF_BY) | |
8181 | #define PIPE_CSC_COEFF_RU_GU(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_COEFF_RU_GU, _PIPE_B_CSC_COEFF_RU_GU) | |
8182 | #define PIPE_CSC_COEFF_BU(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_COEFF_BU, _PIPE_B_CSC_COEFF_BU) | |
8183 | #define PIPE_CSC_COEFF_RV_GV(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_COEFF_RV_GV, _PIPE_B_CSC_COEFF_RV_GV) | |
8184 | #define PIPE_CSC_COEFF_BV(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_COEFF_BV, _PIPE_B_CSC_COEFF_BV) | |
8185 | #define PIPE_CSC_MODE(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_MODE, _PIPE_B_CSC_MODE) | |
8186 | #define PIPE_CSC_PREOFF_HI(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_PREOFF_HI, _PIPE_B_CSC_PREOFF_HI) | |
8187 | #define PIPE_CSC_PREOFF_ME(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_PREOFF_ME, _PIPE_B_CSC_PREOFF_ME) | |
8188 | #define PIPE_CSC_PREOFF_LO(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_PREOFF_LO, _PIPE_B_CSC_PREOFF_LO) | |
8189 | #define PIPE_CSC_POSTOFF_HI(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_POSTOFF_HI, _PIPE_B_CSC_POSTOFF_HI) | |
8190 | #define PIPE_CSC_POSTOFF_ME(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_POSTOFF_ME, _PIPE_B_CSC_POSTOFF_ME) | |
8191 | #define PIPE_CSC_POSTOFF_LO(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_POSTOFF_LO, _PIPE_B_CSC_POSTOFF_LO) | |
86d3efce | 8192 | |
a91de580 US |
8193 | /* Pipe Output CSC */ |
8194 | #define _PIPE_A_OUTPUT_CSC_COEFF_RY_GY 0x49050 | |
8195 | #define _PIPE_A_OUTPUT_CSC_COEFF_BY 0x49054 | |
8196 | #define _PIPE_A_OUTPUT_CSC_COEFF_RU_GU 0x49058 | |
8197 | #define _PIPE_A_OUTPUT_CSC_COEFF_BU 0x4905c | |
8198 | #define _PIPE_A_OUTPUT_CSC_COEFF_RV_GV 0x49060 | |
8199 | #define _PIPE_A_OUTPUT_CSC_COEFF_BV 0x49064 | |
8200 | #define _PIPE_A_OUTPUT_CSC_PREOFF_HI 0x49068 | |
8201 | #define _PIPE_A_OUTPUT_CSC_PREOFF_ME 0x4906c | |
8202 | #define _PIPE_A_OUTPUT_CSC_PREOFF_LO 0x49070 | |
8203 | #define _PIPE_A_OUTPUT_CSC_POSTOFF_HI 0x49074 | |
8204 | #define _PIPE_A_OUTPUT_CSC_POSTOFF_ME 0x49078 | |
8205 | #define _PIPE_A_OUTPUT_CSC_POSTOFF_LO 0x4907c | |
8206 | ||
8207 | #define _PIPE_B_OUTPUT_CSC_COEFF_RY_GY 0x49150 | |
8208 | #define _PIPE_B_OUTPUT_CSC_COEFF_BY 0x49154 | |
8209 | #define _PIPE_B_OUTPUT_CSC_COEFF_RU_GU 0x49158 | |
8210 | #define _PIPE_B_OUTPUT_CSC_COEFF_BU 0x4915c | |
8211 | #define _PIPE_B_OUTPUT_CSC_COEFF_RV_GV 0x49160 | |
8212 | #define _PIPE_B_OUTPUT_CSC_COEFF_BV 0x49164 | |
8213 | #define _PIPE_B_OUTPUT_CSC_PREOFF_HI 0x49168 | |
8214 | #define _PIPE_B_OUTPUT_CSC_PREOFF_ME 0x4916c | |
8215 | #define _PIPE_B_OUTPUT_CSC_PREOFF_LO 0x49170 | |
8216 | #define _PIPE_B_OUTPUT_CSC_POSTOFF_HI 0x49174 | |
8217 | #define _PIPE_B_OUTPUT_CSC_POSTOFF_ME 0x49178 | |
8218 | #define _PIPE_B_OUTPUT_CSC_POSTOFF_LO 0x4917c | |
8219 | ||
8220 | #define PIPE_CSC_OUTPUT_COEFF_RY_GY(pipe) _MMIO_PIPE(pipe,\ | |
8221 | _PIPE_A_OUTPUT_CSC_COEFF_RY_GY,\ | |
8222 | _PIPE_B_OUTPUT_CSC_COEFF_RY_GY) | |
8223 | #define PIPE_CSC_OUTPUT_COEFF_BY(pipe) _MMIO_PIPE(pipe, \ | |
8224 | _PIPE_A_OUTPUT_CSC_COEFF_BY, \ | |
8225 | _PIPE_B_OUTPUT_CSC_COEFF_BY) | |
8226 | #define PIPE_CSC_OUTPUT_COEFF_RU_GU(pipe) _MMIO_PIPE(pipe, \ | |
8227 | _PIPE_A_OUTPUT_CSC_COEFF_RU_GU, \ | |
8228 | _PIPE_B_OUTPUT_CSC_COEFF_RU_GU) | |
8229 | #define PIPE_CSC_OUTPUT_COEFF_BU(pipe) _MMIO_PIPE(pipe, \ | |
8230 | _PIPE_A_OUTPUT_CSC_COEFF_BU, \ | |
8231 | _PIPE_B_OUTPUT_CSC_COEFF_BU) | |
8232 | #define PIPE_CSC_OUTPUT_COEFF_RV_GV(pipe) _MMIO_PIPE(pipe, \ | |
8233 | _PIPE_A_OUTPUT_CSC_COEFF_RV_GV, \ | |
8234 | _PIPE_B_OUTPUT_CSC_COEFF_RV_GV) | |
8235 | #define PIPE_CSC_OUTPUT_COEFF_BV(pipe) _MMIO_PIPE(pipe, \ | |
8236 | _PIPE_A_OUTPUT_CSC_COEFF_BV, \ | |
8237 | _PIPE_B_OUTPUT_CSC_COEFF_BV) | |
8238 | #define PIPE_CSC_OUTPUT_PREOFF_HI(pipe) _MMIO_PIPE(pipe, \ | |
8239 | _PIPE_A_OUTPUT_CSC_PREOFF_HI, \ | |
8240 | _PIPE_B_OUTPUT_CSC_PREOFF_HI) | |
8241 | #define PIPE_CSC_OUTPUT_PREOFF_ME(pipe) _MMIO_PIPE(pipe, \ | |
8242 | _PIPE_A_OUTPUT_CSC_PREOFF_ME, \ | |
8243 | _PIPE_B_OUTPUT_CSC_PREOFF_ME) | |
8244 | #define PIPE_CSC_OUTPUT_PREOFF_LO(pipe) _MMIO_PIPE(pipe, \ | |
8245 | _PIPE_A_OUTPUT_CSC_PREOFF_LO, \ | |
8246 | _PIPE_B_OUTPUT_CSC_PREOFF_LO) | |
8247 | #define PIPE_CSC_OUTPUT_POSTOFF_HI(pipe) _MMIO_PIPE(pipe, \ | |
8248 | _PIPE_A_OUTPUT_CSC_POSTOFF_HI, \ | |
8249 | _PIPE_B_OUTPUT_CSC_POSTOFF_HI) | |
8250 | #define PIPE_CSC_OUTPUT_POSTOFF_ME(pipe) _MMIO_PIPE(pipe, \ | |
8251 | _PIPE_A_OUTPUT_CSC_POSTOFF_ME, \ | |
8252 | _PIPE_B_OUTPUT_CSC_POSTOFF_ME) | |
8253 | #define PIPE_CSC_OUTPUT_POSTOFF_LO(pipe) _MMIO_PIPE(pipe, \ | |
8254 | _PIPE_A_OUTPUT_CSC_POSTOFF_LO, \ | |
8255 | _PIPE_B_OUTPUT_CSC_POSTOFF_LO) | |
8256 | ||
82cf435b LL |
8257 | /* pipe degamma/gamma LUTs on IVB+ */ |
8258 | #define _PAL_PREC_INDEX_A 0x4A400 | |
8259 | #define _PAL_PREC_INDEX_B 0x4AC00 | |
8260 | #define _PAL_PREC_INDEX_C 0x4B400 | |
8261 | #define PAL_PREC_10_12_BIT (0 << 31) | |
8262 | #define PAL_PREC_SPLIT_MODE (1 << 31) | |
8263 | #define PAL_PREC_AUTO_INCREMENT (1 << 15) | |
2fcb2066 | 8264 | #define PAL_PREC_INDEX_VALUE_MASK (0x3ff << 0) |
5bda1aca | 8265 | #define PAL_PREC_INDEX_VALUE(x) ((x) << 0) |
82cf435b LL |
8266 | #define _PAL_PREC_DATA_A 0x4A404 |
8267 | #define _PAL_PREC_DATA_B 0x4AC04 | |
8268 | #define _PAL_PREC_DATA_C 0x4B404 | |
8269 | #define _PAL_PREC_GC_MAX_A 0x4A410 | |
8270 | #define _PAL_PREC_GC_MAX_B 0x4AC10 | |
8271 | #define _PAL_PREC_GC_MAX_C 0x4B410 | |
4bb6a9d5 SS |
8272 | #define PREC_PAL_DATA_RED_MASK REG_GENMASK(29, 20) |
8273 | #define PREC_PAL_DATA_GREEN_MASK REG_GENMASK(19, 10) | |
8274 | #define PREC_PAL_DATA_BLUE_MASK REG_GENMASK(9, 0) | |
82cf435b LL |
8275 | #define _PAL_PREC_EXT_GC_MAX_A 0x4A420 |
8276 | #define _PAL_PREC_EXT_GC_MAX_B 0x4AC20 | |
8277 | #define _PAL_PREC_EXT_GC_MAX_C 0x4B420 | |
9751bafc ACO |
8278 | #define _PAL_PREC_EXT2_GC_MAX_A 0x4A430 |
8279 | #define _PAL_PREC_EXT2_GC_MAX_B 0x4AC30 | |
8280 | #define _PAL_PREC_EXT2_GC_MAX_C 0x4B430 | |
82cf435b LL |
8281 | |
8282 | #define PREC_PAL_INDEX(pipe) _MMIO_PIPE(pipe, _PAL_PREC_INDEX_A, _PAL_PREC_INDEX_B) | |
8283 | #define PREC_PAL_DATA(pipe) _MMIO_PIPE(pipe, _PAL_PREC_DATA_A, _PAL_PREC_DATA_B) | |
8284 | #define PREC_PAL_GC_MAX(pipe, i) _MMIO(_PIPE(pipe, _PAL_PREC_GC_MAX_A, _PAL_PREC_GC_MAX_B) + (i) * 4) | |
8285 | #define PREC_PAL_EXT_GC_MAX(pipe, i) _MMIO(_PIPE(pipe, _PAL_PREC_EXT_GC_MAX_A, _PAL_PREC_EXT_GC_MAX_B) + (i) * 4) | |
502da13a | 8286 | #define PREC_PAL_EXT2_GC_MAX(pipe, i) _MMIO(_PIPE(pipe, _PAL_PREC_EXT2_GC_MAX_A, _PAL_PREC_EXT2_GC_MAX_B) + (i) * 4) |
82cf435b | 8287 | |
9751bafc ACO |
8288 | #define _PRE_CSC_GAMC_INDEX_A 0x4A484 |
8289 | #define _PRE_CSC_GAMC_INDEX_B 0x4AC84 | |
8290 | #define _PRE_CSC_GAMC_INDEX_C 0x4B484 | |
8291 | #define PRE_CSC_GAMC_AUTO_INCREMENT (1 << 10) | |
8292 | #define _PRE_CSC_GAMC_DATA_A 0x4A488 | |
8293 | #define _PRE_CSC_GAMC_DATA_B 0x4AC88 | |
8294 | #define _PRE_CSC_GAMC_DATA_C 0x4B488 | |
8295 | ||
8296 | #define PRE_CSC_GAMC_INDEX(pipe) _MMIO_PIPE(pipe, _PRE_CSC_GAMC_INDEX_A, _PRE_CSC_GAMC_INDEX_B) | |
8297 | #define PRE_CSC_GAMC_DATA(pipe) _MMIO_PIPE(pipe, _PRE_CSC_GAMC_DATA_A, _PRE_CSC_GAMC_DATA_B) | |
8298 | ||
377c70ed US |
8299 | /* ICL Multi segmented gamma */ |
8300 | #define _PAL_PREC_MULTI_SEG_INDEX_A 0x4A408 | |
8301 | #define _PAL_PREC_MULTI_SEG_INDEX_B 0x4AC08 | |
8302 | #define PAL_PREC_MULTI_SEGMENT_AUTO_INCREMENT REG_BIT(15) | |
8303 | #define PAL_PREC_MULTI_SEGMENT_INDEX_VALUE_MASK REG_GENMASK(4, 0) | |
8304 | ||
8305 | #define _PAL_PREC_MULTI_SEG_DATA_A 0x4A40C | |
8306 | #define _PAL_PREC_MULTI_SEG_DATA_B 0x4AC0C | |
b4ab7aa8 SS |
8307 | #define PAL_PREC_MULTI_SEG_RED_LDW_MASK REG_GENMASK(29, 24) |
8308 | #define PAL_PREC_MULTI_SEG_RED_UDW_MASK REG_GENMASK(29, 20) | |
8309 | #define PAL_PREC_MULTI_SEG_GREEN_LDW_MASK REG_GENMASK(19, 14) | |
8310 | #define PAL_PREC_MULTI_SEG_GREEN_UDW_MASK REG_GENMASK(19, 10) | |
8311 | #define PAL_PREC_MULTI_SEG_BLUE_LDW_MASK REG_GENMASK(9, 4) | |
8312 | #define PAL_PREC_MULTI_SEG_BLUE_UDW_MASK REG_GENMASK(9, 0) | |
377c70ed US |
8313 | |
8314 | #define PREC_PAL_MULTI_SEG_INDEX(pipe) _MMIO_PIPE(pipe, \ | |
8315 | _PAL_PREC_MULTI_SEG_INDEX_A, \ | |
8316 | _PAL_PREC_MULTI_SEG_INDEX_B) | |
8317 | #define PREC_PAL_MULTI_SEG_DATA(pipe) _MMIO_PIPE(pipe, \ | |
8318 | _PAL_PREC_MULTI_SEG_DATA_A, \ | |
8319 | _PAL_PREC_MULTI_SEG_DATA_B) | |
8320 | ||
6eba56f6 AG |
8321 | #define _MMIO_PLANE_GAMC(plane, i, a, b) _MMIO(_PIPE(plane, a, b) + (i) * 4) |
8322 | ||
8323 | /* Plane CSC Registers */ | |
8324 | #define _PLANE_CSC_RY_GY_1_A 0x70210 | |
8325 | #define _PLANE_CSC_RY_GY_2_A 0x70310 | |
8326 | ||
8327 | #define _PLANE_CSC_RY_GY_1_B 0x71210 | |
8328 | #define _PLANE_CSC_RY_GY_2_B 0x71310 | |
8329 | ||
8330 | #define _PLANE_CSC_RY_GY_1(pipe) _PIPE(pipe, _PLANE_CSC_RY_GY_1_A, \ | |
8331 | _PLANE_CSC_RY_GY_1_B) | |
8332 | #define _PLANE_CSC_RY_GY_2(pipe) _PIPE(pipe, _PLANE_INPUT_CSC_RY_GY_2_A, \ | |
8333 | _PLANE_INPUT_CSC_RY_GY_2_B) | |
8334 | #define PLANE_CSC_COEFF(pipe, plane, index) _MMIO_PLANE(plane, \ | |
8335 | _PLANE_CSC_RY_GY_1(pipe) + (index) * 4, \ | |
8336 | _PLANE_CSC_RY_GY_2(pipe) + (index) * 4) | |
8337 | ||
8338 | #define _PLANE_CSC_PREOFF_HI_1_A 0x70228 | |
8339 | #define _PLANE_CSC_PREOFF_HI_2_A 0x70328 | |
8340 | ||
8341 | #define _PLANE_CSC_PREOFF_HI_1_B 0x71228 | |
8342 | #define _PLANE_CSC_PREOFF_HI_2_B 0x71328 | |
8343 | ||
8344 | #define _PLANE_CSC_PREOFF_HI_1(pipe) _PIPE(pipe, _PLANE_CSC_PREOFF_HI_1_A, \ | |
8345 | _PLANE_CSC_PREOFF_HI_1_B) | |
8346 | #define _PLANE_CSC_PREOFF_HI_2(pipe) _PIPE(pipe, _PLANE_CSC_PREOFF_HI_2_A, \ | |
8347 | _PLANE_CSC_PREOFF_HI_2_B) | |
8348 | #define PLANE_CSC_PREOFF(pipe, plane, index) _MMIO_PLANE(plane, _PLANE_CSC_PREOFF_HI_1(pipe) + \ | |
8349 | (index) * 4, _PLANE_CSC_PREOFF_HI_2(pipe) + \ | |
8350 | (index) * 4) | |
8351 | ||
8352 | #define _PLANE_CSC_POSTOFF_HI_1_A 0x70234 | |
8353 | #define _PLANE_CSC_POSTOFF_HI_2_A 0x70334 | |
8354 | ||
8355 | #define _PLANE_CSC_POSTOFF_HI_1_B 0x71234 | |
8356 | #define _PLANE_CSC_POSTOFF_HI_2_B 0x71334 | |
8357 | ||
8358 | #define _PLANE_CSC_POSTOFF_HI_1(pipe) _PIPE(pipe, _PLANE_CSC_POSTOFF_HI_1_A, \ | |
8359 | _PLANE_CSC_POSTOFF_HI_1_B) | |
8360 | #define _PLANE_CSC_POSTOFF_HI_2(pipe) _PIPE(pipe, _PLANE_CSC_POSTOFF_HI_2_A, \ | |
8361 | _PLANE_CSC_POSTOFF_HI_2_B) | |
8362 | #define PLANE_CSC_POSTOFF(pipe, plane, index) _MMIO_PLANE(plane, _PLANE_CSC_POSTOFF_HI_1(pipe) + \ | |
8363 | (index) * 4, _PLANE_CSC_POSTOFF_HI_2(pipe) + \ | |
8364 | (index) * 4) | |
8365 | ||
29dc3739 LL |
8366 | /* pipe CSC & degamma/gamma LUTs on CHV */ |
8367 | #define _CGM_PIPE_A_CSC_COEFF01 (VLV_DISPLAY_BASE + 0x67900) | |
8368 | #define _CGM_PIPE_A_CSC_COEFF23 (VLV_DISPLAY_BASE + 0x67904) | |
8369 | #define _CGM_PIPE_A_CSC_COEFF45 (VLV_DISPLAY_BASE + 0x67908) | |
8370 | #define _CGM_PIPE_A_CSC_COEFF67 (VLV_DISPLAY_BASE + 0x6790C) | |
8371 | #define _CGM_PIPE_A_CSC_COEFF8 (VLV_DISPLAY_BASE + 0x67910) | |
8372 | #define _CGM_PIPE_A_DEGAMMA (VLV_DISPLAY_BASE + 0x66000) | |
3d041e90 VS |
8373 | #define CGM_PIPE_DEGAMMA_RED_MASK REG_GENMASK(13, 0) |
8374 | #define CGM_PIPE_DEGAMMA_GREEN_MASK REG_GENMASK(29, 16) | |
8375 | #define CGM_PIPE_DEGAMMA_BLUE_MASK REG_GENMASK(13, 0) | |
29dc3739 | 8376 | #define _CGM_PIPE_A_GAMMA (VLV_DISPLAY_BASE + 0x67000) |
3d041e90 VS |
8377 | #define CGM_PIPE_GAMMA_RED_MASK REG_GENMASK(9, 0) |
8378 | #define CGM_PIPE_GAMMA_GREEN_MASK REG_GENMASK(25, 16) | |
8379 | #define CGM_PIPE_GAMMA_BLUE_MASK REG_GENMASK(9, 0) | |
29dc3739 LL |
8380 | #define _CGM_PIPE_A_MODE (VLV_DISPLAY_BASE + 0x67A00) |
8381 | #define CGM_PIPE_MODE_GAMMA (1 << 2) | |
8382 | #define CGM_PIPE_MODE_CSC (1 << 1) | |
8383 | #define CGM_PIPE_MODE_DEGAMMA (1 << 0) | |
8384 | ||
8385 | #define _CGM_PIPE_B_CSC_COEFF01 (VLV_DISPLAY_BASE + 0x69900) | |
8386 | #define _CGM_PIPE_B_CSC_COEFF23 (VLV_DISPLAY_BASE + 0x69904) | |
8387 | #define _CGM_PIPE_B_CSC_COEFF45 (VLV_DISPLAY_BASE + 0x69908) | |
8388 | #define _CGM_PIPE_B_CSC_COEFF67 (VLV_DISPLAY_BASE + 0x6990C) | |
8389 | #define _CGM_PIPE_B_CSC_COEFF8 (VLV_DISPLAY_BASE + 0x69910) | |
8390 | #define _CGM_PIPE_B_DEGAMMA (VLV_DISPLAY_BASE + 0x68000) | |
8391 | #define _CGM_PIPE_B_GAMMA (VLV_DISPLAY_BASE + 0x69000) | |
8392 | #define _CGM_PIPE_B_MODE (VLV_DISPLAY_BASE + 0x69A00) | |
8393 | ||
8394 | #define CGM_PIPE_CSC_COEFF01(pipe) _MMIO_PIPE(pipe, _CGM_PIPE_A_CSC_COEFF01, _CGM_PIPE_B_CSC_COEFF01) | |
8395 | #define CGM_PIPE_CSC_COEFF23(pipe) _MMIO_PIPE(pipe, _CGM_PIPE_A_CSC_COEFF23, _CGM_PIPE_B_CSC_COEFF23) | |
8396 | #define CGM_PIPE_CSC_COEFF45(pipe) _MMIO_PIPE(pipe, _CGM_PIPE_A_CSC_COEFF45, _CGM_PIPE_B_CSC_COEFF45) | |
8397 | #define CGM_PIPE_CSC_COEFF67(pipe) _MMIO_PIPE(pipe, _CGM_PIPE_A_CSC_COEFF67, _CGM_PIPE_B_CSC_COEFF67) | |
8398 | #define CGM_PIPE_CSC_COEFF8(pipe) _MMIO_PIPE(pipe, _CGM_PIPE_A_CSC_COEFF8, _CGM_PIPE_B_CSC_COEFF8) | |
8399 | #define CGM_PIPE_DEGAMMA(pipe, i, w) _MMIO(_PIPE(pipe, _CGM_PIPE_A_DEGAMMA, _CGM_PIPE_B_DEGAMMA) + (i) * 8 + (w) * 4) | |
8400 | #define CGM_PIPE_GAMMA(pipe, i, w) _MMIO(_PIPE(pipe, _CGM_PIPE_A_GAMMA, _CGM_PIPE_B_GAMMA) + (i) * 8 + (w) * 4) | |
8401 | #define CGM_PIPE_MODE(pipe) _MMIO_PIPE(pipe, _CGM_PIPE_A_MODE, _CGM_PIPE_B_MODE) | |
8402 | ||
aec0246f US |
8403 | /* Gen4+ Timestamp and Pipe Frame time stamp registers */ |
8404 | #define GEN4_TIMESTAMP _MMIO(0x2358) | |
8405 | #define ILK_TIMESTAMP_HI _MMIO(0x70070) | |
8406 | #define IVB_TIMESTAMP_CTR _MMIO(0x44070) | |
8407 | ||
dab91783 LL |
8408 | #define GEN9_TIMESTAMP_OVERRIDE _MMIO(0x44074) |
8409 | #define GEN9_TIMESTAMP_OVERRIDE_US_COUNTER_DIVIDER_SHIFT 0 | |
8410 | #define GEN9_TIMESTAMP_OVERRIDE_US_COUNTER_DIVIDER_MASK 0x3ff | |
8411 | #define GEN9_TIMESTAMP_OVERRIDE_US_COUNTER_DENOMINATOR_SHIFT 12 | |
8412 | #define GEN9_TIMESTAMP_OVERRIDE_US_COUNTER_DENOMINATOR_MASK (0xf << 12) | |
8413 | ||
aec0246f US |
8414 | #define _PIPE_FRMTMSTMP_A 0x70048 |
8415 | #define PIPE_FRMTMSTMP(pipe) \ | |
8416 | _MMIO_PIPE2(pipe, _PIPE_FRMTMSTMP_A) | |
8417 | ||
8b1b558d AS |
8418 | /* Display Stream Splitter Control */ |
8419 | #define DSS_CTL1 _MMIO(0x67400) | |
8420 | #define SPLITTER_ENABLE (1 << 31) | |
8421 | #define JOINER_ENABLE (1 << 30) | |
8422 | #define DUAL_LINK_MODE_INTERLEAVE (1 << 24) | |
8423 | #define DUAL_LINK_MODE_FRONTBACK (0 << 24) | |
8424 | #define OVERLAP_PIXELS_MASK (0xf << 16) | |
8425 | #define OVERLAP_PIXELS(pixels) ((pixels) << 16) | |
8426 | #define LEFT_DL_BUF_TARGET_DEPTH_MASK (0xfff << 0) | |
8427 | #define LEFT_DL_BUF_TARGET_DEPTH(pixels) ((pixels) << 0) | |
18cde299 | 8428 | #define MAX_DL_BUFFER_TARGET_DEPTH 0x5a0 |
8b1b558d AS |
8429 | |
8430 | #define DSS_CTL2 _MMIO(0x67404) | |
8431 | #define LEFT_BRANCH_VDSC_ENABLE (1 << 31) | |
8432 | #define RIGHT_BRANCH_VDSC_ENABLE (1 << 15) | |
8433 | #define RIGHT_DL_BUF_TARGET_DEPTH_MASK (0xfff << 0) | |
8434 | #define RIGHT_DL_BUF_TARGET_DEPTH(pixels) ((pixels) << 0) | |
8435 | ||
18cde299 AS |
8436 | #define _ICL_PIPE_DSS_CTL1_PB 0x78200 |
8437 | #define _ICL_PIPE_DSS_CTL1_PC 0x78400 | |
8438 | #define ICL_PIPE_DSS_CTL1(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8439 | _ICL_PIPE_DSS_CTL1_PB, \ | |
8440 | _ICL_PIPE_DSS_CTL1_PC) | |
8b1b558d AS |
8441 | #define BIG_JOINER_ENABLE (1 << 29) |
8442 | #define MASTER_BIG_JOINER_ENABLE (1 << 28) | |
8443 | #define VGA_CENTERING_ENABLE (1 << 27) | |
63e654f6 JN |
8444 | #define SPLITTER_CONFIGURATION_MASK REG_GENMASK(26, 25) |
8445 | #define SPLITTER_CONFIGURATION_2_SEGMENT REG_FIELD_PREP(SPLITTER_CONFIGURATION_MASK, 0) | |
8446 | #define SPLITTER_CONFIGURATION_4_SEGMENT REG_FIELD_PREP(SPLITTER_CONFIGURATION_MASK, 1) | |
d961eb20 AM |
8447 | #define UNCOMPRESSED_JOINER_MASTER (1 << 21) |
8448 | #define UNCOMPRESSED_JOINER_SLAVE (1 << 20) | |
8b1b558d | 8449 | |
18cde299 AS |
8450 | #define _ICL_PIPE_DSS_CTL2_PB 0x78204 |
8451 | #define _ICL_PIPE_DSS_CTL2_PC 0x78404 | |
8452 | #define ICL_PIPE_DSS_CTL2(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8453 | _ICL_PIPE_DSS_CTL2_PB, \ | |
8454 | _ICL_PIPE_DSS_CTL2_PC) | |
8b1b558d | 8455 | |
7f2aa5b3 | 8456 | #define GEN12_GSMBASE _MMIO(0x108100) |
d57d4a1d | 8457 | #define GEN12_DSMBASE _MMIO(0x1080C0) |
7f2aa5b3 | 8458 | |
d73dd1f4 | 8459 | #define XEHP_CLOCK_GATE_DIS _MMIO(0x101014) |
645cc0b9 MR |
8460 | #define SGSI_SIDECLK_DIS REG_BIT(17) |
8461 | #define SGGI_DIS REG_BIT(15) | |
d73dd1f4 SS |
8462 | #define SGR_DIS REG_BIT(13) |
8463 | ||
4b31b8e3 AJ |
8464 | #define XEHPSDV_FLAT_CCS_BASE_ADDR _MMIO(0x4910) |
8465 | #define XEHPSDV_CCS_BASE_SHIFT 8 | |
8466 | ||
d5165ebd TG |
8467 | /* gamt regs */ |
8468 | #define GEN8_L3_LRA_1_GPGPU _MMIO(0x4dd4) | |
8469 | #define GEN8_L3_LRA_1_GPGPU_DEFAULT_VALUE_BDW 0x67F1427F /* max/min for LRA1/2 */ | |
8470 | #define GEN8_L3_LRA_1_GPGPU_DEFAULT_VALUE_CHV 0x5FF101FF /* max/min for LRA1/2 */ | |
8471 | #define GEN9_L3_LRA_1_GPGPU_DEFAULT_VALUE_SKL 0x67F1427F /* " " */ | |
8472 | #define GEN9_L3_LRA_1_GPGPU_DEFAULT_VALUE_BXT 0x5FF101FF /* " " */ | |
8473 | ||
93564044 VS |
8474 | #define MMCD_MISC_CTRL _MMIO(0x4ddc) /* skl+ */ |
8475 | #define MMCD_PCLA (1 << 31) | |
8476 | #define MMCD_HOTSPOT_EN (1 << 27) | |
8477 | ||
ad186f3f PZ |
8478 | #define _ICL_PHY_MISC_A 0x64C00 |
8479 | #define _ICL_PHY_MISC_B 0x64C04 | |
d1af7b6f JH |
8480 | #define _DG2_PHY_MISC_TC1 0x64C14 /* TC1="PHY E" but offset as if "PHY F" */ |
8481 | #define ICL_PHY_MISC(port) _MMIO_PORT(port, _ICL_PHY_MISC_A, _ICL_PHY_MISC_B) | |
8482 | #define DG2_PHY_MISC(port) ((port) == PHY_E ? _MMIO(_DG2_PHY_MISC_TC1) : \ | |
8483 | ICL_PHY_MISC(port)) | |
bdeb18db | 8484 | #define ICL_PHY_MISC_MUX_DDID (1 << 28) |
ad186f3f | 8485 | #define ICL_PHY_MISC_DE_IO_COMP_PWR_DOWN (1 << 23) |
a6a12811 | 8486 | #define DG2_PHY_DP_TX_ACK_MASK REG_GENMASK(23, 20) |
ad186f3f | 8487 | |
2efbb2f0 | 8488 | /* Icelake Display Stream Compression Registers */ |
6f15a7de AS |
8489 | #define DSCA_PICTURE_PARAMETER_SET_0 _MMIO(0x6B200) |
8490 | #define DSCC_PICTURE_PARAMETER_SET_0 _MMIO(0x6BA00) | |
2efbb2f0 AS |
8491 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_0_PB 0x78270 |
8492 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_0_PB 0x78370 | |
8493 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_0_PC 0x78470 | |
8494 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_0_PC 0x78570 | |
8495 | #define ICL_DSC0_PICTURE_PARAMETER_SET_0(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8496 | _ICL_DSC0_PICTURE_PARAMETER_SET_0_PB, \ | |
8497 | _ICL_DSC0_PICTURE_PARAMETER_SET_0_PC) | |
8498 | #define ICL_DSC1_PICTURE_PARAMETER_SET_0(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8499 | _ICL_DSC1_PICTURE_PARAMETER_SET_0_PB, \ | |
8500 | _ICL_DSC1_PICTURE_PARAMETER_SET_0_PC) | |
8501 | #define DSC_VBR_ENABLE (1 << 19) | |
8502 | #define DSC_422_ENABLE (1 << 18) | |
8503 | #define DSC_COLOR_SPACE_CONVERSION (1 << 17) | |
8504 | #define DSC_BLOCK_PREDICTION (1 << 16) | |
8505 | #define DSC_LINE_BUF_DEPTH_SHIFT 12 | |
8506 | #define DSC_BPC_SHIFT 8 | |
8507 | #define DSC_VER_MIN_SHIFT 4 | |
8508 | #define DSC_VER_MAJ (0x1 << 0) | |
8509 | ||
6f15a7de AS |
8510 | #define DSCA_PICTURE_PARAMETER_SET_1 _MMIO(0x6B204) |
8511 | #define DSCC_PICTURE_PARAMETER_SET_1 _MMIO(0x6BA04) | |
2efbb2f0 AS |
8512 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_1_PB 0x78274 |
8513 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_1_PB 0x78374 | |
8514 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_1_PC 0x78474 | |
8515 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_1_PC 0x78574 | |
8516 | #define ICL_DSC0_PICTURE_PARAMETER_SET_1(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8517 | _ICL_DSC0_PICTURE_PARAMETER_SET_1_PB, \ | |
8518 | _ICL_DSC0_PICTURE_PARAMETER_SET_1_PC) | |
8519 | #define ICL_DSC1_PICTURE_PARAMETER_SET_1(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8520 | _ICL_DSC1_PICTURE_PARAMETER_SET_1_PB, \ | |
8521 | _ICL_DSC1_PICTURE_PARAMETER_SET_1_PC) | |
8522 | #define DSC_BPP(bpp) ((bpp) << 0) | |
8523 | ||
6f15a7de AS |
8524 | #define DSCA_PICTURE_PARAMETER_SET_2 _MMIO(0x6B208) |
8525 | #define DSCC_PICTURE_PARAMETER_SET_2 _MMIO(0x6BA08) | |
2efbb2f0 AS |
8526 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_2_PB 0x78278 |
8527 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_2_PB 0x78378 | |
8528 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_2_PC 0x78478 | |
8529 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_2_PC 0x78578 | |
8530 | #define ICL_DSC0_PICTURE_PARAMETER_SET_2(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8531 | _ICL_DSC0_PICTURE_PARAMETER_SET_2_PB, \ | |
8532 | _ICL_DSC0_PICTURE_PARAMETER_SET_2_PC) | |
8533 | #define ICL_DSC1_PICTURE_PARAMETER_SET_2(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8534 | _ICL_DSC1_PICTURE_PARAMETER_SET_2_PB, \ | |
8535 | _ICL_DSC1_PICTURE_PARAMETER_SET_2_PC) | |
8536 | #define DSC_PIC_WIDTH(pic_width) ((pic_width) << 16) | |
8537 | #define DSC_PIC_HEIGHT(pic_height) ((pic_height) << 0) | |
8538 | ||
6f15a7de AS |
8539 | #define DSCA_PICTURE_PARAMETER_SET_3 _MMIO(0x6B20C) |
8540 | #define DSCC_PICTURE_PARAMETER_SET_3 _MMIO(0x6BA0C) | |
2efbb2f0 AS |
8541 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_3_PB 0x7827C |
8542 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_3_PB 0x7837C | |
8543 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_3_PC 0x7847C | |
8544 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_3_PC 0x7857C | |
8545 | #define ICL_DSC0_PICTURE_PARAMETER_SET_3(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8546 | _ICL_DSC0_PICTURE_PARAMETER_SET_3_PB, \ | |
8547 | _ICL_DSC0_PICTURE_PARAMETER_SET_3_PC) | |
8548 | #define ICL_DSC1_PICTURE_PARAMETER_SET_3(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8549 | _ICL_DSC1_PICTURE_PARAMETER_SET_3_PB, \ | |
8550 | _ICL_DSC1_PICTURE_PARAMETER_SET_3_PC) | |
8551 | #define DSC_SLICE_WIDTH(slice_width) ((slice_width) << 16) | |
8552 | #define DSC_SLICE_HEIGHT(slice_height) ((slice_height) << 0) | |
8553 | ||
6f15a7de AS |
8554 | #define DSCA_PICTURE_PARAMETER_SET_4 _MMIO(0x6B210) |
8555 | #define DSCC_PICTURE_PARAMETER_SET_4 _MMIO(0x6BA10) | |
2efbb2f0 AS |
8556 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_4_PB 0x78280 |
8557 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_4_PB 0x78380 | |
8558 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_4_PC 0x78480 | |
8559 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_4_PC 0x78580 | |
8560 | #define ICL_DSC0_PICTURE_PARAMETER_SET_4(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8561 | _ICL_DSC0_PICTURE_PARAMETER_SET_4_PB, \ | |
8562 | _ICL_DSC0_PICTURE_PARAMETER_SET_4_PC) | |
8563 | #define ICL_DSC1_PICTURE_PARAMETER_SET_4(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
5df52391 | 8564 | _ICL_DSC1_PICTURE_PARAMETER_SET_4_PB, \ |
2efbb2f0 AS |
8565 | _ICL_DSC1_PICTURE_PARAMETER_SET_4_PC) |
8566 | #define DSC_INITIAL_DEC_DELAY(dec_delay) ((dec_delay) << 16) | |
8567 | #define DSC_INITIAL_XMIT_DELAY(xmit_delay) ((xmit_delay) << 0) | |
8568 | ||
6f15a7de AS |
8569 | #define DSCA_PICTURE_PARAMETER_SET_5 _MMIO(0x6B214) |
8570 | #define DSCC_PICTURE_PARAMETER_SET_5 _MMIO(0x6BA14) | |
2efbb2f0 AS |
8571 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_5_PB 0x78284 |
8572 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_5_PB 0x78384 | |
8573 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_5_PC 0x78484 | |
8574 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_5_PC 0x78584 | |
8575 | #define ICL_DSC0_PICTURE_PARAMETER_SET_5(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8576 | _ICL_DSC0_PICTURE_PARAMETER_SET_5_PB, \ | |
8577 | _ICL_DSC0_PICTURE_PARAMETER_SET_5_PC) | |
8578 | #define ICL_DSC1_PICTURE_PARAMETER_SET_5(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
5df52391 | 8579 | _ICL_DSC1_PICTURE_PARAMETER_SET_5_PB, \ |
2efbb2f0 | 8580 | _ICL_DSC1_PICTURE_PARAMETER_SET_5_PC) |
6f15a7de | 8581 | #define DSC_SCALE_DEC_INT(scale_dec) ((scale_dec) << 16) |
2efbb2f0 AS |
8582 | #define DSC_SCALE_INC_INT(scale_inc) ((scale_inc) << 0) |
8583 | ||
6f15a7de AS |
8584 | #define DSCA_PICTURE_PARAMETER_SET_6 _MMIO(0x6B218) |
8585 | #define DSCC_PICTURE_PARAMETER_SET_6 _MMIO(0x6BA18) | |
2efbb2f0 AS |
8586 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_6_PB 0x78288 |
8587 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_6_PB 0x78388 | |
8588 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_6_PC 0x78488 | |
8589 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_6_PC 0x78588 | |
8590 | #define ICL_DSC0_PICTURE_PARAMETER_SET_6(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8591 | _ICL_DSC0_PICTURE_PARAMETER_SET_6_PB, \ | |
8592 | _ICL_DSC0_PICTURE_PARAMETER_SET_6_PC) | |
8593 | #define ICL_DSC1_PICTURE_PARAMETER_SET_6(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8594 | _ICL_DSC1_PICTURE_PARAMETER_SET_6_PB, \ | |
8595 | _ICL_DSC1_PICTURE_PARAMETER_SET_6_PC) | |
6f15a7de AS |
8596 | #define DSC_FLATNESS_MAX_QP(max_qp) ((max_qp) << 24) |
8597 | #define DSC_FLATNESS_MIN_QP(min_qp) ((min_qp) << 16) | |
2efbb2f0 AS |
8598 | #define DSC_FIRST_LINE_BPG_OFFSET(offset) ((offset) << 8) |
8599 | #define DSC_INITIAL_SCALE_VALUE(value) ((value) << 0) | |
8600 | ||
6f15a7de AS |
8601 | #define DSCA_PICTURE_PARAMETER_SET_7 _MMIO(0x6B21C) |
8602 | #define DSCC_PICTURE_PARAMETER_SET_7 _MMIO(0x6BA1C) | |
2efbb2f0 AS |
8603 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_7_PB 0x7828C |
8604 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_7_PB 0x7838C | |
8605 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_7_PC 0x7848C | |
8606 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_7_PC 0x7858C | |
8607 | #define ICL_DSC0_PICTURE_PARAMETER_SET_7(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8608 | _ICL_DSC0_PICTURE_PARAMETER_SET_7_PB, \ | |
8609 | _ICL_DSC0_PICTURE_PARAMETER_SET_7_PC) | |
8610 | #define ICL_DSC1_PICTURE_PARAMETER_SET_7(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8611 | _ICL_DSC1_PICTURE_PARAMETER_SET_7_PB, \ | |
8612 | _ICL_DSC1_PICTURE_PARAMETER_SET_7_PC) | |
8613 | #define DSC_NFL_BPG_OFFSET(bpg_offset) ((bpg_offset) << 16) | |
8614 | #define DSC_SLICE_BPG_OFFSET(bpg_offset) ((bpg_offset) << 0) | |
8615 | ||
6f15a7de AS |
8616 | #define DSCA_PICTURE_PARAMETER_SET_8 _MMIO(0x6B220) |
8617 | #define DSCC_PICTURE_PARAMETER_SET_8 _MMIO(0x6BA20) | |
2efbb2f0 AS |
8618 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_8_PB 0x78290 |
8619 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_8_PB 0x78390 | |
8620 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_8_PC 0x78490 | |
8621 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_8_PC 0x78590 | |
8622 | #define ICL_DSC0_PICTURE_PARAMETER_SET_8(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8623 | _ICL_DSC0_PICTURE_PARAMETER_SET_8_PB, \ | |
8624 | _ICL_DSC0_PICTURE_PARAMETER_SET_8_PC) | |
8625 | #define ICL_DSC1_PICTURE_PARAMETER_SET_8(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8626 | _ICL_DSC1_PICTURE_PARAMETER_SET_8_PB, \ | |
8627 | _ICL_DSC1_PICTURE_PARAMETER_SET_8_PC) | |
8628 | #define DSC_INITIAL_OFFSET(initial_offset) ((initial_offset) << 16) | |
8629 | #define DSC_FINAL_OFFSET(final_offset) ((final_offset) << 0) | |
8630 | ||
6f15a7de AS |
8631 | #define DSCA_PICTURE_PARAMETER_SET_9 _MMIO(0x6B224) |
8632 | #define DSCC_PICTURE_PARAMETER_SET_9 _MMIO(0x6BA24) | |
2efbb2f0 AS |
8633 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_9_PB 0x78294 |
8634 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_9_PB 0x78394 | |
8635 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_9_PC 0x78494 | |
8636 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_9_PC 0x78594 | |
8637 | #define ICL_DSC0_PICTURE_PARAMETER_SET_9(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8638 | _ICL_DSC0_PICTURE_PARAMETER_SET_9_PB, \ | |
8639 | _ICL_DSC0_PICTURE_PARAMETER_SET_9_PC) | |
8640 | #define ICL_DSC1_PICTURE_PARAMETER_SET_9(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8641 | _ICL_DSC1_PICTURE_PARAMETER_SET_9_PB, \ | |
8642 | _ICL_DSC1_PICTURE_PARAMETER_SET_9_PC) | |
8643 | #define DSC_RC_EDGE_FACTOR(rc_edge_fact) ((rc_edge_fact) << 16) | |
8644 | #define DSC_RC_MODEL_SIZE(rc_model_size) ((rc_model_size) << 0) | |
8645 | ||
6f15a7de AS |
8646 | #define DSCA_PICTURE_PARAMETER_SET_10 _MMIO(0x6B228) |
8647 | #define DSCC_PICTURE_PARAMETER_SET_10 _MMIO(0x6BA28) | |
2efbb2f0 AS |
8648 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_10_PB 0x78298 |
8649 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_10_PB 0x78398 | |
8650 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_10_PC 0x78498 | |
8651 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_10_PC 0x78598 | |
8652 | #define ICL_DSC0_PICTURE_PARAMETER_SET_10(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8653 | _ICL_DSC0_PICTURE_PARAMETER_SET_10_PB, \ | |
8654 | _ICL_DSC0_PICTURE_PARAMETER_SET_10_PC) | |
8655 | #define ICL_DSC1_PICTURE_PARAMETER_SET_10(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8656 | _ICL_DSC1_PICTURE_PARAMETER_SET_10_PB, \ | |
8657 | _ICL_DSC1_PICTURE_PARAMETER_SET_10_PC) | |
8658 | #define DSC_RC_TARGET_OFF_LOW(rc_tgt_off_low) ((rc_tgt_off_low) << 20) | |
8659 | #define DSC_RC_TARGET_OFF_HIGH(rc_tgt_off_high) ((rc_tgt_off_high) << 16) | |
8660 | #define DSC_RC_QUANT_INC_LIMIT1(lim) ((lim) << 8) | |
8661 | #define DSC_RC_QUANT_INC_LIMIT0(lim) ((lim) << 0) | |
8662 | ||
6f15a7de AS |
8663 | #define DSCA_PICTURE_PARAMETER_SET_11 _MMIO(0x6B22C) |
8664 | #define DSCC_PICTURE_PARAMETER_SET_11 _MMIO(0x6BA2C) | |
2efbb2f0 AS |
8665 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_11_PB 0x7829C |
8666 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_11_PB 0x7839C | |
8667 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_11_PC 0x7849C | |
8668 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_11_PC 0x7859C | |
8669 | #define ICL_DSC0_PICTURE_PARAMETER_SET_11(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8670 | _ICL_DSC0_PICTURE_PARAMETER_SET_11_PB, \ | |
8671 | _ICL_DSC0_PICTURE_PARAMETER_SET_11_PC) | |
8672 | #define ICL_DSC1_PICTURE_PARAMETER_SET_11(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8673 | _ICL_DSC1_PICTURE_PARAMETER_SET_11_PB, \ | |
8674 | _ICL_DSC1_PICTURE_PARAMETER_SET_11_PC) | |
8675 | ||
6f15a7de AS |
8676 | #define DSCA_PICTURE_PARAMETER_SET_12 _MMIO(0x6B260) |
8677 | #define DSCC_PICTURE_PARAMETER_SET_12 _MMIO(0x6BA60) | |
2efbb2f0 AS |
8678 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_12_PB 0x782A0 |
8679 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_12_PB 0x783A0 | |
8680 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_12_PC 0x784A0 | |
8681 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_12_PC 0x785A0 | |
8682 | #define ICL_DSC0_PICTURE_PARAMETER_SET_12(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8683 | _ICL_DSC0_PICTURE_PARAMETER_SET_12_PB, \ | |
8684 | _ICL_DSC0_PICTURE_PARAMETER_SET_12_PC) | |
8685 | #define ICL_DSC1_PICTURE_PARAMETER_SET_12(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8686 | _ICL_DSC1_PICTURE_PARAMETER_SET_12_PB, \ | |
8687 | _ICL_DSC1_PICTURE_PARAMETER_SET_12_PC) | |
8688 | ||
6f15a7de AS |
8689 | #define DSCA_PICTURE_PARAMETER_SET_13 _MMIO(0x6B264) |
8690 | #define DSCC_PICTURE_PARAMETER_SET_13 _MMIO(0x6BA64) | |
2efbb2f0 AS |
8691 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_13_PB 0x782A4 |
8692 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_13_PB 0x783A4 | |
8693 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_13_PC 0x784A4 | |
8694 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_13_PC 0x785A4 | |
8695 | #define ICL_DSC0_PICTURE_PARAMETER_SET_13(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8696 | _ICL_DSC0_PICTURE_PARAMETER_SET_13_PB, \ | |
8697 | _ICL_DSC0_PICTURE_PARAMETER_SET_13_PC) | |
8698 | #define ICL_DSC1_PICTURE_PARAMETER_SET_13(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8699 | _ICL_DSC1_PICTURE_PARAMETER_SET_13_PB, \ | |
8700 | _ICL_DSC1_PICTURE_PARAMETER_SET_13_PC) | |
8701 | ||
6f15a7de AS |
8702 | #define DSCA_PICTURE_PARAMETER_SET_14 _MMIO(0x6B268) |
8703 | #define DSCC_PICTURE_PARAMETER_SET_14 _MMIO(0x6BA68) | |
2efbb2f0 AS |
8704 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_14_PB 0x782A8 |
8705 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_14_PB 0x783A8 | |
8706 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_14_PC 0x784A8 | |
8707 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_14_PC 0x785A8 | |
8708 | #define ICL_DSC0_PICTURE_PARAMETER_SET_14(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8709 | _ICL_DSC0_PICTURE_PARAMETER_SET_14_PB, \ | |
8710 | _ICL_DSC0_PICTURE_PARAMETER_SET_14_PC) | |
8711 | #define ICL_DSC1_PICTURE_PARAMETER_SET_14(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8712 | _ICL_DSC1_PICTURE_PARAMETER_SET_14_PB, \ | |
8713 | _ICL_DSC1_PICTURE_PARAMETER_SET_14_PC) | |
8714 | ||
6f15a7de AS |
8715 | #define DSCA_PICTURE_PARAMETER_SET_15 _MMIO(0x6B26C) |
8716 | #define DSCC_PICTURE_PARAMETER_SET_15 _MMIO(0x6BA6C) | |
2efbb2f0 AS |
8717 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_15_PB 0x782AC |
8718 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_15_PB 0x783AC | |
8719 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_15_PC 0x784AC | |
8720 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_15_PC 0x785AC | |
8721 | #define ICL_DSC0_PICTURE_PARAMETER_SET_15(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8722 | _ICL_DSC0_PICTURE_PARAMETER_SET_15_PB, \ | |
8723 | _ICL_DSC0_PICTURE_PARAMETER_SET_15_PC) | |
8724 | #define ICL_DSC1_PICTURE_PARAMETER_SET_15(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8725 | _ICL_DSC1_PICTURE_PARAMETER_SET_15_PB, \ | |
8726 | _ICL_DSC1_PICTURE_PARAMETER_SET_15_PC) | |
8727 | ||
6f15a7de AS |
8728 | #define DSCA_PICTURE_PARAMETER_SET_16 _MMIO(0x6B270) |
8729 | #define DSCC_PICTURE_PARAMETER_SET_16 _MMIO(0x6BA70) | |
2efbb2f0 AS |
8730 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_16_PB 0x782B0 |
8731 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_16_PB 0x783B0 | |
8732 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_16_PC 0x784B0 | |
8733 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_16_PC 0x785B0 | |
8734 | #define ICL_DSC0_PICTURE_PARAMETER_SET_16(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8735 | _ICL_DSC0_PICTURE_PARAMETER_SET_16_PB, \ | |
8736 | _ICL_DSC0_PICTURE_PARAMETER_SET_16_PC) | |
8737 | #define ICL_DSC1_PICTURE_PARAMETER_SET_16(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8738 | _ICL_DSC1_PICTURE_PARAMETER_SET_16_PB, \ | |
8739 | _ICL_DSC1_PICTURE_PARAMETER_SET_16_PC) | |
35b876db | 8740 | #define DSC_SLICE_ROW_PER_FRAME(slice_row_per_frame) ((slice_row_per_frame) << 20) |
2efbb2f0 | 8741 | #define DSC_SLICE_PER_LINE(slice_per_line) ((slice_per_line) << 16) |
6f15a7de | 8742 | #define DSC_SLICE_CHUNK_SIZE(slice_chunk_size) ((slice_chunk_size) << 0) |
2efbb2f0 | 8743 | |
dbda5111 AS |
8744 | /* Icelake Rate Control Buffer Threshold Registers */ |
8745 | #define DSCA_RC_BUF_THRESH_0 _MMIO(0x6B230) | |
8746 | #define DSCA_RC_BUF_THRESH_0_UDW _MMIO(0x6B230 + 4) | |
8747 | #define DSCC_RC_BUF_THRESH_0 _MMIO(0x6BA30) | |
8748 | #define DSCC_RC_BUF_THRESH_0_UDW _MMIO(0x6BA30 + 4) | |
8749 | #define _ICL_DSC0_RC_BUF_THRESH_0_PB (0x78254) | |
8750 | #define _ICL_DSC0_RC_BUF_THRESH_0_UDW_PB (0x78254 + 4) | |
8751 | #define _ICL_DSC1_RC_BUF_THRESH_0_PB (0x78354) | |
8752 | #define _ICL_DSC1_RC_BUF_THRESH_0_UDW_PB (0x78354 + 4) | |
8753 | #define _ICL_DSC0_RC_BUF_THRESH_0_PC (0x78454) | |
8754 | #define _ICL_DSC0_RC_BUF_THRESH_0_UDW_PC (0x78454 + 4) | |
8755 | #define _ICL_DSC1_RC_BUF_THRESH_0_PC (0x78554) | |
8756 | #define _ICL_DSC1_RC_BUF_THRESH_0_UDW_PC (0x78554 + 4) | |
8757 | #define ICL_DSC0_RC_BUF_THRESH_0(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8758 | _ICL_DSC0_RC_BUF_THRESH_0_PB, \ | |
8759 | _ICL_DSC0_RC_BUF_THRESH_0_PC) | |
8760 | #define ICL_DSC0_RC_BUF_THRESH_0_UDW(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8761 | _ICL_DSC0_RC_BUF_THRESH_0_UDW_PB, \ | |
8762 | _ICL_DSC0_RC_BUF_THRESH_0_UDW_PC) | |
8763 | #define ICL_DSC1_RC_BUF_THRESH_0(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8764 | _ICL_DSC1_RC_BUF_THRESH_0_PB, \ | |
8765 | _ICL_DSC1_RC_BUF_THRESH_0_PC) | |
8766 | #define ICL_DSC1_RC_BUF_THRESH_0_UDW(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8767 | _ICL_DSC1_RC_BUF_THRESH_0_UDW_PB, \ | |
8768 | _ICL_DSC1_RC_BUF_THRESH_0_UDW_PC) | |
8769 | ||
8770 | #define DSCA_RC_BUF_THRESH_1 _MMIO(0x6B238) | |
8771 | #define DSCA_RC_BUF_THRESH_1_UDW _MMIO(0x6B238 + 4) | |
8772 | #define DSCC_RC_BUF_THRESH_1 _MMIO(0x6BA38) | |
8773 | #define DSCC_RC_BUF_THRESH_1_UDW _MMIO(0x6BA38 + 4) | |
8774 | #define _ICL_DSC0_RC_BUF_THRESH_1_PB (0x7825C) | |
8775 | #define _ICL_DSC0_RC_BUF_THRESH_1_UDW_PB (0x7825C + 4) | |
8776 | #define _ICL_DSC1_RC_BUF_THRESH_1_PB (0x7835C) | |
8777 | #define _ICL_DSC1_RC_BUF_THRESH_1_UDW_PB (0x7835C + 4) | |
8778 | #define _ICL_DSC0_RC_BUF_THRESH_1_PC (0x7845C) | |
8779 | #define _ICL_DSC0_RC_BUF_THRESH_1_UDW_PC (0x7845C + 4) | |
8780 | #define _ICL_DSC1_RC_BUF_THRESH_1_PC (0x7855C) | |
8781 | #define _ICL_DSC1_RC_BUF_THRESH_1_UDW_PC (0x7855C + 4) | |
8782 | #define ICL_DSC0_RC_BUF_THRESH_1(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8783 | _ICL_DSC0_RC_BUF_THRESH_1_PB, \ | |
8784 | _ICL_DSC0_RC_BUF_THRESH_1_PC) | |
8785 | #define ICL_DSC0_RC_BUF_THRESH_1_UDW(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8786 | _ICL_DSC0_RC_BUF_THRESH_1_UDW_PB, \ | |
8787 | _ICL_DSC0_RC_BUF_THRESH_1_UDW_PC) | |
8788 | #define ICL_DSC1_RC_BUF_THRESH_1(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8789 | _ICL_DSC1_RC_BUF_THRESH_1_PB, \ | |
8790 | _ICL_DSC1_RC_BUF_THRESH_1_PC) | |
8791 | #define ICL_DSC1_RC_BUF_THRESH_1_UDW(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8792 | _ICL_DSC1_RC_BUF_THRESH_1_UDW_PB, \ | |
8793 | _ICL_DSC1_RC_BUF_THRESH_1_UDW_PC) | |
8794 | ||
0caf6257 AS |
8795 | #define PORT_TX_DFLEXDPSP(fia) _MMIO_FIA((fia), 0x008A0) |
8796 | #define MODULAR_FIA_MASK (1 << 4) | |
31d9ae9d JRS |
8797 | #define TC_LIVE_STATE_TBT(idx) (1 << ((idx) * 8 + 6)) |
8798 | #define TC_LIVE_STATE_TC(idx) (1 << ((idx) * 8 + 5)) | |
8799 | #define DP_LANE_ASSIGNMENT_SHIFT(idx) ((idx) * 8) | |
8800 | #define DP_LANE_ASSIGNMENT_MASK(idx) (0xf << ((idx) * 8)) | |
8801 | #define DP_LANE_ASSIGNMENT(idx, x) ((x) << ((idx) * 8)) | |
b9fcddab | 8802 | |
0caf6257 | 8803 | #define PORT_TX_DFLEXDPPMS(fia) _MMIO_FIA((fia), 0x00890) |
31d9ae9d | 8804 | #define DP_PHY_MODE_STATUS_COMPLETED(idx) (1 << (idx)) |
39d1e234 | 8805 | |
0caf6257 | 8806 | #define PORT_TX_DFLEXDPCSSS(fia) _MMIO_FIA((fia), 0x00894) |
31d9ae9d | 8807 | #define DP_PHY_MODE_STATUS_NOT_SAFE(idx) (1 << (idx)) |
39d1e234 | 8808 | |
3b51be4e CT |
8809 | #define PORT_TX_DFLEXPA1(fia) _MMIO_FIA((fia), 0x00880) |
8810 | #define DP_PIN_ASSIGNMENT_SHIFT(idx) ((idx) * 4) | |
8811 | #define DP_PIN_ASSIGNMENT_MASK(idx) (0xf << ((idx) * 4)) | |
8812 | #define DP_PIN_ASSIGNMENT(idx, x) ((x) << ((idx) * 4)) | |
8813 | ||
55ce306c JRS |
8814 | #define _TCSS_DDI_STATUS_1 0x161500 |
8815 | #define _TCSS_DDI_STATUS_2 0x161504 | |
8816 | #define TCSS_DDI_STATUS(tc) _MMIO(_PICK_EVEN(tc, \ | |
8817 | _TCSS_DDI_STATUS_1, \ | |
8818 | _TCSS_DDI_STATUS_2)) | |
8819 | #define TCSS_DDI_STATUS_READY REG_BIT(2) | |
8820 | #define TCSS_DDI_STATUS_HPD_LIVE_STATUS_TBT REG_BIT(1) | |
8821 | #define TCSS_DDI_STATUS_HPD_LIVE_STATUS_ALT REG_BIT(0) | |
8822 | ||
a36e7dc0 CT |
8823 | #define PRIMARY_SPI_TRIGGER _MMIO(0x102040) |
8824 | #define PRIMARY_SPI_ADDRESS _MMIO(0x102080) | |
8825 | #define PRIMARY_SPI_REGIONID _MMIO(0x102084) | |
8826 | #define SPI_STATIC_REGIONS _MMIO(0x102090) | |
8827 | #define OPTIONROM_SPI_REGIONID_MASK REG_GENMASK(7, 0) | |
8828 | #define OROM_OFFSET _MMIO(0x1020c0) | |
8829 | #define OROM_OFFSET_MASK REG_GENMASK(20, 16) | |
8830 | ||
a6e58d9a AM |
8831 | /* This register controls the Display State Buffer (DSB) engines. */ |
8832 | #define _DSBSL_INSTANCE_BASE 0x70B00 | |
8833 | #define DSBSL_INSTANCE(pipe, id) (_DSBSL_INSTANCE_BASE + \ | |
d04a661a | 8834 | (pipe) * 0x1000 + (id) * 0x100) |
1abf329a AM |
8835 | #define DSB_HEAD(pipe, id) _MMIO(DSBSL_INSTANCE(pipe, id) + 0x0) |
8836 | #define DSB_TAIL(pipe, id) _MMIO(DSBSL_INSTANCE(pipe, id) + 0x4) | |
a6e58d9a | 8837 | #define DSB_CTRL(pipe, id) _MMIO(DSBSL_INSTANCE(pipe, id) + 0x8) |
f7619c47 | 8838 | #define DSB_ENABLE (1 << 31) |
a6e58d9a AM |
8839 | #define DSB_STATUS (1 << 0) |
8840 | ||
41c70d2b JRS |
8841 | #define CLKREQ_POLICY _MMIO(0x101038) |
8842 | #define CLKREQ_POLICY_MEM_UP_OVRD REG_BIT(1) | |
8843 | ||
641dd82f JRS |
8844 | #define CLKGATE_DIS_MISC _MMIO(0x46534) |
8845 | #define CLKGATE_DIS_MISC_DMASC_GATING_DIS REG_BIT(21) | |
8846 | ||
88d23eda R |
8847 | #define GEN12_CULLBIT1 _MMIO(0x6100) |
8848 | #define GEN12_CULLBIT2 _MMIO(0x7030) | |
8849 | #define GEN12_STATE_ACK_DEBUG _MMIO(0x20BC) | |
8850 | ||
585fb111 | 8851 | #endif /* _I915_REG_H_ */ |