Commit | Line | Data |
---|---|---|
585fb111 JB |
1 | /* Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. |
2 | * All Rights Reserved. | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the | |
6 | * "Software"), to deal in the Software without restriction, including | |
7 | * without limitation the rights to use, copy, modify, merge, publish, | |
8 | * distribute, sub license, and/or sell copies of the Software, and to | |
9 | * permit persons to whom the Software is furnished to do so, subject to | |
10 | * the following conditions: | |
11 | * | |
12 | * The above copyright notice and this permission notice (including the | |
13 | * next paragraph) shall be included in all copies or substantial portions | |
14 | * of the Software. | |
15 | * | |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS | |
17 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
18 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. | |
19 | * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR | |
20 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, | |
21 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE | |
22 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
23 | */ | |
24 | ||
25 | #ifndef _I915_REG_H_ | |
26 | #define _I915_REG_H_ | |
27 | ||
78b36b10 | 28 | #include <linux/bitfield.h> |
09b434d4 JN |
29 | #include <linux/bits.h> |
30 | ||
1aa920ea JN |
31 | /** |
32 | * DOC: The i915 register macro definition style guide | |
33 | * | |
34 | * Follow the style described here for new macros, and while changing existing | |
35 | * macros. Do **not** mass change existing definitions just to update the style. | |
36 | * | |
37 | * Layout | |
551bd336 | 38 | * ~~~~~~ |
1aa920ea JN |
39 | * |
40 | * Keep helper macros near the top. For example, _PIPE() and friends. | |
41 | * | |
42 | * Prefix macros that generally should not be used outside of this file with | |
43 | * underscore '_'. For example, _PIPE() and friends, single instances of | |
44 | * registers that are defined solely for the use by function-like macros. | |
45 | * | |
46 | * Avoid using the underscore prefixed macros outside of this file. There are | |
47 | * exceptions, but keep them to a minimum. | |
48 | * | |
49 | * There are two basic types of register definitions: Single registers and | |
50 | * register groups. Register groups are registers which have two or more | |
51 | * instances, for example one per pipe, port, transcoder, etc. Register groups | |
52 | * should be defined using function-like macros. | |
53 | * | |
54 | * For single registers, define the register offset first, followed by register | |
55 | * contents. | |
56 | * | |
57 | * For register groups, define the register instance offsets first, prefixed | |
58 | * with underscore, followed by a function-like macro choosing the right | |
59 | * instance based on the parameter, followed by register contents. | |
60 | * | |
61 | * Define the register contents (i.e. bit and bit field macros) from most | |
62 | * significant to least significant bit. Indent the register content macros | |
63 | * using two extra spaces between ``#define`` and the macro name. | |
64 | * | |
baa09e7d JN |
65 | * Define bit fields using ``REG_GENMASK(h, l)``. Define bit field contents |
66 | * using ``REG_FIELD_PREP(mask, value)``. This will define the values already | |
67 | * shifted in place, so they can be directly OR'd together. For convenience, | |
68 | * function-like macros may be used to define bit fields, but do note that the | |
69 | * macros may be needed to read as well as write the register contents. | |
1aa920ea | 70 | * |
09b434d4 | 71 | * Define bits using ``REG_BIT(N)``. Do **not** add ``_BIT`` suffix to the name. |
1aa920ea JN |
72 | * |
73 | * Group the register and its contents together without blank lines, separate | |
74 | * from other registers and their contents with one blank line. | |
75 | * | |
76 | * Indent macro values from macro names using TABs. Align values vertically. Use | |
77 | * braces in macro values as needed to avoid unintended precedence after macro | |
78 | * substitution. Use spaces in macro values according to kernel coding | |
79 | * style. Use lower case in hexadecimal values. | |
80 | * | |
81 | * Naming | |
551bd336 | 82 | * ~~~~~~ |
1aa920ea JN |
83 | * |
84 | * Try to name registers according to the specs. If the register name changes in | |
85 | * the specs from platform to another, stick to the original name. | |
86 | * | |
87 | * Try to re-use existing register macro definitions. Only add new macros for | |
88 | * new register offsets, or when the register contents have changed enough to | |
89 | * warrant a full redefinition. | |
90 | * | |
91 | * When a register macro changes for a new platform, prefix the new macro using | |
92 | * the platform acronym or generation. For example, ``SKL_`` or ``GEN8_``. The | |
93 | * prefix signifies the start platform/generation using the register. | |
94 | * | |
95 | * When a bit (field) macro changes or gets added for a new platform, while | |
96 | * retaining the existing register macro, add a platform acronym or generation | |
97 | * suffix to the name. For example, ``_SKL`` or ``_GEN8``. | |
98 | * | |
99 | * Examples | |
551bd336 | 100 | * ~~~~~~~~ |
1aa920ea JN |
101 | * |
102 | * (Note that the values in the example are indented using spaces instead of | |
103 | * TABs to avoid misalignment in generated documentation. Use TABs in the | |
104 | * definitions.):: | |
105 | * | |
106 | * #define _FOO_A 0xf000 | |
107 | * #define _FOO_B 0xf001 | |
108 | * #define FOO(pipe) _MMIO_PIPE(pipe, _FOO_A, _FOO_B) | |
09b434d4 JN |
109 | * #define FOO_ENABLE REG_BIT(31) |
110 | * #define FOO_MODE_MASK REG_GENMASK(19, 16) | |
baa09e7d JN |
111 | * #define FOO_MODE_BAR REG_FIELD_PREP(FOO_MODE_MASK, 0) |
112 | * #define FOO_MODE_BAZ REG_FIELD_PREP(FOO_MODE_MASK, 1) | |
113 | * #define FOO_MODE_QUX_SNB REG_FIELD_PREP(FOO_MODE_MASK, 2) | |
1aa920ea JN |
114 | * |
115 | * #define BAR _MMIO(0xb000) | |
116 | * #define GEN8_BAR _MMIO(0xb888) | |
117 | */ | |
118 | ||
09b434d4 JN |
119 | /** |
120 | * REG_BIT() - Prepare a u32 bit value | |
121 | * @__n: 0-based bit number | |
122 | * | |
123 | * Local wrapper for BIT() to force u32, with compile time checks. | |
124 | * | |
125 | * @return: Value with bit @__n set. | |
126 | */ | |
127 | #define REG_BIT(__n) \ | |
128 | ((u32)(BIT(__n) + \ | |
591d4dc4 | 129 | BUILD_BUG_ON_ZERO(__is_constexpr(__n) && \ |
09b434d4 JN |
130 | ((__n) < 0 || (__n) > 31)))) |
131 | ||
132 | /** | |
133 | * REG_GENMASK() - Prepare a continuous u32 bitmask | |
134 | * @__high: 0-based high bit | |
135 | * @__low: 0-based low bit | |
136 | * | |
137 | * Local wrapper for GENMASK() to force u32, with compile time checks. | |
138 | * | |
139 | * @return: Continuous bitmask from @__high to @__low, inclusive. | |
140 | */ | |
141 | #define REG_GENMASK(__high, __low) \ | |
142 | ((u32)(GENMASK(__high, __low) + \ | |
591d4dc4 JN |
143 | BUILD_BUG_ON_ZERO(__is_constexpr(__high) && \ |
144 | __is_constexpr(__low) && \ | |
09b434d4 JN |
145 | ((__low) < 0 || (__high) > 31 || (__low) > (__high))))) |
146 | ||
baa09e7d JN |
147 | /* |
148 | * Local integer constant expression version of is_power_of_2(). | |
149 | */ | |
150 | #define IS_POWER_OF_2(__x) ((__x) && (((__x) & ((__x) - 1)) == 0)) | |
151 | ||
78b36b10 JN |
152 | /** |
153 | * REG_FIELD_PREP() - Prepare a u32 bitfield value | |
154 | * @__mask: shifted mask defining the field's length and position | |
155 | * @__val: value to put in the field | |
affa22b5 | 156 | * |
baa09e7d JN |
157 | * Local copy of FIELD_PREP() to generate an integer constant expression, force |
158 | * u32 and for consistency with REG_FIELD_GET(), REG_BIT() and REG_GENMASK(). | |
78b36b10 JN |
159 | * |
160 | * @return: @__val masked and shifted into the field defined by @__mask. | |
161 | */ | |
baa09e7d JN |
162 | #define REG_FIELD_PREP(__mask, __val) \ |
163 | ((u32)((((typeof(__mask))(__val) << __bf_shf(__mask)) & (__mask)) + \ | |
ab7529f2 | 164 | BUILD_BUG_ON_ZERO(!__is_constexpr(__mask)) + \ |
baa09e7d JN |
165 | BUILD_BUG_ON_ZERO((__mask) == 0 || (__mask) > U32_MAX) + \ |
166 | BUILD_BUG_ON_ZERO(!IS_POWER_OF_2((__mask) + (1ULL << __bf_shf(__mask)))) + \ | |
ab7529f2 | 167 | BUILD_BUG_ON_ZERO(__builtin_choose_expr(__is_constexpr(__val), (~((__mask) >> __bf_shf(__mask)) & (__val)), 0)))) |
78b36b10 JN |
168 | |
169 | /** | |
170 | * REG_FIELD_GET() - Extract a u32 bitfield value | |
171 | * @__mask: shifted mask defining the field's length and position | |
172 | * @__val: value to extract the bitfield value from | |
173 | * | |
174 | * Local wrapper for FIELD_GET() to force u32 and for consistency with | |
175 | * REG_FIELD_PREP(), REG_BIT() and REG_GENMASK(). | |
176 | * | |
177 | * @return: Masked and shifted value of the field defined by @__mask in @__val. | |
178 | */ | |
179 | #define REG_FIELD_GET(__mask, __val) ((u32)FIELD_GET(__mask, __val)) | |
180 | ||
f0f59a00 | 181 | typedef struct { |
739f3abd | 182 | u32 reg; |
f0f59a00 VS |
183 | } i915_reg_t; |
184 | ||
185 | #define _MMIO(r) ((const i915_reg_t){ .reg = (r) }) | |
186 | ||
187 | #define INVALID_MMIO_REG _MMIO(0) | |
188 | ||
739f3abd | 189 | static inline u32 i915_mmio_reg_offset(i915_reg_t reg) |
f0f59a00 VS |
190 | { |
191 | return reg.reg; | |
192 | } | |
193 | ||
194 | static inline bool i915_mmio_reg_equal(i915_reg_t a, i915_reg_t b) | |
195 | { | |
196 | return i915_mmio_reg_offset(a) == i915_mmio_reg_offset(b); | |
197 | } | |
198 | ||
199 | static inline bool i915_mmio_reg_valid(i915_reg_t reg) | |
200 | { | |
201 | return !i915_mmio_reg_equal(reg, INVALID_MMIO_REG); | |
202 | } | |
203 | ||
ed5eb1b7 JN |
204 | #define VLV_DISPLAY_BASE 0x180000 |
205 | #define VLV_MIPI_BASE VLV_DISPLAY_BASE | |
206 | #define BXT_MIPI_BASE 0x60000 | |
207 | ||
208 | #define DISPLAY_MMIO_BASE(dev_priv) (INTEL_INFO(dev_priv)->display_mmio_offset) | |
209 | ||
e67005e5 JN |
210 | /* |
211 | * Given the first two numbers __a and __b of arbitrarily many evenly spaced | |
212 | * numbers, pick the 0-based __index'th value. | |
213 | * | |
214 | * Always prefer this over _PICK() if the numbers are evenly spaced. | |
215 | */ | |
216 | #define _PICK_EVEN(__index, __a, __b) ((__a) + (__index) * ((__b) - (__a))) | |
217 | ||
218 | /* | |
219 | * Given the arbitrary numbers in varargs, pick the 0-based __index'th number. | |
220 | * | |
221 | * Always prefer _PICK_EVEN() over this if the numbers are evenly spaced. | |
222 | */ | |
ce64645d JN |
223 | #define _PICK(__index, ...) (((const u32 []){ __VA_ARGS__ })[__index]) |
224 | ||
e67005e5 JN |
225 | /* |
226 | * Named helper wrappers around _PICK_EVEN() and _PICK(). | |
227 | */ | |
8d97b4a9 JN |
228 | #define _PIPE(pipe, a, b) _PICK_EVEN(pipe, a, b) |
229 | #define _PLANE(plane, a, b) _PICK_EVEN(plane, a, b) | |
230 | #define _TRANS(tran, a, b) _PICK_EVEN(tran, a, b) | |
231 | #define _PORT(port, a, b) _PICK_EVEN(port, a, b) | |
232 | #define _PLL(pll, a, b) _PICK_EVEN(pll, a, b) | |
233 | ||
234 | #define _MMIO_PIPE(pipe, a, b) _MMIO(_PIPE(pipe, a, b)) | |
235 | #define _MMIO_PLANE(plane, a, b) _MMIO(_PLANE(plane, a, b)) | |
236 | #define _MMIO_TRANS(tran, a, b) _MMIO(_TRANS(tran, a, b)) | |
237 | #define _MMIO_PORT(port, a, b) _MMIO(_PORT(port, a, b)) | |
238 | #define _MMIO_PLL(pll, a, b) _MMIO(_PLL(pll, a, b)) | |
239 | ||
240 | #define _PHY3(phy, ...) _PICK(phy, __VA_ARGS__) | |
241 | ||
242 | #define _MMIO_PIPE3(pipe, a, b, c) _MMIO(_PICK(pipe, a, b, c)) | |
243 | #define _MMIO_PORT3(pipe, a, b, c) _MMIO(_PICK(pipe, a, b, c)) | |
244 | #define _MMIO_PHY3(phy, a, b, c) _MMIO(_PHY3(phy, a, b, c)) | |
36ca5335 | 245 | #define _MMIO_PLL3(pll, a, b, c) _MMIO(_PICK(pll, a, b, c)) |
2b139522 | 246 | |
a7c0149f JN |
247 | /* |
248 | * Device info offset array based helpers for groups of registers with unevenly | |
249 | * spaced base offsets. | |
250 | */ | |
a0f04cc2 JN |
251 | #define _MMIO_PIPE2(pipe, reg) _MMIO(INTEL_INFO(dev_priv)->pipe_offsets[pipe] - \ |
252 | INTEL_INFO(dev_priv)->pipe_offsets[PIPE_A] + (reg) + \ | |
ed5eb1b7 | 253 | DISPLAY_MMIO_BASE(dev_priv)) |
270b9991 JRS |
254 | #define _TRANS2(tran, reg) (INTEL_INFO(dev_priv)->trans_offsets[(tran)] - \ |
255 | INTEL_INFO(dev_priv)->trans_offsets[TRANSCODER_A] + (reg) + \ | |
256 | DISPLAY_MMIO_BASE(dev_priv)) | |
257 | #define _MMIO_TRANS2(tran, reg) _MMIO(_TRANS2(tran, reg)) | |
a0f04cc2 JN |
258 | #define _CURSOR2(pipe, reg) _MMIO(INTEL_INFO(dev_priv)->cursor_offsets[(pipe)] - \ |
259 | INTEL_INFO(dev_priv)->cursor_offsets[PIPE_A] + (reg) + \ | |
ed5eb1b7 | 260 | DISPLAY_MMIO_BASE(dev_priv)) |
a7c0149f | 261 | |
5ee4a7a6 | 262 | #define __MASKED_FIELD(mask, value) ((mask) << 16 | (value)) |
98533251 DL |
263 | #define _MASKED_FIELD(mask, value) ({ \ |
264 | if (__builtin_constant_p(mask)) \ | |
265 | BUILD_BUG_ON_MSG(((mask) & 0xffff0000), "Incorrect mask"); \ | |
266 | if (__builtin_constant_p(value)) \ | |
267 | BUILD_BUG_ON_MSG((value) & 0xffff0000, "Incorrect value"); \ | |
268 | if (__builtin_constant_p(mask) && __builtin_constant_p(value)) \ | |
269 | BUILD_BUG_ON_MSG((value) & ~(mask), \ | |
270 | "Incorrect value for mask"); \ | |
5ee4a7a6 | 271 | __MASKED_FIELD(mask, value); }) |
98533251 DL |
272 | #define _MASKED_BIT_ENABLE(a) ({ typeof(a) _a = (a); _MASKED_FIELD(_a, _a); }) |
273 | #define _MASKED_BIT_DISABLE(a) (_MASKED_FIELD((a), 0)) | |
274 | ||
585fb111 JB |
275 | /* PCI config space */ |
276 | ||
e10fa551 JL |
277 | #define MCHBAR_I915 0x44 |
278 | #define MCHBAR_I965 0x48 | |
279 | #define MCHBAR_SIZE (4 * 4096) | |
280 | ||
281 | #define DEVEN 0x54 | |
282 | #define DEVEN_MCHBAR_EN (1 << 28) | |
283 | ||
40006c43 | 284 | /* BSM in include/drm/i915_drm.h */ |
e10fa551 | 285 | |
1b1d2716 VS |
286 | #define HPLLCC 0xc0 /* 85x only */ |
287 | #define GC_CLOCK_CONTROL_MASK (0x7 << 0) | |
585fb111 JB |
288 | #define GC_CLOCK_133_200 (0 << 0) |
289 | #define GC_CLOCK_100_200 (1 << 0) | |
290 | #define GC_CLOCK_100_133 (2 << 0) | |
1b1d2716 VS |
291 | #define GC_CLOCK_133_266 (3 << 0) |
292 | #define GC_CLOCK_133_200_2 (4 << 0) | |
293 | #define GC_CLOCK_133_266_2 (5 << 0) | |
294 | #define GC_CLOCK_166_266 (6 << 0) | |
295 | #define GC_CLOCK_166_250 (7 << 0) | |
296 | ||
e10fa551 JL |
297 | #define I915_GDRST 0xc0 /* PCI config register */ |
298 | #define GRDOM_FULL (0 << 2) | |
299 | #define GRDOM_RENDER (1 << 2) | |
300 | #define GRDOM_MEDIA (3 << 2) | |
301 | #define GRDOM_MASK (3 << 2) | |
302 | #define GRDOM_RESET_STATUS (1 << 1) | |
303 | #define GRDOM_RESET_ENABLE (1 << 0) | |
304 | ||
8fdded82 VS |
305 | /* BSpec only has register offset, PCI device and bit found empirically */ |
306 | #define I830_CLOCK_GATE 0xc8 /* device 0 */ | |
307 | #define I830_L2_CACHE_CLOCK_GATE_DISABLE (1 << 2) | |
308 | ||
e10fa551 JL |
309 | #define GCDGMBUS 0xcc |
310 | ||
f97108d1 | 311 | #define GCFGC2 0xda |
585fb111 JB |
312 | #define GCFGC 0xf0 /* 915+ only */ |
313 | #define GC_LOW_FREQUENCY_ENABLE (1 << 7) | |
314 | #define GC_DISPLAY_CLOCK_190_200_MHZ (0 << 4) | |
6248017a | 315 | #define GC_DISPLAY_CLOCK_333_320_MHZ (4 << 4) |
257a7ffc DV |
316 | #define GC_DISPLAY_CLOCK_267_MHZ_PNV (0 << 4) |
317 | #define GC_DISPLAY_CLOCK_333_MHZ_PNV (1 << 4) | |
318 | #define GC_DISPLAY_CLOCK_444_MHZ_PNV (2 << 4) | |
319 | #define GC_DISPLAY_CLOCK_200_MHZ_PNV (5 << 4) | |
320 | #define GC_DISPLAY_CLOCK_133_MHZ_PNV (6 << 4) | |
321 | #define GC_DISPLAY_CLOCK_167_MHZ_PNV (7 << 4) | |
585fb111 | 322 | #define GC_DISPLAY_CLOCK_MASK (7 << 4) |
652c393a JB |
323 | #define GM45_GC_RENDER_CLOCK_MASK (0xf << 0) |
324 | #define GM45_GC_RENDER_CLOCK_266_MHZ (8 << 0) | |
325 | #define GM45_GC_RENDER_CLOCK_320_MHZ (9 << 0) | |
326 | #define GM45_GC_RENDER_CLOCK_400_MHZ (0xb << 0) | |
327 | #define GM45_GC_RENDER_CLOCK_533_MHZ (0xc << 0) | |
328 | #define I965_GC_RENDER_CLOCK_MASK (0xf << 0) | |
329 | #define I965_GC_RENDER_CLOCK_267_MHZ (2 << 0) | |
330 | #define I965_GC_RENDER_CLOCK_333_MHZ (3 << 0) | |
331 | #define I965_GC_RENDER_CLOCK_444_MHZ (4 << 0) | |
332 | #define I965_GC_RENDER_CLOCK_533_MHZ (5 << 0) | |
333 | #define I945_GC_RENDER_CLOCK_MASK (7 << 0) | |
334 | #define I945_GC_RENDER_CLOCK_166_MHZ (0 << 0) | |
335 | #define I945_GC_RENDER_CLOCK_200_MHZ (1 << 0) | |
336 | #define I945_GC_RENDER_CLOCK_250_MHZ (3 << 0) | |
337 | #define I945_GC_RENDER_CLOCK_400_MHZ (5 << 0) | |
338 | #define I915_GC_RENDER_CLOCK_MASK (7 << 0) | |
339 | #define I915_GC_RENDER_CLOCK_166_MHZ (0 << 0) | |
340 | #define I915_GC_RENDER_CLOCK_200_MHZ (1 << 0) | |
341 | #define I915_GC_RENDER_CLOCK_333_MHZ (4 << 0) | |
7f1bdbcb | 342 | |
e10fa551 JL |
343 | #define ASLE 0xe4 |
344 | #define ASLS 0xfc | |
345 | ||
346 | #define SWSCI 0xe8 | |
347 | #define SWSCI_SCISEL (1 << 15) | |
348 | #define SWSCI_GSSCIE (1 << 0) | |
349 | ||
350 | #define LBPC 0xf4 /* legacy/combination backlight modes, also called LBB */ | |
eeccdcac | 351 | |
585fb111 | 352 | |
f0f59a00 | 353 | #define ILK_GDSR _MMIO(MCHBAR_MIRROR_BASE + 0x2ca4) |
5ee8ee86 PZ |
354 | #define ILK_GRDOM_FULL (0 << 1) |
355 | #define ILK_GRDOM_RENDER (1 << 1) | |
356 | #define ILK_GRDOM_MEDIA (3 << 1) | |
357 | #define ILK_GRDOM_MASK (3 << 1) | |
358 | #define ILK_GRDOM_RESET_ENABLE (1 << 0) | |
b3a3f03d | 359 | |
f0f59a00 | 360 | #define GEN6_MBCUNIT_SNPCR _MMIO(0x900c) /* for LLC config */ |
07b7ddd9 | 361 | #define GEN6_MBC_SNPCR_SHIFT 21 |
5ee8ee86 PZ |
362 | #define GEN6_MBC_SNPCR_MASK (3 << 21) |
363 | #define GEN6_MBC_SNPCR_MAX (0 << 21) | |
364 | #define GEN6_MBC_SNPCR_MED (1 << 21) | |
365 | #define GEN6_MBC_SNPCR_LOW (2 << 21) | |
366 | #define GEN6_MBC_SNPCR_MIN (3 << 21) /* only 1/16th of the cache is shared */ | |
07b7ddd9 | 367 | |
f0f59a00 VS |
368 | #define VLV_G3DCTL _MMIO(0x9024) |
369 | #define VLV_GSCKGCTL _MMIO(0x9028) | |
9e72b46c | 370 | |
f0f59a00 | 371 | #define GEN6_MBCTL _MMIO(0x0907c) |
5eb719cd DV |
372 | #define GEN6_MBCTL_ENABLE_BOOT_FETCH (1 << 4) |
373 | #define GEN6_MBCTL_CTX_FETCH_NEEDED (1 << 3) | |
374 | #define GEN6_MBCTL_BME_UPDATE_ENABLE (1 << 2) | |
375 | #define GEN6_MBCTL_MAE_UPDATE_ENABLE (1 << 1) | |
376 | #define GEN6_MBCTL_BOOT_FETCH_MECH (1 << 0) | |
377 | ||
f0f59a00 | 378 | #define GEN6_GDRST _MMIO(0x941c) |
cff458c2 EA |
379 | #define GEN6_GRDOM_FULL (1 << 0) |
380 | #define GEN6_GRDOM_RENDER (1 << 1) | |
381 | #define GEN6_GRDOM_MEDIA (1 << 2) | |
382 | #define GEN6_GRDOM_BLT (1 << 3) | |
ee4b6faf | 383 | #define GEN6_GRDOM_VECS (1 << 4) |
6b332fa2 | 384 | #define GEN9_GRDOM_GUC (1 << 5) |
ee4b6faf | 385 | #define GEN8_GRDOM_MEDIA2 (1 << 7) |
e34b0345 MT |
386 | /* GEN11 changed all bit defs except for FULL & RENDER */ |
387 | #define GEN11_GRDOM_FULL GEN6_GRDOM_FULL | |
388 | #define GEN11_GRDOM_RENDER GEN6_GRDOM_RENDER | |
389 | #define GEN11_GRDOM_BLT (1 << 2) | |
390 | #define GEN11_GRDOM_GUC (1 << 3) | |
391 | #define GEN11_GRDOM_MEDIA (1 << 5) | |
392 | #define GEN11_GRDOM_MEDIA2 (1 << 6) | |
393 | #define GEN11_GRDOM_MEDIA3 (1 << 7) | |
394 | #define GEN11_GRDOM_MEDIA4 (1 << 8) | |
395 | #define GEN11_GRDOM_VECS (1 << 13) | |
396 | #define GEN11_GRDOM_VECS2 (1 << 14) | |
f513ac76 OM |
397 | #define GEN11_GRDOM_SFC0 (1 << 17) |
398 | #define GEN11_GRDOM_SFC1 (1 << 18) | |
399 | ||
400 | #define GEN11_VCS_SFC_RESET_BIT(instance) (GEN11_GRDOM_SFC0 << ((instance) >> 1)) | |
401 | #define GEN11_VECS_SFC_RESET_BIT(instance) (GEN11_GRDOM_SFC0 << (instance)) | |
402 | ||
403 | #define GEN11_VCS_SFC_FORCED_LOCK(engine) _MMIO((engine)->mmio_base + 0x88C) | |
404 | #define GEN11_VCS_SFC_FORCED_LOCK_BIT (1 << 0) | |
405 | #define GEN11_VCS_SFC_LOCK_STATUS(engine) _MMIO((engine)->mmio_base + 0x890) | |
406 | #define GEN11_VCS_SFC_USAGE_BIT (1 << 0) | |
407 | #define GEN11_VCS_SFC_LOCK_ACK_BIT (1 << 1) | |
408 | ||
409 | #define GEN11_VECS_SFC_FORCED_LOCK(engine) _MMIO((engine)->mmio_base + 0x201C) | |
410 | #define GEN11_VECS_SFC_FORCED_LOCK_BIT (1 << 0) | |
411 | #define GEN11_VECS_SFC_LOCK_ACK(engine) _MMIO((engine)->mmio_base + 0x2018) | |
412 | #define GEN11_VECS_SFC_LOCK_ACK_BIT (1 << 0) | |
413 | #define GEN11_VECS_SFC_USAGE(engine) _MMIO((engine)->mmio_base + 0x2014) | |
414 | #define GEN11_VECS_SFC_USAGE_BIT (1 << 0) | |
cff458c2 | 415 | |
e50dbdbf MK |
416 | #define GEN12_SFC_DONE(n) _MMIO(0x1cc00 + (n) * 0x100) |
417 | #define GEN12_SFC_DONE_MAX 4 | |
418 | ||
baba6e57 DCS |
419 | #define RING_PP_DIR_BASE(base) _MMIO((base) + 0x228) |
420 | #define RING_PP_DIR_BASE_READ(base) _MMIO((base) + 0x518) | |
421 | #define RING_PP_DIR_DCLV(base) _MMIO((base) + 0x220) | |
5eb719cd DV |
422 | #define PP_DIR_DCLV_2G 0xffffffff |
423 | ||
6d425728 CW |
424 | #define GEN8_RING_PDP_UDW(base, n) _MMIO((base) + 0x270 + (n) * 8 + 4) |
425 | #define GEN8_RING_PDP_LDW(base, n) _MMIO((base) + 0x270 + (n) * 8) | |
94e409c1 | 426 | |
f0f59a00 | 427 | #define GEN8_R_PWR_CLK_STATE _MMIO(0x20C8) |
0cea6502 JM |
428 | #define GEN8_RPCS_ENABLE (1 << 31) |
429 | #define GEN8_RPCS_S_CNT_ENABLE (1 << 18) | |
430 | #define GEN8_RPCS_S_CNT_SHIFT 15 | |
431 | #define GEN8_RPCS_S_CNT_MASK (0x7 << GEN8_RPCS_S_CNT_SHIFT) | |
b212f0a4 TU |
432 | #define GEN11_RPCS_S_CNT_SHIFT 12 |
433 | #define GEN11_RPCS_S_CNT_MASK (0x3f << GEN11_RPCS_S_CNT_SHIFT) | |
0cea6502 JM |
434 | #define GEN8_RPCS_SS_CNT_ENABLE (1 << 11) |
435 | #define GEN8_RPCS_SS_CNT_SHIFT 8 | |
436 | #define GEN8_RPCS_SS_CNT_MASK (0x7 << GEN8_RPCS_SS_CNT_SHIFT) | |
437 | #define GEN8_RPCS_EU_MAX_SHIFT 4 | |
438 | #define GEN8_RPCS_EU_MAX_MASK (0xf << GEN8_RPCS_EU_MAX_SHIFT) | |
439 | #define GEN8_RPCS_EU_MIN_SHIFT 0 | |
440 | #define GEN8_RPCS_EU_MIN_MASK (0xf << GEN8_RPCS_EU_MIN_SHIFT) | |
441 | ||
f89823c2 LL |
442 | #define WAIT_FOR_RC6_EXIT _MMIO(0x20CC) |
443 | /* HSW only */ | |
444 | #define HSW_SELECTIVE_READ_ADDRESSING_SHIFT 2 | |
445 | #define HSW_SELECTIVE_READ_ADDRESSING_MASK (0x3 << HSW_SLECTIVE_READ_ADDRESSING_SHIFT) | |
446 | #define HSW_SELECTIVE_WRITE_ADDRESS_SHIFT 4 | |
447 | #define HSW_SELECTIVE_WRITE_ADDRESS_MASK (0x7 << HSW_SELECTIVE_WRITE_ADDRESS_SHIFT) | |
448 | /* HSW+ */ | |
449 | #define HSW_WAIT_FOR_RC6_EXIT_ENABLE (1 << 0) | |
450 | #define HSW_RCS_CONTEXT_ENABLE (1 << 7) | |
451 | #define HSW_RCS_INHIBIT (1 << 8) | |
452 | /* Gen8 */ | |
453 | #define GEN8_SELECTIVE_WRITE_ADDRESS_SHIFT 4 | |
454 | #define GEN8_SELECTIVE_WRITE_ADDRESS_MASK (0x3 << GEN8_SELECTIVE_WRITE_ADDRESS_SHIFT) | |
455 | #define GEN8_SELECTIVE_WRITE_ADDRESS_SHIFT 4 | |
456 | #define GEN8_SELECTIVE_WRITE_ADDRESS_MASK (0x3 << GEN8_SELECTIVE_WRITE_ADDRESS_SHIFT) | |
457 | #define GEN8_SELECTIVE_WRITE_ADDRESSING_ENABLE (1 << 6) | |
458 | #define GEN8_SELECTIVE_READ_SUBSLICE_SELECT_SHIFT 9 | |
459 | #define GEN8_SELECTIVE_READ_SUBSLICE_SELECT_MASK (0x3 << GEN8_SELECTIVE_READ_SUBSLICE_SELECT_SHIFT) | |
460 | #define GEN8_SELECTIVE_READ_SLICE_SELECT_SHIFT 11 | |
461 | #define GEN8_SELECTIVE_READ_SLICE_SELECT_MASK (0x3 << GEN8_SELECTIVE_READ_SLICE_SELECT_SHIFT) | |
462 | #define GEN8_SELECTIVE_READ_ADDRESSING_ENABLE (1 << 13) | |
463 | ||
f0f59a00 | 464 | #define GAM_ECOCHK _MMIO(0x4090) |
5ee8ee86 PZ |
465 | #define BDW_DISABLE_HDC_INVALIDATION (1 << 25) |
466 | #define ECOCHK_SNB_BIT (1 << 10) | |
467 | #define ECOCHK_DIS_TLB (1 << 8) | |
468 | #define HSW_ECOCHK_ARB_PRIO_SOL (1 << 6) | |
469 | #define ECOCHK_PPGTT_CACHE64B (0x3 << 3) | |
470 | #define ECOCHK_PPGTT_CACHE4B (0x0 << 3) | |
471 | #define ECOCHK_PPGTT_GFDT_IVB (0x1 << 4) | |
472 | #define ECOCHK_PPGTT_LLC_IVB (0x1 << 3) | |
473 | #define ECOCHK_PPGTT_UC_HSW (0x1 << 3) | |
474 | #define ECOCHK_PPGTT_WT_HSW (0x2 << 3) | |
475 | #define ECOCHK_PPGTT_WB_HSW (0x3 << 3) | |
5eb719cd | 476 | |
2248a283 ID |
477 | #define GEN8_RC6_CTX_INFO _MMIO(0x8504) |
478 | ||
f0f59a00 | 479 | #define GAC_ECO_BITS _MMIO(0x14090) |
5ee8ee86 PZ |
480 | #define ECOBITS_SNB_BIT (1 << 13) |
481 | #define ECOBITS_PPGTT_CACHE64B (3 << 8) | |
482 | #define ECOBITS_PPGTT_CACHE4B (0 << 8) | |
48ecfa10 | 483 | |
f0f59a00 | 484 | #define GAB_CTL _MMIO(0x24000) |
5ee8ee86 | 485 | #define GAB_CTL_CONT_AFTER_PAGEFAULT (1 << 8) |
be901a5a | 486 | |
f0f59a00 | 487 | #define GEN6_STOLEN_RESERVED _MMIO(0x1082C0) |
3774eb50 PZ |
488 | #define GEN6_STOLEN_RESERVED_ADDR_MASK (0xFFF << 20) |
489 | #define GEN7_STOLEN_RESERVED_ADDR_MASK (0x3FFF << 18) | |
490 | #define GEN6_STOLEN_RESERVED_SIZE_MASK (3 << 4) | |
491 | #define GEN6_STOLEN_RESERVED_1M (0 << 4) | |
492 | #define GEN6_STOLEN_RESERVED_512K (1 << 4) | |
493 | #define GEN6_STOLEN_RESERVED_256K (2 << 4) | |
494 | #define GEN6_STOLEN_RESERVED_128K (3 << 4) | |
495 | #define GEN7_STOLEN_RESERVED_SIZE_MASK (1 << 5) | |
496 | #define GEN7_STOLEN_RESERVED_1M (0 << 5) | |
497 | #define GEN7_STOLEN_RESERVED_256K (1 << 5) | |
498 | #define GEN8_STOLEN_RESERVED_SIZE_MASK (3 << 7) | |
499 | #define GEN8_STOLEN_RESERVED_1M (0 << 7) | |
500 | #define GEN8_STOLEN_RESERVED_2M (1 << 7) | |
501 | #define GEN8_STOLEN_RESERVED_4M (2 << 7) | |
502 | #define GEN8_STOLEN_RESERVED_8M (3 << 7) | |
db7fb605 | 503 | #define GEN6_STOLEN_RESERVED_ENABLE (1 << 0) |
185441e0 | 504 | #define GEN11_STOLEN_RESERVED_ADDR_MASK (0xFFFFFFFFFFFULL << 20) |
40bae736 | 505 | |
585fb111 JB |
506 | /* VGA stuff */ |
507 | ||
508 | #define VGA_ST01_MDA 0x3ba | |
509 | #define VGA_ST01_CGA 0x3da | |
510 | ||
f0f59a00 | 511 | #define _VGA_MSR_WRITE _MMIO(0x3c2) |
585fb111 JB |
512 | #define VGA_MSR_WRITE 0x3c2 |
513 | #define VGA_MSR_READ 0x3cc | |
5ee8ee86 PZ |
514 | #define VGA_MSR_MEM_EN (1 << 1) |
515 | #define VGA_MSR_CGA_MODE (1 << 0) | |
585fb111 | 516 | |
5434fd92 | 517 | #define VGA_SR_INDEX 0x3c4 |
f930ddd0 | 518 | #define SR01 1 |
5434fd92 | 519 | #define VGA_SR_DATA 0x3c5 |
585fb111 JB |
520 | |
521 | #define VGA_AR_INDEX 0x3c0 | |
5ee8ee86 | 522 | #define VGA_AR_VID_EN (1 << 5) |
585fb111 JB |
523 | #define VGA_AR_DATA_WRITE 0x3c0 |
524 | #define VGA_AR_DATA_READ 0x3c1 | |
525 | ||
526 | #define VGA_GR_INDEX 0x3ce | |
527 | #define VGA_GR_DATA 0x3cf | |
528 | /* GR05 */ | |
529 | #define VGA_GR_MEM_READ_MODE_SHIFT 3 | |
530 | #define VGA_GR_MEM_READ_MODE_PLANE 1 | |
531 | /* GR06 */ | |
532 | #define VGA_GR_MEM_MODE_MASK 0xc | |
533 | #define VGA_GR_MEM_MODE_SHIFT 2 | |
534 | #define VGA_GR_MEM_A0000_AFFFF 0 | |
535 | #define VGA_GR_MEM_A0000_BFFFF 1 | |
536 | #define VGA_GR_MEM_B0000_B7FFF 2 | |
537 | #define VGA_GR_MEM_B0000_BFFFF 3 | |
538 | ||
539 | #define VGA_DACMASK 0x3c6 | |
540 | #define VGA_DACRX 0x3c7 | |
541 | #define VGA_DACWX 0x3c8 | |
542 | #define VGA_DACDATA 0x3c9 | |
543 | ||
544 | #define VGA_CR_INDEX_MDA 0x3b4 | |
545 | #define VGA_CR_DATA_MDA 0x3b5 | |
546 | #define VGA_CR_INDEX_CGA 0x3d4 | |
547 | #define VGA_CR_DATA_CGA 0x3d5 | |
548 | ||
f0f59a00 VS |
549 | #define MI_PREDICATE_SRC0 _MMIO(0x2400) |
550 | #define MI_PREDICATE_SRC0_UDW _MMIO(0x2400 + 4) | |
551 | #define MI_PREDICATE_SRC1 _MMIO(0x2408) | |
552 | #define MI_PREDICATE_SRC1_UDW _MMIO(0x2408 + 4) | |
daed3e44 LL |
553 | #define MI_PREDICATE_DATA _MMIO(0x2410) |
554 | #define MI_PREDICATE_RESULT _MMIO(0x2418) | |
555 | #define MI_PREDICATE_RESULT_1 _MMIO(0x241c) | |
f0f59a00 | 556 | #define MI_PREDICATE_RESULT_2 _MMIO(0x2214) |
5ee8ee86 PZ |
557 | #define LOWER_SLICE_ENABLED (1 << 0) |
558 | #define LOWER_SLICE_DISABLED (0 << 0) | |
9435373e | 559 | |
5947de9b BV |
560 | /* |
561 | * Registers used only by the command parser | |
562 | */ | |
f0f59a00 VS |
563 | #define BCS_SWCTRL _MMIO(0x22200) |
564 | ||
0f2f3975 JB |
565 | /* There are 16 GPR registers */ |
566 | #define BCS_GPR(n) _MMIO(0x22600 + (n) * 8) | |
567 | #define BCS_GPR_UDW(n) _MMIO(0x22600 + (n) * 8 + 4) | |
568 | ||
f0f59a00 VS |
569 | #define GPGPU_THREADS_DISPATCHED _MMIO(0x2290) |
570 | #define GPGPU_THREADS_DISPATCHED_UDW _MMIO(0x2290 + 4) | |
571 | #define HS_INVOCATION_COUNT _MMIO(0x2300) | |
572 | #define HS_INVOCATION_COUNT_UDW _MMIO(0x2300 + 4) | |
573 | #define DS_INVOCATION_COUNT _MMIO(0x2308) | |
574 | #define DS_INVOCATION_COUNT_UDW _MMIO(0x2308 + 4) | |
575 | #define IA_VERTICES_COUNT _MMIO(0x2310) | |
576 | #define IA_VERTICES_COUNT_UDW _MMIO(0x2310 + 4) | |
577 | #define IA_PRIMITIVES_COUNT _MMIO(0x2318) | |
578 | #define IA_PRIMITIVES_COUNT_UDW _MMIO(0x2318 + 4) | |
579 | #define VS_INVOCATION_COUNT _MMIO(0x2320) | |
580 | #define VS_INVOCATION_COUNT_UDW _MMIO(0x2320 + 4) | |
581 | #define GS_INVOCATION_COUNT _MMIO(0x2328) | |
582 | #define GS_INVOCATION_COUNT_UDW _MMIO(0x2328 + 4) | |
583 | #define GS_PRIMITIVES_COUNT _MMIO(0x2330) | |
584 | #define GS_PRIMITIVES_COUNT_UDW _MMIO(0x2330 + 4) | |
585 | #define CL_INVOCATION_COUNT _MMIO(0x2338) | |
586 | #define CL_INVOCATION_COUNT_UDW _MMIO(0x2338 + 4) | |
587 | #define CL_PRIMITIVES_COUNT _MMIO(0x2340) | |
588 | #define CL_PRIMITIVES_COUNT_UDW _MMIO(0x2340 + 4) | |
589 | #define PS_INVOCATION_COUNT _MMIO(0x2348) | |
590 | #define PS_INVOCATION_COUNT_UDW _MMIO(0x2348 + 4) | |
591 | #define PS_DEPTH_COUNT _MMIO(0x2350) | |
592 | #define PS_DEPTH_COUNT_UDW _MMIO(0x2350 + 4) | |
5947de9b BV |
593 | |
594 | /* There are the 4 64-bit counter registers, one for each stream output */ | |
f0f59a00 VS |
595 | #define GEN7_SO_NUM_PRIMS_WRITTEN(n) _MMIO(0x5200 + (n) * 8) |
596 | #define GEN7_SO_NUM_PRIMS_WRITTEN_UDW(n) _MMIO(0x5200 + (n) * 8 + 4) | |
5947de9b | 597 | |
f0f59a00 VS |
598 | #define GEN7_SO_PRIM_STORAGE_NEEDED(n) _MMIO(0x5240 + (n) * 8) |
599 | #define GEN7_SO_PRIM_STORAGE_NEEDED_UDW(n) _MMIO(0x5240 + (n) * 8 + 4) | |
113a0476 | 600 | |
f0f59a00 VS |
601 | #define GEN7_3DPRIM_END_OFFSET _MMIO(0x2420) |
602 | #define GEN7_3DPRIM_START_VERTEX _MMIO(0x2430) | |
603 | #define GEN7_3DPRIM_VERTEX_COUNT _MMIO(0x2434) | |
604 | #define GEN7_3DPRIM_INSTANCE_COUNT _MMIO(0x2438) | |
605 | #define GEN7_3DPRIM_START_INSTANCE _MMIO(0x243C) | |
606 | #define GEN7_3DPRIM_BASE_VERTEX _MMIO(0x2440) | |
113a0476 | 607 | |
f0f59a00 VS |
608 | #define GEN7_GPGPU_DISPATCHDIMX _MMIO(0x2500) |
609 | #define GEN7_GPGPU_DISPATCHDIMY _MMIO(0x2504) | |
610 | #define GEN7_GPGPU_DISPATCHDIMZ _MMIO(0x2508) | |
7b9748cb | 611 | |
1b85066b JJ |
612 | /* There are the 16 64-bit CS General Purpose Registers */ |
613 | #define HSW_CS_GPR(n) _MMIO(0x2600 + (n) * 8) | |
614 | #define HSW_CS_GPR_UDW(n) _MMIO(0x2600 + (n) * 8 + 4) | |
615 | ||
a941795a | 616 | #define GEN7_OACONTROL _MMIO(0x2360) |
d7965152 RB |
617 | #define GEN7_OACONTROL_CTX_MASK 0xFFFFF000 |
618 | #define GEN7_OACONTROL_TIMER_PERIOD_MASK 0x3F | |
619 | #define GEN7_OACONTROL_TIMER_PERIOD_SHIFT 6 | |
5ee8ee86 PZ |
620 | #define GEN7_OACONTROL_TIMER_ENABLE (1 << 5) |
621 | #define GEN7_OACONTROL_FORMAT_A13 (0 << 2) | |
622 | #define GEN7_OACONTROL_FORMAT_A29 (1 << 2) | |
623 | #define GEN7_OACONTROL_FORMAT_A13_B8_C8 (2 << 2) | |
624 | #define GEN7_OACONTROL_FORMAT_A29_B8_C8 (3 << 2) | |
625 | #define GEN7_OACONTROL_FORMAT_B4_C8 (4 << 2) | |
626 | #define GEN7_OACONTROL_FORMAT_A45_B8_C8 (5 << 2) | |
627 | #define GEN7_OACONTROL_FORMAT_B4_C8_A16 (6 << 2) | |
628 | #define GEN7_OACONTROL_FORMAT_C4_B8 (7 << 2) | |
d7965152 | 629 | #define GEN7_OACONTROL_FORMAT_SHIFT 2 |
5ee8ee86 PZ |
630 | #define GEN7_OACONTROL_PER_CTX_ENABLE (1 << 1) |
631 | #define GEN7_OACONTROL_ENABLE (1 << 0) | |
d7965152 RB |
632 | |
633 | #define GEN8_OACTXID _MMIO(0x2364) | |
634 | ||
19f81df2 | 635 | #define GEN8_OA_DEBUG _MMIO(0x2B04) |
5ee8ee86 PZ |
636 | #define GEN9_OA_DEBUG_DISABLE_CLK_RATIO_REPORTS (1 << 5) |
637 | #define GEN9_OA_DEBUG_INCLUDE_CLK_RATIO (1 << 6) | |
638 | #define GEN9_OA_DEBUG_DISABLE_GO_1_0_REPORTS (1 << 2) | |
639 | #define GEN9_OA_DEBUG_DISABLE_CTX_SWITCH_REPORTS (1 << 1) | |
19f81df2 | 640 | |
d7965152 | 641 | #define GEN8_OACONTROL _MMIO(0x2B00) |
5ee8ee86 PZ |
642 | #define GEN8_OA_REPORT_FORMAT_A12 (0 << 2) |
643 | #define GEN8_OA_REPORT_FORMAT_A12_B8_C8 (2 << 2) | |
644 | #define GEN8_OA_REPORT_FORMAT_A36_B8_C8 (5 << 2) | |
645 | #define GEN8_OA_REPORT_FORMAT_C4_B8 (7 << 2) | |
d7965152 | 646 | #define GEN8_OA_REPORT_FORMAT_SHIFT 2 |
5ee8ee86 PZ |
647 | #define GEN8_OA_SPECIFIC_CONTEXT_ENABLE (1 << 1) |
648 | #define GEN8_OA_COUNTER_ENABLE (1 << 0) | |
d7965152 RB |
649 | |
650 | #define GEN8_OACTXCONTROL _MMIO(0x2360) | |
651 | #define GEN8_OA_TIMER_PERIOD_MASK 0x3F | |
652 | #define GEN8_OA_TIMER_PERIOD_SHIFT 2 | |
5ee8ee86 PZ |
653 | #define GEN8_OA_TIMER_ENABLE (1 << 1) |
654 | #define GEN8_OA_COUNTER_RESUME (1 << 0) | |
d7965152 RB |
655 | |
656 | #define GEN7_OABUFFER _MMIO(0x23B0) /* R/W */ | |
5ee8ee86 PZ |
657 | #define GEN7_OABUFFER_OVERRUN_DISABLE (1 << 3) |
658 | #define GEN7_OABUFFER_EDGE_TRIGGER (1 << 2) | |
659 | #define GEN7_OABUFFER_STOP_RESUME_ENABLE (1 << 1) | |
660 | #define GEN7_OABUFFER_RESUME (1 << 0) | |
d7965152 | 661 | |
19f81df2 | 662 | #define GEN8_OABUFFER_UDW _MMIO(0x23b4) |
d7965152 | 663 | #define GEN8_OABUFFER _MMIO(0x2b14) |
b82ed43d | 664 | #define GEN8_OABUFFER_MEM_SELECT_GGTT (1 << 0) /* 0: PPGTT, 1: GGTT */ |
d7965152 RB |
665 | |
666 | #define GEN7_OASTATUS1 _MMIO(0x2364) | |
667 | #define GEN7_OASTATUS1_TAIL_MASK 0xffffffc0 | |
5ee8ee86 PZ |
668 | #define GEN7_OASTATUS1_COUNTER_OVERFLOW (1 << 2) |
669 | #define GEN7_OASTATUS1_OABUFFER_OVERFLOW (1 << 1) | |
670 | #define GEN7_OASTATUS1_REPORT_LOST (1 << 0) | |
d7965152 RB |
671 | |
672 | #define GEN7_OASTATUS2 _MMIO(0x2368) | |
b82ed43d LL |
673 | #define GEN7_OASTATUS2_HEAD_MASK 0xffffffc0 |
674 | #define GEN7_OASTATUS2_MEM_SELECT_GGTT (1 << 0) /* 0: PPGTT, 1: GGTT */ | |
d7965152 RB |
675 | |
676 | #define GEN8_OASTATUS _MMIO(0x2b08) | |
5ee8ee86 PZ |
677 | #define GEN8_OASTATUS_OVERRUN_STATUS (1 << 3) |
678 | #define GEN8_OASTATUS_COUNTER_OVERFLOW (1 << 2) | |
679 | #define GEN8_OASTATUS_OABUFFER_OVERFLOW (1 << 1) | |
680 | #define GEN8_OASTATUS_REPORT_LOST (1 << 0) | |
d7965152 RB |
681 | |
682 | #define GEN8_OAHEADPTR _MMIO(0x2B0C) | |
19f81df2 | 683 | #define GEN8_OAHEADPTR_MASK 0xffffffc0 |
d7965152 | 684 | #define GEN8_OATAILPTR _MMIO(0x2B10) |
19f81df2 | 685 | #define GEN8_OATAILPTR_MASK 0xffffffc0 |
d7965152 | 686 | |
5ee8ee86 PZ |
687 | #define OABUFFER_SIZE_128K (0 << 3) |
688 | #define OABUFFER_SIZE_256K (1 << 3) | |
689 | #define OABUFFER_SIZE_512K (2 << 3) | |
690 | #define OABUFFER_SIZE_1M (3 << 3) | |
691 | #define OABUFFER_SIZE_2M (4 << 3) | |
692 | #define OABUFFER_SIZE_4M (5 << 3) | |
693 | #define OABUFFER_SIZE_8M (6 << 3) | |
694 | #define OABUFFER_SIZE_16M (7 << 3) | |
d7965152 | 695 | |
00a7f0d7 LL |
696 | /* Gen12 OAR unit */ |
697 | #define GEN12_OAR_OACONTROL _MMIO(0x2960) | |
698 | #define GEN12_OAR_OACONTROL_COUNTER_FORMAT_SHIFT 1 | |
699 | #define GEN12_OAR_OACONTROL_COUNTER_ENABLE (1 << 0) | |
700 | ||
701 | #define GEN12_OACTXCONTROL _MMIO(0x2360) | |
702 | #define GEN12_OAR_OASTATUS _MMIO(0x2968) | |
703 | ||
704 | /* Gen12 OAG unit */ | |
705 | #define GEN12_OAG_OAHEADPTR _MMIO(0xdb00) | |
706 | #define GEN12_OAG_OAHEADPTR_MASK 0xffffffc0 | |
707 | #define GEN12_OAG_OATAILPTR _MMIO(0xdb04) | |
708 | #define GEN12_OAG_OATAILPTR_MASK 0xffffffc0 | |
709 | ||
710 | #define GEN12_OAG_OABUFFER _MMIO(0xdb08) | |
711 | #define GEN12_OAG_OABUFFER_BUFFER_SIZE_MASK (0x7) | |
712 | #define GEN12_OAG_OABUFFER_BUFFER_SIZE_SHIFT (3) | |
713 | #define GEN12_OAG_OABUFFER_MEMORY_SELECT (1 << 0) /* 0: PPGTT, 1: GGTT */ | |
714 | ||
715 | #define GEN12_OAG_OAGLBCTXCTRL _MMIO(0x2b28) | |
716 | #define GEN12_OAG_OAGLBCTXCTRL_TIMER_PERIOD_SHIFT 2 | |
717 | #define GEN12_OAG_OAGLBCTXCTRL_TIMER_ENABLE (1 << 1) | |
718 | #define GEN12_OAG_OAGLBCTXCTRL_COUNTER_RESUME (1 << 0) | |
719 | ||
720 | #define GEN12_OAG_OACONTROL _MMIO(0xdaf4) | |
721 | #define GEN12_OAG_OACONTROL_OA_COUNTER_FORMAT_SHIFT 2 | |
722 | #define GEN12_OAG_OACONTROL_OA_COUNTER_ENABLE (1 << 0) | |
723 | ||
724 | #define GEN12_OAG_OA_DEBUG _MMIO(0xdaf8) | |
725 | #define GEN12_OAG_OA_DEBUG_INCLUDE_CLK_RATIO (1 << 6) | |
726 | #define GEN12_OAG_OA_DEBUG_DISABLE_CLK_RATIO_REPORTS (1 << 5) | |
727 | #define GEN12_OAG_OA_DEBUG_DISABLE_GO_1_0_REPORTS (1 << 2) | |
728 | #define GEN12_OAG_OA_DEBUG_DISABLE_CTX_SWITCH_REPORTS (1 << 1) | |
729 | ||
730 | #define GEN12_OAG_OASTATUS _MMIO(0xdafc) | |
731 | #define GEN12_OAG_OASTATUS_COUNTER_OVERFLOW (1 << 2) | |
732 | #define GEN12_OAG_OASTATUS_BUFFER_OVERFLOW (1 << 1) | |
733 | #define GEN12_OAG_OASTATUS_REPORT_LOST (1 << 0) | |
734 | ||
19f81df2 RB |
735 | /* |
736 | * Flexible, Aggregate EU Counter Registers. | |
737 | * Note: these aren't contiguous | |
738 | */ | |
d7965152 | 739 | #define EU_PERF_CNTL0 _MMIO(0xe458) |
19f81df2 RB |
740 | #define EU_PERF_CNTL1 _MMIO(0xe558) |
741 | #define EU_PERF_CNTL2 _MMIO(0xe658) | |
742 | #define EU_PERF_CNTL3 _MMIO(0xe758) | |
743 | #define EU_PERF_CNTL4 _MMIO(0xe45c) | |
744 | #define EU_PERF_CNTL5 _MMIO(0xe55c) | |
745 | #define EU_PERF_CNTL6 _MMIO(0xe65c) | |
d7965152 | 746 | |
d7965152 RB |
747 | /* |
748 | * OA Boolean state | |
749 | */ | |
750 | ||
d7965152 RB |
751 | #define OASTARTTRIG1 _MMIO(0x2710) |
752 | #define OASTARTTRIG1_THRESHOLD_COUNT_MASK_MBZ 0xffff0000 | |
753 | #define OASTARTTRIG1_THRESHOLD_MASK 0xffff | |
754 | ||
755 | #define OASTARTTRIG2 _MMIO(0x2714) | |
5ee8ee86 PZ |
756 | #define OASTARTTRIG2_INVERT_A_0 (1 << 0) |
757 | #define OASTARTTRIG2_INVERT_A_1 (1 << 1) | |
758 | #define OASTARTTRIG2_INVERT_A_2 (1 << 2) | |
759 | #define OASTARTTRIG2_INVERT_A_3 (1 << 3) | |
760 | #define OASTARTTRIG2_INVERT_A_4 (1 << 4) | |
761 | #define OASTARTTRIG2_INVERT_A_5 (1 << 5) | |
762 | #define OASTARTTRIG2_INVERT_A_6 (1 << 6) | |
763 | #define OASTARTTRIG2_INVERT_A_7 (1 << 7) | |
764 | #define OASTARTTRIG2_INVERT_A_8 (1 << 8) | |
765 | #define OASTARTTRIG2_INVERT_A_9 (1 << 9) | |
766 | #define OASTARTTRIG2_INVERT_A_10 (1 << 10) | |
767 | #define OASTARTTRIG2_INVERT_A_11 (1 << 11) | |
768 | #define OASTARTTRIG2_INVERT_A_12 (1 << 12) | |
769 | #define OASTARTTRIG2_INVERT_A_13 (1 << 13) | |
770 | #define OASTARTTRIG2_INVERT_A_14 (1 << 14) | |
771 | #define OASTARTTRIG2_INVERT_A_15 (1 << 15) | |
772 | #define OASTARTTRIG2_INVERT_B_0 (1 << 16) | |
773 | #define OASTARTTRIG2_INVERT_B_1 (1 << 17) | |
774 | #define OASTARTTRIG2_INVERT_B_2 (1 << 18) | |
775 | #define OASTARTTRIG2_INVERT_B_3 (1 << 19) | |
776 | #define OASTARTTRIG2_INVERT_C_0 (1 << 20) | |
777 | #define OASTARTTRIG2_INVERT_C_1 (1 << 21) | |
778 | #define OASTARTTRIG2_INVERT_D_0 (1 << 22) | |
779 | #define OASTARTTRIG2_THRESHOLD_ENABLE (1 << 23) | |
780 | #define OASTARTTRIG2_START_TRIG_FLAG_MBZ (1 << 24) | |
781 | #define OASTARTTRIG2_EVENT_SELECT_0 (1 << 28) | |
782 | #define OASTARTTRIG2_EVENT_SELECT_1 (1 << 29) | |
783 | #define OASTARTTRIG2_EVENT_SELECT_2 (1 << 30) | |
784 | #define OASTARTTRIG2_EVENT_SELECT_3 (1 << 31) | |
d7965152 RB |
785 | |
786 | #define OASTARTTRIG3 _MMIO(0x2718) | |
787 | #define OASTARTTRIG3_NOA_SELECT_MASK 0xf | |
788 | #define OASTARTTRIG3_NOA_SELECT_8_SHIFT 0 | |
789 | #define OASTARTTRIG3_NOA_SELECT_9_SHIFT 4 | |
790 | #define OASTARTTRIG3_NOA_SELECT_10_SHIFT 8 | |
791 | #define OASTARTTRIG3_NOA_SELECT_11_SHIFT 12 | |
792 | #define OASTARTTRIG3_NOA_SELECT_12_SHIFT 16 | |
793 | #define OASTARTTRIG3_NOA_SELECT_13_SHIFT 20 | |
794 | #define OASTARTTRIG3_NOA_SELECT_14_SHIFT 24 | |
795 | #define OASTARTTRIG3_NOA_SELECT_15_SHIFT 28 | |
796 | ||
797 | #define OASTARTTRIG4 _MMIO(0x271c) | |
798 | #define OASTARTTRIG4_NOA_SELECT_MASK 0xf | |
799 | #define OASTARTTRIG4_NOA_SELECT_0_SHIFT 0 | |
800 | #define OASTARTTRIG4_NOA_SELECT_1_SHIFT 4 | |
801 | #define OASTARTTRIG4_NOA_SELECT_2_SHIFT 8 | |
802 | #define OASTARTTRIG4_NOA_SELECT_3_SHIFT 12 | |
803 | #define OASTARTTRIG4_NOA_SELECT_4_SHIFT 16 | |
804 | #define OASTARTTRIG4_NOA_SELECT_5_SHIFT 20 | |
805 | #define OASTARTTRIG4_NOA_SELECT_6_SHIFT 24 | |
806 | #define OASTARTTRIG4_NOA_SELECT_7_SHIFT 28 | |
807 | ||
808 | #define OASTARTTRIG5 _MMIO(0x2720) | |
809 | #define OASTARTTRIG5_THRESHOLD_COUNT_MASK_MBZ 0xffff0000 | |
810 | #define OASTARTTRIG5_THRESHOLD_MASK 0xffff | |
811 | ||
812 | #define OASTARTTRIG6 _MMIO(0x2724) | |
5ee8ee86 PZ |
813 | #define OASTARTTRIG6_INVERT_A_0 (1 << 0) |
814 | #define OASTARTTRIG6_INVERT_A_1 (1 << 1) | |
815 | #define OASTARTTRIG6_INVERT_A_2 (1 << 2) | |
816 | #define OASTARTTRIG6_INVERT_A_3 (1 << 3) | |
817 | #define OASTARTTRIG6_INVERT_A_4 (1 << 4) | |
818 | #define OASTARTTRIG6_INVERT_A_5 (1 << 5) | |
819 | #define OASTARTTRIG6_INVERT_A_6 (1 << 6) | |
820 | #define OASTARTTRIG6_INVERT_A_7 (1 << 7) | |
821 | #define OASTARTTRIG6_INVERT_A_8 (1 << 8) | |
822 | #define OASTARTTRIG6_INVERT_A_9 (1 << 9) | |
823 | #define OASTARTTRIG6_INVERT_A_10 (1 << 10) | |
824 | #define OASTARTTRIG6_INVERT_A_11 (1 << 11) | |
825 | #define OASTARTTRIG6_INVERT_A_12 (1 << 12) | |
826 | #define OASTARTTRIG6_INVERT_A_13 (1 << 13) | |
827 | #define OASTARTTRIG6_INVERT_A_14 (1 << 14) | |
828 | #define OASTARTTRIG6_INVERT_A_15 (1 << 15) | |
829 | #define OASTARTTRIG6_INVERT_B_0 (1 << 16) | |
830 | #define OASTARTTRIG6_INVERT_B_1 (1 << 17) | |
831 | #define OASTARTTRIG6_INVERT_B_2 (1 << 18) | |
832 | #define OASTARTTRIG6_INVERT_B_3 (1 << 19) | |
833 | #define OASTARTTRIG6_INVERT_C_0 (1 << 20) | |
834 | #define OASTARTTRIG6_INVERT_C_1 (1 << 21) | |
835 | #define OASTARTTRIG6_INVERT_D_0 (1 << 22) | |
836 | #define OASTARTTRIG6_THRESHOLD_ENABLE (1 << 23) | |
837 | #define OASTARTTRIG6_START_TRIG_FLAG_MBZ (1 << 24) | |
838 | #define OASTARTTRIG6_EVENT_SELECT_4 (1 << 28) | |
839 | #define OASTARTTRIG6_EVENT_SELECT_5 (1 << 29) | |
840 | #define OASTARTTRIG6_EVENT_SELECT_6 (1 << 30) | |
841 | #define OASTARTTRIG6_EVENT_SELECT_7 (1 << 31) | |
d7965152 RB |
842 | |
843 | #define OASTARTTRIG7 _MMIO(0x2728) | |
844 | #define OASTARTTRIG7_NOA_SELECT_MASK 0xf | |
845 | #define OASTARTTRIG7_NOA_SELECT_8_SHIFT 0 | |
846 | #define OASTARTTRIG7_NOA_SELECT_9_SHIFT 4 | |
847 | #define OASTARTTRIG7_NOA_SELECT_10_SHIFT 8 | |
848 | #define OASTARTTRIG7_NOA_SELECT_11_SHIFT 12 | |
849 | #define OASTARTTRIG7_NOA_SELECT_12_SHIFT 16 | |
850 | #define OASTARTTRIG7_NOA_SELECT_13_SHIFT 20 | |
851 | #define OASTARTTRIG7_NOA_SELECT_14_SHIFT 24 | |
852 | #define OASTARTTRIG7_NOA_SELECT_15_SHIFT 28 | |
853 | ||
854 | #define OASTARTTRIG8 _MMIO(0x272c) | |
855 | #define OASTARTTRIG8_NOA_SELECT_MASK 0xf | |
856 | #define OASTARTTRIG8_NOA_SELECT_0_SHIFT 0 | |
857 | #define OASTARTTRIG8_NOA_SELECT_1_SHIFT 4 | |
858 | #define OASTARTTRIG8_NOA_SELECT_2_SHIFT 8 | |
859 | #define OASTARTTRIG8_NOA_SELECT_3_SHIFT 12 | |
860 | #define OASTARTTRIG8_NOA_SELECT_4_SHIFT 16 | |
861 | #define OASTARTTRIG8_NOA_SELECT_5_SHIFT 20 | |
862 | #define OASTARTTRIG8_NOA_SELECT_6_SHIFT 24 | |
863 | #define OASTARTTRIG8_NOA_SELECT_7_SHIFT 28 | |
864 | ||
7853d92e LL |
865 | #define OAREPORTTRIG1 _MMIO(0x2740) |
866 | #define OAREPORTTRIG1_THRESHOLD_MASK 0xffff | |
867 | #define OAREPORTTRIG1_EDGE_LEVEL_TRIGER_SELECT_MASK 0xffff0000 /* 0=level */ | |
868 | ||
869 | #define OAREPORTTRIG2 _MMIO(0x2744) | |
5ee8ee86 PZ |
870 | #define OAREPORTTRIG2_INVERT_A_0 (1 << 0) |
871 | #define OAREPORTTRIG2_INVERT_A_1 (1 << 1) | |
872 | #define OAREPORTTRIG2_INVERT_A_2 (1 << 2) | |
873 | #define OAREPORTTRIG2_INVERT_A_3 (1 << 3) | |
874 | #define OAREPORTTRIG2_INVERT_A_4 (1 << 4) | |
875 | #define OAREPORTTRIG2_INVERT_A_5 (1 << 5) | |
876 | #define OAREPORTTRIG2_INVERT_A_6 (1 << 6) | |
877 | #define OAREPORTTRIG2_INVERT_A_7 (1 << 7) | |
878 | #define OAREPORTTRIG2_INVERT_A_8 (1 << 8) | |
879 | #define OAREPORTTRIG2_INVERT_A_9 (1 << 9) | |
880 | #define OAREPORTTRIG2_INVERT_A_10 (1 << 10) | |
881 | #define OAREPORTTRIG2_INVERT_A_11 (1 << 11) | |
882 | #define OAREPORTTRIG2_INVERT_A_12 (1 << 12) | |
883 | #define OAREPORTTRIG2_INVERT_A_13 (1 << 13) | |
884 | #define OAREPORTTRIG2_INVERT_A_14 (1 << 14) | |
885 | #define OAREPORTTRIG2_INVERT_A_15 (1 << 15) | |
886 | #define OAREPORTTRIG2_INVERT_B_0 (1 << 16) | |
887 | #define OAREPORTTRIG2_INVERT_B_1 (1 << 17) | |
888 | #define OAREPORTTRIG2_INVERT_B_2 (1 << 18) | |
889 | #define OAREPORTTRIG2_INVERT_B_3 (1 << 19) | |
890 | #define OAREPORTTRIG2_INVERT_C_0 (1 << 20) | |
891 | #define OAREPORTTRIG2_INVERT_C_1 (1 << 21) | |
892 | #define OAREPORTTRIG2_INVERT_D_0 (1 << 22) | |
893 | #define OAREPORTTRIG2_THRESHOLD_ENABLE (1 << 23) | |
894 | #define OAREPORTTRIG2_REPORT_TRIGGER_ENABLE (1 << 31) | |
7853d92e LL |
895 | |
896 | #define OAREPORTTRIG3 _MMIO(0x2748) | |
897 | #define OAREPORTTRIG3_NOA_SELECT_MASK 0xf | |
898 | #define OAREPORTTRIG3_NOA_SELECT_8_SHIFT 0 | |
899 | #define OAREPORTTRIG3_NOA_SELECT_9_SHIFT 4 | |
900 | #define OAREPORTTRIG3_NOA_SELECT_10_SHIFT 8 | |
901 | #define OAREPORTTRIG3_NOA_SELECT_11_SHIFT 12 | |
902 | #define OAREPORTTRIG3_NOA_SELECT_12_SHIFT 16 | |
903 | #define OAREPORTTRIG3_NOA_SELECT_13_SHIFT 20 | |
904 | #define OAREPORTTRIG3_NOA_SELECT_14_SHIFT 24 | |
905 | #define OAREPORTTRIG3_NOA_SELECT_15_SHIFT 28 | |
906 | ||
907 | #define OAREPORTTRIG4 _MMIO(0x274c) | |
908 | #define OAREPORTTRIG4_NOA_SELECT_MASK 0xf | |
909 | #define OAREPORTTRIG4_NOA_SELECT_0_SHIFT 0 | |
910 | #define OAREPORTTRIG4_NOA_SELECT_1_SHIFT 4 | |
911 | #define OAREPORTTRIG4_NOA_SELECT_2_SHIFT 8 | |
912 | #define OAREPORTTRIG4_NOA_SELECT_3_SHIFT 12 | |
913 | #define OAREPORTTRIG4_NOA_SELECT_4_SHIFT 16 | |
914 | #define OAREPORTTRIG4_NOA_SELECT_5_SHIFT 20 | |
915 | #define OAREPORTTRIG4_NOA_SELECT_6_SHIFT 24 | |
916 | #define OAREPORTTRIG4_NOA_SELECT_7_SHIFT 28 | |
917 | ||
918 | #define OAREPORTTRIG5 _MMIO(0x2750) | |
919 | #define OAREPORTTRIG5_THRESHOLD_MASK 0xffff | |
920 | #define OAREPORTTRIG5_EDGE_LEVEL_TRIGER_SELECT_MASK 0xffff0000 /* 0=level */ | |
921 | ||
922 | #define OAREPORTTRIG6 _MMIO(0x2754) | |
5ee8ee86 PZ |
923 | #define OAREPORTTRIG6_INVERT_A_0 (1 << 0) |
924 | #define OAREPORTTRIG6_INVERT_A_1 (1 << 1) | |
925 | #define OAREPORTTRIG6_INVERT_A_2 (1 << 2) | |
926 | #define OAREPORTTRIG6_INVERT_A_3 (1 << 3) | |
927 | #define OAREPORTTRIG6_INVERT_A_4 (1 << 4) | |
928 | #define OAREPORTTRIG6_INVERT_A_5 (1 << 5) | |
929 | #define OAREPORTTRIG6_INVERT_A_6 (1 << 6) | |
930 | #define OAREPORTTRIG6_INVERT_A_7 (1 << 7) | |
931 | #define OAREPORTTRIG6_INVERT_A_8 (1 << 8) | |
932 | #define OAREPORTTRIG6_INVERT_A_9 (1 << 9) | |
933 | #define OAREPORTTRIG6_INVERT_A_10 (1 << 10) | |
934 | #define OAREPORTTRIG6_INVERT_A_11 (1 << 11) | |
935 | #define OAREPORTTRIG6_INVERT_A_12 (1 << 12) | |
936 | #define OAREPORTTRIG6_INVERT_A_13 (1 << 13) | |
937 | #define OAREPORTTRIG6_INVERT_A_14 (1 << 14) | |
938 | #define OAREPORTTRIG6_INVERT_A_15 (1 << 15) | |
939 | #define OAREPORTTRIG6_INVERT_B_0 (1 << 16) | |
940 | #define OAREPORTTRIG6_INVERT_B_1 (1 << 17) | |
941 | #define OAREPORTTRIG6_INVERT_B_2 (1 << 18) | |
942 | #define OAREPORTTRIG6_INVERT_B_3 (1 << 19) | |
943 | #define OAREPORTTRIG6_INVERT_C_0 (1 << 20) | |
944 | #define OAREPORTTRIG6_INVERT_C_1 (1 << 21) | |
945 | #define OAREPORTTRIG6_INVERT_D_0 (1 << 22) | |
946 | #define OAREPORTTRIG6_THRESHOLD_ENABLE (1 << 23) | |
947 | #define OAREPORTTRIG6_REPORT_TRIGGER_ENABLE (1 << 31) | |
7853d92e LL |
948 | |
949 | #define OAREPORTTRIG7 _MMIO(0x2758) | |
950 | #define OAREPORTTRIG7_NOA_SELECT_MASK 0xf | |
951 | #define OAREPORTTRIG7_NOA_SELECT_8_SHIFT 0 | |
952 | #define OAREPORTTRIG7_NOA_SELECT_9_SHIFT 4 | |
953 | #define OAREPORTTRIG7_NOA_SELECT_10_SHIFT 8 | |
954 | #define OAREPORTTRIG7_NOA_SELECT_11_SHIFT 12 | |
955 | #define OAREPORTTRIG7_NOA_SELECT_12_SHIFT 16 | |
956 | #define OAREPORTTRIG7_NOA_SELECT_13_SHIFT 20 | |
957 | #define OAREPORTTRIG7_NOA_SELECT_14_SHIFT 24 | |
958 | #define OAREPORTTRIG7_NOA_SELECT_15_SHIFT 28 | |
959 | ||
960 | #define OAREPORTTRIG8 _MMIO(0x275c) | |
961 | #define OAREPORTTRIG8_NOA_SELECT_MASK 0xf | |
962 | #define OAREPORTTRIG8_NOA_SELECT_0_SHIFT 0 | |
963 | #define OAREPORTTRIG8_NOA_SELECT_1_SHIFT 4 | |
964 | #define OAREPORTTRIG8_NOA_SELECT_2_SHIFT 8 | |
965 | #define OAREPORTTRIG8_NOA_SELECT_3_SHIFT 12 | |
966 | #define OAREPORTTRIG8_NOA_SELECT_4_SHIFT 16 | |
967 | #define OAREPORTTRIG8_NOA_SELECT_5_SHIFT 20 | |
968 | #define OAREPORTTRIG8_NOA_SELECT_6_SHIFT 24 | |
969 | #define OAREPORTTRIG8_NOA_SELECT_7_SHIFT 28 | |
970 | ||
00a7f0d7 LL |
971 | /* Same layout as OASTARTTRIGX */ |
972 | #define GEN12_OAG_OASTARTTRIG1 _MMIO(0xd900) | |
973 | #define GEN12_OAG_OASTARTTRIG2 _MMIO(0xd904) | |
974 | #define GEN12_OAG_OASTARTTRIG3 _MMIO(0xd908) | |
975 | #define GEN12_OAG_OASTARTTRIG4 _MMIO(0xd90c) | |
976 | #define GEN12_OAG_OASTARTTRIG5 _MMIO(0xd910) | |
977 | #define GEN12_OAG_OASTARTTRIG6 _MMIO(0xd914) | |
978 | #define GEN12_OAG_OASTARTTRIG7 _MMIO(0xd918) | |
979 | #define GEN12_OAG_OASTARTTRIG8 _MMIO(0xd91c) | |
980 | ||
981 | /* Same layout as OAREPORTTRIGX */ | |
982 | #define GEN12_OAG_OAREPORTTRIG1 _MMIO(0xd920) | |
983 | #define GEN12_OAG_OAREPORTTRIG2 _MMIO(0xd924) | |
984 | #define GEN12_OAG_OAREPORTTRIG3 _MMIO(0xd928) | |
985 | #define GEN12_OAG_OAREPORTTRIG4 _MMIO(0xd92c) | |
986 | #define GEN12_OAG_OAREPORTTRIG5 _MMIO(0xd930) | |
987 | #define GEN12_OAG_OAREPORTTRIG6 _MMIO(0xd934) | |
988 | #define GEN12_OAG_OAREPORTTRIG7 _MMIO(0xd938) | |
989 | #define GEN12_OAG_OAREPORTTRIG8 _MMIO(0xd93c) | |
990 | ||
d7965152 RB |
991 | /* CECX_0 */ |
992 | #define OACEC_COMPARE_LESS_OR_EQUAL 6 | |
993 | #define OACEC_COMPARE_NOT_EQUAL 5 | |
994 | #define OACEC_COMPARE_LESS_THAN 4 | |
995 | #define OACEC_COMPARE_GREATER_OR_EQUAL 3 | |
996 | #define OACEC_COMPARE_EQUAL 2 | |
997 | #define OACEC_COMPARE_GREATER_THAN 1 | |
998 | #define OACEC_COMPARE_ANY_EQUAL 0 | |
999 | ||
1000 | #define OACEC_COMPARE_VALUE_MASK 0xffff | |
1001 | #define OACEC_COMPARE_VALUE_SHIFT 3 | |
1002 | ||
5ee8ee86 PZ |
1003 | #define OACEC_SELECT_NOA (0 << 19) |
1004 | #define OACEC_SELECT_PREV (1 << 19) | |
1005 | #define OACEC_SELECT_BOOLEAN (2 << 19) | |
d7965152 | 1006 | |
00a7f0d7 LL |
1007 | /* 11-bit array 0: pass-through, 1: negated */ |
1008 | #define GEN12_OASCEC_NEGATE_MASK 0x7ff | |
1009 | #define GEN12_OASCEC_NEGATE_SHIFT 21 | |
1010 | ||
d7965152 RB |
1011 | /* CECX_1 */ |
1012 | #define OACEC_MASK_MASK 0xffff | |
1013 | #define OACEC_CONSIDERATIONS_MASK 0xffff | |
1014 | #define OACEC_CONSIDERATIONS_SHIFT 16 | |
1015 | ||
1016 | #define OACEC0_0 _MMIO(0x2770) | |
1017 | #define OACEC0_1 _MMIO(0x2774) | |
1018 | #define OACEC1_0 _MMIO(0x2778) | |
1019 | #define OACEC1_1 _MMIO(0x277c) | |
1020 | #define OACEC2_0 _MMIO(0x2780) | |
1021 | #define OACEC2_1 _MMIO(0x2784) | |
1022 | #define OACEC3_0 _MMIO(0x2788) | |
1023 | #define OACEC3_1 _MMIO(0x278c) | |
1024 | #define OACEC4_0 _MMIO(0x2790) | |
1025 | #define OACEC4_1 _MMIO(0x2794) | |
1026 | #define OACEC5_0 _MMIO(0x2798) | |
1027 | #define OACEC5_1 _MMIO(0x279c) | |
1028 | #define OACEC6_0 _MMIO(0x27a0) | |
1029 | #define OACEC6_1 _MMIO(0x27a4) | |
1030 | #define OACEC7_0 _MMIO(0x27a8) | |
1031 | #define OACEC7_1 _MMIO(0x27ac) | |
1032 | ||
00a7f0d7 LL |
1033 | /* Same layout as CECX_Y */ |
1034 | #define GEN12_OAG_CEC0_0 _MMIO(0xd940) | |
1035 | #define GEN12_OAG_CEC0_1 _MMIO(0xd944) | |
1036 | #define GEN12_OAG_CEC1_0 _MMIO(0xd948) | |
1037 | #define GEN12_OAG_CEC1_1 _MMIO(0xd94c) | |
1038 | #define GEN12_OAG_CEC2_0 _MMIO(0xd950) | |
1039 | #define GEN12_OAG_CEC2_1 _MMIO(0xd954) | |
1040 | #define GEN12_OAG_CEC3_0 _MMIO(0xd958) | |
1041 | #define GEN12_OAG_CEC3_1 _MMIO(0xd95c) | |
1042 | #define GEN12_OAG_CEC4_0 _MMIO(0xd960) | |
1043 | #define GEN12_OAG_CEC4_1 _MMIO(0xd964) | |
1044 | #define GEN12_OAG_CEC5_0 _MMIO(0xd968) | |
1045 | #define GEN12_OAG_CEC5_1 _MMIO(0xd96c) | |
1046 | #define GEN12_OAG_CEC6_0 _MMIO(0xd970) | |
1047 | #define GEN12_OAG_CEC6_1 _MMIO(0xd974) | |
1048 | #define GEN12_OAG_CEC7_0 _MMIO(0xd978) | |
1049 | #define GEN12_OAG_CEC7_1 _MMIO(0xd97c) | |
1050 | ||
1051 | /* Same layout as CECX_Y + negate 11-bit array */ | |
1052 | #define GEN12_OAG_SCEC0_0 _MMIO(0xdc00) | |
1053 | #define GEN12_OAG_SCEC0_1 _MMIO(0xdc04) | |
1054 | #define GEN12_OAG_SCEC1_0 _MMIO(0xdc08) | |
1055 | #define GEN12_OAG_SCEC1_1 _MMIO(0xdc0c) | |
1056 | #define GEN12_OAG_SCEC2_0 _MMIO(0xdc10) | |
1057 | #define GEN12_OAG_SCEC2_1 _MMIO(0xdc14) | |
1058 | #define GEN12_OAG_SCEC3_0 _MMIO(0xdc18) | |
1059 | #define GEN12_OAG_SCEC3_1 _MMIO(0xdc1c) | |
1060 | #define GEN12_OAG_SCEC4_0 _MMIO(0xdc20) | |
1061 | #define GEN12_OAG_SCEC4_1 _MMIO(0xdc24) | |
1062 | #define GEN12_OAG_SCEC5_0 _MMIO(0xdc28) | |
1063 | #define GEN12_OAG_SCEC5_1 _MMIO(0xdc2c) | |
1064 | #define GEN12_OAG_SCEC6_0 _MMIO(0xdc30) | |
1065 | #define GEN12_OAG_SCEC6_1 _MMIO(0xdc34) | |
1066 | #define GEN12_OAG_SCEC7_0 _MMIO(0xdc38) | |
1067 | #define GEN12_OAG_SCEC7_1 _MMIO(0xdc3c) | |
1068 | ||
f89823c2 LL |
1069 | /* OA perf counters */ |
1070 | #define OA_PERFCNT1_LO _MMIO(0x91B8) | |
1071 | #define OA_PERFCNT1_HI _MMIO(0x91BC) | |
1072 | #define OA_PERFCNT2_LO _MMIO(0x91C0) | |
1073 | #define OA_PERFCNT2_HI _MMIO(0x91C4) | |
95690a02 LL |
1074 | #define OA_PERFCNT3_LO _MMIO(0x91C8) |
1075 | #define OA_PERFCNT3_HI _MMIO(0x91CC) | |
1076 | #define OA_PERFCNT4_LO _MMIO(0x91D8) | |
1077 | #define OA_PERFCNT4_HI _MMIO(0x91DC) | |
f89823c2 LL |
1078 | |
1079 | #define OA_PERFMATRIX_LO _MMIO(0x91C8) | |
1080 | #define OA_PERFMATRIX_HI _MMIO(0x91CC) | |
1081 | ||
1082 | /* RPM unit config (Gen8+) */ | |
1083 | #define RPM_CONFIG0 _MMIO(0x0D00) | |
dab91783 LL |
1084 | #define GEN9_RPM_CONFIG0_CRYSTAL_CLOCK_FREQ_SHIFT 3 |
1085 | #define GEN9_RPM_CONFIG0_CRYSTAL_CLOCK_FREQ_MASK (1 << GEN9_RPM_CONFIG0_CRYSTAL_CLOCK_FREQ_SHIFT) | |
1086 | #define GEN9_RPM_CONFIG0_CRYSTAL_CLOCK_FREQ_19_2_MHZ 0 | |
1087 | #define GEN9_RPM_CONFIG0_CRYSTAL_CLOCK_FREQ_24_MHZ 1 | |
d775a7b1 PZ |
1088 | #define GEN11_RPM_CONFIG0_CRYSTAL_CLOCK_FREQ_SHIFT 3 |
1089 | #define GEN11_RPM_CONFIG0_CRYSTAL_CLOCK_FREQ_MASK (0x7 << GEN11_RPM_CONFIG0_CRYSTAL_CLOCK_FREQ_SHIFT) | |
1090 | #define GEN11_RPM_CONFIG0_CRYSTAL_CLOCK_FREQ_24_MHZ 0 | |
1091 | #define GEN11_RPM_CONFIG0_CRYSTAL_CLOCK_FREQ_19_2_MHZ 1 | |
1092 | #define GEN11_RPM_CONFIG0_CRYSTAL_CLOCK_FREQ_38_4_MHZ 2 | |
1093 | #define GEN11_RPM_CONFIG0_CRYSTAL_CLOCK_FREQ_25_MHZ 3 | |
dab91783 LL |
1094 | #define GEN10_RPM_CONFIG0_CTC_SHIFT_PARAMETER_SHIFT 1 |
1095 | #define GEN10_RPM_CONFIG0_CTC_SHIFT_PARAMETER_MASK (0x3 << GEN10_RPM_CONFIG0_CTC_SHIFT_PARAMETER_SHIFT) | |
1096 | ||
f89823c2 | 1097 | #define RPM_CONFIG1 _MMIO(0x0D04) |
95690a02 | 1098 | #define GEN10_GT_NOA_ENABLE (1 << 9) |
f89823c2 | 1099 | |
dab91783 LL |
1100 | /* GPM unit config (Gen9+) */ |
1101 | #define CTC_MODE _MMIO(0xA26C) | |
1102 | #define CTC_SOURCE_PARAMETER_MASK 1 | |
1103 | #define CTC_SOURCE_CRYSTAL_CLOCK 0 | |
1104 | #define CTC_SOURCE_DIVIDE_LOGIC 1 | |
1105 | #define CTC_SHIFT_PARAMETER_SHIFT 1 | |
1106 | #define CTC_SHIFT_PARAMETER_MASK (0x3 << CTC_SHIFT_PARAMETER_SHIFT) | |
1107 | ||
5888576b LL |
1108 | /* RCP unit config (Gen8+) */ |
1109 | #define RCP_CONFIG _MMIO(0x0D08) | |
f89823c2 | 1110 | |
a54b19f1 LL |
1111 | /* NOA (HSW) */ |
1112 | #define HSW_MBVID2_NOA0 _MMIO(0x9E80) | |
1113 | #define HSW_MBVID2_NOA1 _MMIO(0x9E84) | |
1114 | #define HSW_MBVID2_NOA2 _MMIO(0x9E88) | |
1115 | #define HSW_MBVID2_NOA3 _MMIO(0x9E8C) | |
1116 | #define HSW_MBVID2_NOA4 _MMIO(0x9E90) | |
1117 | #define HSW_MBVID2_NOA5 _MMIO(0x9E94) | |
1118 | #define HSW_MBVID2_NOA6 _MMIO(0x9E98) | |
1119 | #define HSW_MBVID2_NOA7 _MMIO(0x9E9C) | |
1120 | #define HSW_MBVID2_NOA8 _MMIO(0x9EA0) | |
1121 | #define HSW_MBVID2_NOA9 _MMIO(0x9EA4) | |
1122 | ||
1123 | #define HSW_MBVID2_MISR0 _MMIO(0x9EC0) | |
1124 | ||
f89823c2 LL |
1125 | /* NOA (Gen8+) */ |
1126 | #define NOA_CONFIG(i) _MMIO(0x0D0C + (i) * 4) | |
1127 | ||
1128 | #define MICRO_BP0_0 _MMIO(0x9800) | |
1129 | #define MICRO_BP0_2 _MMIO(0x9804) | |
1130 | #define MICRO_BP0_1 _MMIO(0x9808) | |
1131 | ||
1132 | #define MICRO_BP1_0 _MMIO(0x980C) | |
1133 | #define MICRO_BP1_2 _MMIO(0x9810) | |
1134 | #define MICRO_BP1_1 _MMIO(0x9814) | |
1135 | ||
1136 | #define MICRO_BP2_0 _MMIO(0x9818) | |
1137 | #define MICRO_BP2_2 _MMIO(0x981C) | |
1138 | #define MICRO_BP2_1 _MMIO(0x9820) | |
1139 | ||
1140 | #define MICRO_BP3_0 _MMIO(0x9824) | |
1141 | #define MICRO_BP3_2 _MMIO(0x9828) | |
1142 | #define MICRO_BP3_1 _MMIO(0x982C) | |
1143 | ||
1144 | #define MICRO_BP_TRIGGER _MMIO(0x9830) | |
1145 | #define MICRO_BP3_COUNT_STATUS01 _MMIO(0x9834) | |
1146 | #define MICRO_BP3_COUNT_STATUS23 _MMIO(0x9838) | |
1147 | #define MICRO_BP_FIRED_ARMED _MMIO(0x983C) | |
1148 | ||
00a7f0d7 LL |
1149 | #define GEN12_OAA_DBG_REG _MMIO(0xdc44) |
1150 | #define GEN12_OAG_OA_PESS _MMIO(0x2b2c) | |
1151 | #define GEN12_OAG_SPCTR_CNF _MMIO(0xdc40) | |
1152 | ||
f89823c2 LL |
1153 | #define GDT_CHICKEN_BITS _MMIO(0x9840) |
1154 | #define GT_NOA_ENABLE 0x00000080 | |
1155 | ||
1156 | #define NOA_DATA _MMIO(0x986C) | |
1157 | #define NOA_WRITE _MMIO(0x9888) | |
bf210f6c | 1158 | #define GEN10_NOA_WRITE_HIGH _MMIO(0x9884) |
180b813c | 1159 | |
220375aa BV |
1160 | #define _GEN7_PIPEA_DE_LOAD_SL 0x70068 |
1161 | #define _GEN7_PIPEB_DE_LOAD_SL 0x71068 | |
f0f59a00 | 1162 | #define GEN7_PIPE_DE_LOAD_SL(pipe) _MMIO_PIPE(pipe, _GEN7_PIPEA_DE_LOAD_SL, _GEN7_PIPEB_DE_LOAD_SL) |
220375aa | 1163 | |
dc96e9b8 CW |
1164 | /* |
1165 | * Reset registers | |
1166 | */ | |
f0f59a00 | 1167 | #define DEBUG_RESET_I830 _MMIO(0x6070) |
5ee8ee86 PZ |
1168 | #define DEBUG_RESET_FULL (1 << 7) |
1169 | #define DEBUG_RESET_RENDER (1 << 8) | |
1170 | #define DEBUG_RESET_DISPLAY (1 << 9) | |
dc96e9b8 | 1171 | |
57f350b6 | 1172 | /* |
5a09ae9f JN |
1173 | * IOSF sideband |
1174 | */ | |
f0f59a00 | 1175 | #define VLV_IOSF_DOORBELL_REQ _MMIO(VLV_DISPLAY_BASE + 0x2100) |
5a09ae9f JN |
1176 | #define IOSF_DEVFN_SHIFT 24 |
1177 | #define IOSF_OPCODE_SHIFT 16 | |
1178 | #define IOSF_PORT_SHIFT 8 | |
1179 | #define IOSF_BYTE_ENABLES_SHIFT 4 | |
1180 | #define IOSF_BAR_SHIFT 1 | |
5ee8ee86 | 1181 | #define IOSF_SB_BUSY (1 << 0) |
4688d45f JN |
1182 | #define IOSF_PORT_BUNIT 0x03 |
1183 | #define IOSF_PORT_PUNIT 0x04 | |
5a09ae9f JN |
1184 | #define IOSF_PORT_NC 0x11 |
1185 | #define IOSF_PORT_DPIO 0x12 | |
e9f882a3 JN |
1186 | #define IOSF_PORT_GPIO_NC 0x13 |
1187 | #define IOSF_PORT_CCK 0x14 | |
4688d45f JN |
1188 | #define IOSF_PORT_DPIO_2 0x1a |
1189 | #define IOSF_PORT_FLISDSI 0x1b | |
dfb19ed2 D |
1190 | #define IOSF_PORT_GPIO_SC 0x48 |
1191 | #define IOSF_PORT_GPIO_SUS 0xa8 | |
4688d45f | 1192 | #define IOSF_PORT_CCU 0xa9 |
7071af97 JN |
1193 | #define CHV_IOSF_PORT_GPIO_N 0x13 |
1194 | #define CHV_IOSF_PORT_GPIO_SE 0x48 | |
1195 | #define CHV_IOSF_PORT_GPIO_E 0xa8 | |
1196 | #define CHV_IOSF_PORT_GPIO_SW 0xb2 | |
f0f59a00 VS |
1197 | #define VLV_IOSF_DATA _MMIO(VLV_DISPLAY_BASE + 0x2104) |
1198 | #define VLV_IOSF_ADDR _MMIO(VLV_DISPLAY_BASE + 0x2108) | |
5a09ae9f | 1199 | |
30a970c6 JB |
1200 | /* See configdb bunit SB addr map */ |
1201 | #define BUNIT_REG_BISOC 0x11 | |
1202 | ||
5e0b6697 VS |
1203 | /* PUNIT_REG_*SSPM0 */ |
1204 | #define _SSPM0_SSC(val) ((val) << 0) | |
1205 | #define SSPM0_SSC_MASK _SSPM0_SSC(0x3) | |
1206 | #define SSPM0_SSC_PWR_ON _SSPM0_SSC(0x0) | |
1207 | #define SSPM0_SSC_CLK_GATE _SSPM0_SSC(0x1) | |
1208 | #define SSPM0_SSC_RESET _SSPM0_SSC(0x2) | |
1209 | #define SSPM0_SSC_PWR_GATE _SSPM0_SSC(0x3) | |
1210 | #define _SSPM0_SSS(val) ((val) << 24) | |
1211 | #define SSPM0_SSS_MASK _SSPM0_SSS(0x3) | |
1212 | #define SSPM0_SSS_PWR_ON _SSPM0_SSS(0x0) | |
1213 | #define SSPM0_SSS_CLK_GATE _SSPM0_SSS(0x1) | |
1214 | #define SSPM0_SSS_RESET _SSPM0_SSS(0x2) | |
1215 | #define SSPM0_SSS_PWR_GATE _SSPM0_SSS(0x3) | |
1216 | ||
1217 | /* PUNIT_REG_*SSPM1 */ | |
1218 | #define SSPM1_FREQSTAT_SHIFT 24 | |
1219 | #define SSPM1_FREQSTAT_MASK (0x1f << SSPM1_FREQSTAT_SHIFT) | |
1220 | #define SSPM1_FREQGUAR_SHIFT 8 | |
1221 | #define SSPM1_FREQGUAR_MASK (0x1f << SSPM1_FREQGUAR_SHIFT) | |
1222 | #define SSPM1_FREQ_SHIFT 0 | |
1223 | #define SSPM1_FREQ_MASK (0x1f << SSPM1_FREQ_SHIFT) | |
1224 | ||
1225 | #define PUNIT_REG_VEDSSPM0 0x32 | |
1226 | #define PUNIT_REG_VEDSSPM1 0x33 | |
1227 | ||
c11b813f | 1228 | #define PUNIT_REG_DSPSSPM 0x36 |
383c5a6a VS |
1229 | #define DSPFREQSTAT_SHIFT_CHV 24 |
1230 | #define DSPFREQSTAT_MASK_CHV (0x1f << DSPFREQSTAT_SHIFT_CHV) | |
1231 | #define DSPFREQGUAR_SHIFT_CHV 8 | |
1232 | #define DSPFREQGUAR_MASK_CHV (0x1f << DSPFREQGUAR_SHIFT_CHV) | |
30a970c6 JB |
1233 | #define DSPFREQSTAT_SHIFT 30 |
1234 | #define DSPFREQSTAT_MASK (0x3 << DSPFREQSTAT_SHIFT) | |
1235 | #define DSPFREQGUAR_SHIFT 14 | |
1236 | #define DSPFREQGUAR_MASK (0x3 << DSPFREQGUAR_SHIFT) | |
cfb41411 VS |
1237 | #define DSP_MAXFIFO_PM5_STATUS (1 << 22) /* chv */ |
1238 | #define DSP_AUTO_CDCLK_GATE_DISABLE (1 << 7) /* chv */ | |
1239 | #define DSP_MAXFIFO_PM5_ENABLE (1 << 6) /* chv */ | |
26972b0a VS |
1240 | #define _DP_SSC(val, pipe) ((val) << (2 * (pipe))) |
1241 | #define DP_SSC_MASK(pipe) _DP_SSC(0x3, (pipe)) | |
1242 | #define DP_SSC_PWR_ON(pipe) _DP_SSC(0x0, (pipe)) | |
1243 | #define DP_SSC_CLK_GATE(pipe) _DP_SSC(0x1, (pipe)) | |
1244 | #define DP_SSC_RESET(pipe) _DP_SSC(0x2, (pipe)) | |
1245 | #define DP_SSC_PWR_GATE(pipe) _DP_SSC(0x3, (pipe)) | |
1246 | #define _DP_SSS(val, pipe) ((val) << (2 * (pipe) + 16)) | |
1247 | #define DP_SSS_MASK(pipe) _DP_SSS(0x3, (pipe)) | |
1248 | #define DP_SSS_PWR_ON(pipe) _DP_SSS(0x0, (pipe)) | |
1249 | #define DP_SSS_CLK_GATE(pipe) _DP_SSS(0x1, (pipe)) | |
1250 | #define DP_SSS_RESET(pipe) _DP_SSS(0x2, (pipe)) | |
1251 | #define DP_SSS_PWR_GATE(pipe) _DP_SSS(0x3, (pipe)) | |
a30180a5 | 1252 | |
5e0b6697 VS |
1253 | #define PUNIT_REG_ISPSSPM0 0x39 |
1254 | #define PUNIT_REG_ISPSSPM1 0x3a | |
1255 | ||
02f4c9e0 CML |
1256 | #define PUNIT_REG_PWRGT_CTRL 0x60 |
1257 | #define PUNIT_REG_PWRGT_STATUS 0x61 | |
d13dd05a ID |
1258 | #define PUNIT_PWRGT_MASK(pw_idx) (3 << ((pw_idx) * 2)) |
1259 | #define PUNIT_PWRGT_PWR_ON(pw_idx) (0 << ((pw_idx) * 2)) | |
1260 | #define PUNIT_PWRGT_CLK_GATE(pw_idx) (1 << ((pw_idx) * 2)) | |
1261 | #define PUNIT_PWRGT_RESET(pw_idx) (2 << ((pw_idx) * 2)) | |
1262 | #define PUNIT_PWRGT_PWR_GATE(pw_idx) (3 << ((pw_idx) * 2)) | |
1263 | ||
1264 | #define PUNIT_PWGT_IDX_RENDER 0 | |
1265 | #define PUNIT_PWGT_IDX_MEDIA 1 | |
1266 | #define PUNIT_PWGT_IDX_DISP2D 3 | |
1267 | #define PUNIT_PWGT_IDX_DPIO_CMN_BC 5 | |
1268 | #define PUNIT_PWGT_IDX_DPIO_TX_B_LANES_01 6 | |
1269 | #define PUNIT_PWGT_IDX_DPIO_TX_B_LANES_23 7 | |
1270 | #define PUNIT_PWGT_IDX_DPIO_TX_C_LANES_01 8 | |
1271 | #define PUNIT_PWGT_IDX_DPIO_TX_C_LANES_23 9 | |
1272 | #define PUNIT_PWGT_IDX_DPIO_RX0 10 | |
1273 | #define PUNIT_PWGT_IDX_DPIO_RX1 11 | |
1274 | #define PUNIT_PWGT_IDX_DPIO_CMN_D 12 | |
02f4c9e0 | 1275 | |
5a09ae9f JN |
1276 | #define PUNIT_REG_GPU_LFM 0xd3 |
1277 | #define PUNIT_REG_GPU_FREQ_REQ 0xd4 | |
1278 | #define PUNIT_REG_GPU_FREQ_STS 0xd8 | |
5ee8ee86 PZ |
1279 | #define GPLLENABLE (1 << 4) |
1280 | #define GENFREQSTATUS (1 << 0) | |
5a09ae9f | 1281 | #define PUNIT_REG_MEDIA_TURBO_FREQ_REQ 0xdc |
31685c25 | 1282 | #define PUNIT_REG_CZ_TIMESTAMP 0xce |
5a09ae9f JN |
1283 | |
1284 | #define PUNIT_FUSE_BUS2 0xf6 /* bits 47:40 */ | |
1285 | #define PUNIT_FUSE_BUS1 0xf5 /* bits 55:48 */ | |
1286 | ||
095acd5f D |
1287 | #define FB_GFX_FMAX_AT_VMAX_FUSE 0x136 |
1288 | #define FB_GFX_FREQ_FUSE_MASK 0xff | |
1289 | #define FB_GFX_FMAX_AT_VMAX_2SS4EU_FUSE_SHIFT 24 | |
1290 | #define FB_GFX_FMAX_AT_VMAX_2SS6EU_FUSE_SHIFT 16 | |
1291 | #define FB_GFX_FMAX_AT_VMAX_2SS8EU_FUSE_SHIFT 8 | |
1292 | ||
1293 | #define FB_GFX_FMIN_AT_VMIN_FUSE 0x137 | |
1294 | #define FB_GFX_FMIN_AT_VMIN_FUSE_SHIFT 8 | |
1295 | ||
fc1ac8de VS |
1296 | #define PUNIT_REG_DDR_SETUP2 0x139 |
1297 | #define FORCE_DDR_FREQ_REQ_ACK (1 << 8) | |
1298 | #define FORCE_DDR_LOW_FREQ (1 << 1) | |
1299 | #define FORCE_DDR_HIGH_FREQ (1 << 0) | |
1300 | ||
2b6b3a09 D |
1301 | #define PUNIT_GPU_STATUS_REG 0xdb |
1302 | #define PUNIT_GPU_STATUS_MAX_FREQ_SHIFT 16 | |
1303 | #define PUNIT_GPU_STATUS_MAX_FREQ_MASK 0xff | |
1304 | #define PUNIT_GPU_STATIS_GFX_MIN_FREQ_SHIFT 8 | |
1305 | #define PUNIT_GPU_STATUS_GFX_MIN_FREQ_MASK 0xff | |
1306 | ||
1307 | #define PUNIT_GPU_DUTYCYCLE_REG 0xdf | |
1308 | #define PUNIT_GPU_DUTYCYCLE_RPE_FREQ_SHIFT 8 | |
1309 | #define PUNIT_GPU_DUTYCYCLE_RPE_FREQ_MASK 0xff | |
1310 | ||
5a09ae9f JN |
1311 | #define IOSF_NC_FB_GFX_FREQ_FUSE 0x1c |
1312 | #define FB_GFX_MAX_FREQ_FUSE_SHIFT 3 | |
1313 | #define FB_GFX_MAX_FREQ_FUSE_MASK 0x000007f8 | |
1314 | #define FB_GFX_FGUARANTEED_FREQ_FUSE_SHIFT 11 | |
1315 | #define FB_GFX_FGUARANTEED_FREQ_FUSE_MASK 0x0007f800 | |
1316 | #define IOSF_NC_FB_GFX_FMAX_FUSE_HI 0x34 | |
1317 | #define FB_FMAX_VMIN_FREQ_HI_MASK 0x00000007 | |
1318 | #define IOSF_NC_FB_GFX_FMAX_FUSE_LO 0x30 | |
1319 | #define FB_FMAX_VMIN_FREQ_LO_SHIFT 27 | |
1320 | #define FB_FMAX_VMIN_FREQ_LO_MASK 0xf8000000 | |
1321 | ||
af7187b7 PZ |
1322 | #define VLV_TURBO_SOC_OVERRIDE 0x04 |
1323 | #define VLV_OVERRIDE_EN 1 | |
1324 | #define VLV_SOC_TDP_EN (1 << 1) | |
1325 | #define VLV_BIAS_CPU_125_SOC_875 (6 << 2) | |
1326 | #define CHV_BIAS_CPU_50_SOC_50 (3 << 2) | |
3ef62342 | 1327 | |
be4fc046 | 1328 | /* vlv2 north clock has */ |
24eb2d59 CML |
1329 | #define CCK_FUSE_REG 0x8 |
1330 | #define CCK_FUSE_HPLL_FREQ_MASK 0x3 | |
be4fc046 | 1331 | #define CCK_REG_DSI_PLL_FUSE 0x44 |
1332 | #define CCK_REG_DSI_PLL_CONTROL 0x48 | |
1333 | #define DSI_PLL_VCO_EN (1 << 31) | |
1334 | #define DSI_PLL_LDO_GATE (1 << 30) | |
1335 | #define DSI_PLL_P1_POST_DIV_SHIFT 17 | |
1336 | #define DSI_PLL_P1_POST_DIV_MASK (0x1ff << 17) | |
1337 | #define DSI_PLL_P2_MUX_DSI0_DIV2 (1 << 13) | |
1338 | #define DSI_PLL_P3_MUX_DSI1_DIV2 (1 << 12) | |
1339 | #define DSI_PLL_MUX_MASK (3 << 9) | |
1340 | #define DSI_PLL_MUX_DSI0_DSIPLL (0 << 10) | |
1341 | #define DSI_PLL_MUX_DSI0_CCK (1 << 10) | |
1342 | #define DSI_PLL_MUX_DSI1_DSIPLL (0 << 9) | |
1343 | #define DSI_PLL_MUX_DSI1_CCK (1 << 9) | |
1344 | #define DSI_PLL_CLK_GATE_MASK (0xf << 5) | |
1345 | #define DSI_PLL_CLK_GATE_DSI0_DSIPLL (1 << 8) | |
1346 | #define DSI_PLL_CLK_GATE_DSI1_DSIPLL (1 << 7) | |
1347 | #define DSI_PLL_CLK_GATE_DSI0_CCK (1 << 6) | |
1348 | #define DSI_PLL_CLK_GATE_DSI1_CCK (1 << 5) | |
1349 | #define DSI_PLL_LOCK (1 << 0) | |
1350 | #define CCK_REG_DSI_PLL_DIVIDER 0x4c | |
1351 | #define DSI_PLL_LFSR (1 << 31) | |
1352 | #define DSI_PLL_FRACTION_EN (1 << 30) | |
1353 | #define DSI_PLL_FRAC_COUNTER_SHIFT 27 | |
1354 | #define DSI_PLL_FRAC_COUNTER_MASK (7 << 27) | |
1355 | #define DSI_PLL_USYNC_CNT_SHIFT 18 | |
1356 | #define DSI_PLL_USYNC_CNT_MASK (0x1ff << 18) | |
1357 | #define DSI_PLL_N1_DIV_SHIFT 16 | |
1358 | #define DSI_PLL_N1_DIV_MASK (3 << 16) | |
1359 | #define DSI_PLL_M1_DIV_SHIFT 0 | |
1360 | #define DSI_PLL_M1_DIV_MASK (0x1ff << 0) | |
bfa7df01 | 1361 | #define CCK_CZ_CLOCK_CONTROL 0x62 |
c30fec65 | 1362 | #define CCK_GPLL_CLOCK_CONTROL 0x67 |
30a970c6 | 1363 | #define CCK_DISPLAY_CLOCK_CONTROL 0x6b |
35d38d1f | 1364 | #define CCK_DISPLAY_REF_CLOCK_CONTROL 0x6c |
87d5d259 VK |
1365 | #define CCK_TRUNK_FORCE_ON (1 << 17) |
1366 | #define CCK_TRUNK_FORCE_OFF (1 << 16) | |
1367 | #define CCK_FREQUENCY_STATUS (0x1f << 8) | |
1368 | #define CCK_FREQUENCY_STATUS_SHIFT 8 | |
1369 | #define CCK_FREQUENCY_VALUES (0x1f << 0) | |
be4fc046 | 1370 | |
f38861b8 | 1371 | /* DPIO registers */ |
5a09ae9f | 1372 | #define DPIO_DEVFN 0 |
5a09ae9f | 1373 | |
f0f59a00 | 1374 | #define DPIO_CTL _MMIO(VLV_DISPLAY_BASE + 0x2110) |
5ee8ee86 PZ |
1375 | #define DPIO_MODSEL1 (1 << 3) /* if ref clk b == 27 */ |
1376 | #define DPIO_MODSEL0 (1 << 2) /* if ref clk a == 27 */ | |
1377 | #define DPIO_SFR_BYPASS (1 << 1) | |
1378 | #define DPIO_CMNRST (1 << 0) | |
57f350b6 | 1379 | |
e4607fcf CML |
1380 | #define DPIO_PHY(pipe) ((pipe) >> 1) |
1381 | #define DPIO_PHY_IOSF_PORT(phy) (dev_priv->dpio_phy_iosf_port[phy]) | |
1382 | ||
598fac6b DV |
1383 | /* |
1384 | * Per pipe/PLL DPIO regs | |
1385 | */ | |
ab3c759a | 1386 | #define _VLV_PLL_DW3_CH0 0x800c |
57f350b6 | 1387 | #define DPIO_POST_DIV_SHIFT (28) /* 3 bits */ |
598fac6b DV |
1388 | #define DPIO_POST_DIV_DAC 0 |
1389 | #define DPIO_POST_DIV_HDMIDP 1 /* DAC 225-400M rate */ | |
1390 | #define DPIO_POST_DIV_LVDS1 2 | |
1391 | #define DPIO_POST_DIV_LVDS2 3 | |
57f350b6 JB |
1392 | #define DPIO_K_SHIFT (24) /* 4 bits */ |
1393 | #define DPIO_P1_SHIFT (21) /* 3 bits */ | |
1394 | #define DPIO_P2_SHIFT (16) /* 5 bits */ | |
1395 | #define DPIO_N_SHIFT (12) /* 4 bits */ | |
5ee8ee86 | 1396 | #define DPIO_ENABLE_CALIBRATION (1 << 11) |
57f350b6 JB |
1397 | #define DPIO_M1DIV_SHIFT (8) /* 3 bits */ |
1398 | #define DPIO_M2DIV_MASK 0xff | |
ab3c759a CML |
1399 | #define _VLV_PLL_DW3_CH1 0x802c |
1400 | #define VLV_PLL_DW3(ch) _PIPE(ch, _VLV_PLL_DW3_CH0, _VLV_PLL_DW3_CH1) | |
57f350b6 | 1401 | |
ab3c759a | 1402 | #define _VLV_PLL_DW5_CH0 0x8014 |
57f350b6 JB |
1403 | #define DPIO_REFSEL_OVERRIDE 27 |
1404 | #define DPIO_PLL_MODESEL_SHIFT 24 /* 3 bits */ | |
1405 | #define DPIO_BIAS_CURRENT_CTL_SHIFT 21 /* 3 bits, always 0x7 */ | |
1406 | #define DPIO_PLL_REFCLK_SEL_SHIFT 16 /* 2 bits */ | |
b56747aa | 1407 | #define DPIO_PLL_REFCLK_SEL_MASK 3 |
57f350b6 JB |
1408 | #define DPIO_DRIVER_CTL_SHIFT 12 /* always set to 0x8 */ |
1409 | #define DPIO_CLK_BIAS_CTL_SHIFT 8 /* always set to 0x5 */ | |
ab3c759a CML |
1410 | #define _VLV_PLL_DW5_CH1 0x8034 |
1411 | #define VLV_PLL_DW5(ch) _PIPE(ch, _VLV_PLL_DW5_CH0, _VLV_PLL_DW5_CH1) | |
57f350b6 | 1412 | |
ab3c759a CML |
1413 | #define _VLV_PLL_DW7_CH0 0x801c |
1414 | #define _VLV_PLL_DW7_CH1 0x803c | |
1415 | #define VLV_PLL_DW7(ch) _PIPE(ch, _VLV_PLL_DW7_CH0, _VLV_PLL_DW7_CH1) | |
57f350b6 | 1416 | |
ab3c759a CML |
1417 | #define _VLV_PLL_DW8_CH0 0x8040 |
1418 | #define _VLV_PLL_DW8_CH1 0x8060 | |
1419 | #define VLV_PLL_DW8(ch) _PIPE(ch, _VLV_PLL_DW8_CH0, _VLV_PLL_DW8_CH1) | |
598fac6b | 1420 | |
ab3c759a CML |
1421 | #define VLV_PLL_DW9_BCAST 0xc044 |
1422 | #define _VLV_PLL_DW9_CH0 0x8044 | |
1423 | #define _VLV_PLL_DW9_CH1 0x8064 | |
1424 | #define VLV_PLL_DW9(ch) _PIPE(ch, _VLV_PLL_DW9_CH0, _VLV_PLL_DW9_CH1) | |
598fac6b | 1425 | |
ab3c759a CML |
1426 | #define _VLV_PLL_DW10_CH0 0x8048 |
1427 | #define _VLV_PLL_DW10_CH1 0x8068 | |
1428 | #define VLV_PLL_DW10(ch) _PIPE(ch, _VLV_PLL_DW10_CH0, _VLV_PLL_DW10_CH1) | |
598fac6b | 1429 | |
ab3c759a CML |
1430 | #define _VLV_PLL_DW11_CH0 0x804c |
1431 | #define _VLV_PLL_DW11_CH1 0x806c | |
1432 | #define VLV_PLL_DW11(ch) _PIPE(ch, _VLV_PLL_DW11_CH0, _VLV_PLL_DW11_CH1) | |
57f350b6 | 1433 | |
ab3c759a CML |
1434 | /* Spec for ref block start counts at DW10 */ |
1435 | #define VLV_REF_DW13 0x80ac | |
598fac6b | 1436 | |
ab3c759a | 1437 | #define VLV_CMN_DW0 0x8100 |
dc96e9b8 | 1438 | |
598fac6b DV |
1439 | /* |
1440 | * Per DDI channel DPIO regs | |
1441 | */ | |
1442 | ||
ab3c759a CML |
1443 | #define _VLV_PCS_DW0_CH0 0x8200 |
1444 | #define _VLV_PCS_DW0_CH1 0x8400 | |
5ee8ee86 PZ |
1445 | #define DPIO_PCS_TX_LANE2_RESET (1 << 16) |
1446 | #define DPIO_PCS_TX_LANE1_RESET (1 << 7) | |
1447 | #define DPIO_LEFT_TXFIFO_RST_MASTER2 (1 << 4) | |
1448 | #define DPIO_RIGHT_TXFIFO_RST_MASTER2 (1 << 3) | |
ab3c759a | 1449 | #define VLV_PCS_DW0(ch) _PORT(ch, _VLV_PCS_DW0_CH0, _VLV_PCS_DW0_CH1) |
598fac6b | 1450 | |
97fd4d5c VS |
1451 | #define _VLV_PCS01_DW0_CH0 0x200 |
1452 | #define _VLV_PCS23_DW0_CH0 0x400 | |
1453 | #define _VLV_PCS01_DW0_CH1 0x2600 | |
1454 | #define _VLV_PCS23_DW0_CH1 0x2800 | |
1455 | #define VLV_PCS01_DW0(ch) _PORT(ch, _VLV_PCS01_DW0_CH0, _VLV_PCS01_DW0_CH1) | |
1456 | #define VLV_PCS23_DW0(ch) _PORT(ch, _VLV_PCS23_DW0_CH0, _VLV_PCS23_DW0_CH1) | |
1457 | ||
ab3c759a CML |
1458 | #define _VLV_PCS_DW1_CH0 0x8204 |
1459 | #define _VLV_PCS_DW1_CH1 0x8404 | |
5ee8ee86 PZ |
1460 | #define CHV_PCS_REQ_SOFTRESET_EN (1 << 23) |
1461 | #define DPIO_PCS_CLK_CRI_RXEB_EIOS_EN (1 << 22) | |
1462 | #define DPIO_PCS_CLK_CRI_RXDIGFILTSG_EN (1 << 21) | |
598fac6b | 1463 | #define DPIO_PCS_CLK_DATAWIDTH_SHIFT (6) |
5ee8ee86 | 1464 | #define DPIO_PCS_CLK_SOFT_RESET (1 << 5) |
ab3c759a CML |
1465 | #define VLV_PCS_DW1(ch) _PORT(ch, _VLV_PCS_DW1_CH0, _VLV_PCS_DW1_CH1) |
1466 | ||
97fd4d5c VS |
1467 | #define _VLV_PCS01_DW1_CH0 0x204 |
1468 | #define _VLV_PCS23_DW1_CH0 0x404 | |
1469 | #define _VLV_PCS01_DW1_CH1 0x2604 | |
1470 | #define _VLV_PCS23_DW1_CH1 0x2804 | |
1471 | #define VLV_PCS01_DW1(ch) _PORT(ch, _VLV_PCS01_DW1_CH0, _VLV_PCS01_DW1_CH1) | |
1472 | #define VLV_PCS23_DW1(ch) _PORT(ch, _VLV_PCS23_DW1_CH0, _VLV_PCS23_DW1_CH1) | |
1473 | ||
ab3c759a CML |
1474 | #define _VLV_PCS_DW8_CH0 0x8220 |
1475 | #define _VLV_PCS_DW8_CH1 0x8420 | |
9197c88b VS |
1476 | #define CHV_PCS_USEDCLKCHANNEL_OVRRIDE (1 << 20) |
1477 | #define CHV_PCS_USEDCLKCHANNEL (1 << 21) | |
ab3c759a CML |
1478 | #define VLV_PCS_DW8(ch) _PORT(ch, _VLV_PCS_DW8_CH0, _VLV_PCS_DW8_CH1) |
1479 | ||
1480 | #define _VLV_PCS01_DW8_CH0 0x0220 | |
1481 | #define _VLV_PCS23_DW8_CH0 0x0420 | |
1482 | #define _VLV_PCS01_DW8_CH1 0x2620 | |
1483 | #define _VLV_PCS23_DW8_CH1 0x2820 | |
1484 | #define VLV_PCS01_DW8(port) _PORT(port, _VLV_PCS01_DW8_CH0, _VLV_PCS01_DW8_CH1) | |
1485 | #define VLV_PCS23_DW8(port) _PORT(port, _VLV_PCS23_DW8_CH0, _VLV_PCS23_DW8_CH1) | |
1486 | ||
1487 | #define _VLV_PCS_DW9_CH0 0x8224 | |
1488 | #define _VLV_PCS_DW9_CH1 0x8424 | |
5ee8ee86 PZ |
1489 | #define DPIO_PCS_TX2MARGIN_MASK (0x7 << 13) |
1490 | #define DPIO_PCS_TX2MARGIN_000 (0 << 13) | |
1491 | #define DPIO_PCS_TX2MARGIN_101 (1 << 13) | |
1492 | #define DPIO_PCS_TX1MARGIN_MASK (0x7 << 10) | |
1493 | #define DPIO_PCS_TX1MARGIN_000 (0 << 10) | |
1494 | #define DPIO_PCS_TX1MARGIN_101 (1 << 10) | |
ab3c759a CML |
1495 | #define VLV_PCS_DW9(ch) _PORT(ch, _VLV_PCS_DW9_CH0, _VLV_PCS_DW9_CH1) |
1496 | ||
a02ef3c7 VS |
1497 | #define _VLV_PCS01_DW9_CH0 0x224 |
1498 | #define _VLV_PCS23_DW9_CH0 0x424 | |
1499 | #define _VLV_PCS01_DW9_CH1 0x2624 | |
1500 | #define _VLV_PCS23_DW9_CH1 0x2824 | |
1501 | #define VLV_PCS01_DW9(ch) _PORT(ch, _VLV_PCS01_DW9_CH0, _VLV_PCS01_DW9_CH1) | |
1502 | #define VLV_PCS23_DW9(ch) _PORT(ch, _VLV_PCS23_DW9_CH0, _VLV_PCS23_DW9_CH1) | |
1503 | ||
9d556c99 CML |
1504 | #define _CHV_PCS_DW10_CH0 0x8228 |
1505 | #define _CHV_PCS_DW10_CH1 0x8428 | |
5ee8ee86 PZ |
1506 | #define DPIO_PCS_SWING_CALC_TX0_TX2 (1 << 30) |
1507 | #define DPIO_PCS_SWING_CALC_TX1_TX3 (1 << 31) | |
1508 | #define DPIO_PCS_TX2DEEMP_MASK (0xf << 24) | |
1509 | #define DPIO_PCS_TX2DEEMP_9P5 (0 << 24) | |
1510 | #define DPIO_PCS_TX2DEEMP_6P0 (2 << 24) | |
1511 | #define DPIO_PCS_TX1DEEMP_MASK (0xf << 16) | |
1512 | #define DPIO_PCS_TX1DEEMP_9P5 (0 << 16) | |
1513 | #define DPIO_PCS_TX1DEEMP_6P0 (2 << 16) | |
9d556c99 CML |
1514 | #define CHV_PCS_DW10(ch) _PORT(ch, _CHV_PCS_DW10_CH0, _CHV_PCS_DW10_CH1) |
1515 | ||
1966e59e VS |
1516 | #define _VLV_PCS01_DW10_CH0 0x0228 |
1517 | #define _VLV_PCS23_DW10_CH0 0x0428 | |
1518 | #define _VLV_PCS01_DW10_CH1 0x2628 | |
1519 | #define _VLV_PCS23_DW10_CH1 0x2828 | |
1520 | #define VLV_PCS01_DW10(port) _PORT(port, _VLV_PCS01_DW10_CH0, _VLV_PCS01_DW10_CH1) | |
1521 | #define VLV_PCS23_DW10(port) _PORT(port, _VLV_PCS23_DW10_CH0, _VLV_PCS23_DW10_CH1) | |
1522 | ||
ab3c759a CML |
1523 | #define _VLV_PCS_DW11_CH0 0x822c |
1524 | #define _VLV_PCS_DW11_CH1 0x842c | |
5ee8ee86 PZ |
1525 | #define DPIO_TX2_STAGGER_MASK(x) ((x) << 24) |
1526 | #define DPIO_LANEDESKEW_STRAP_OVRD (1 << 3) | |
1527 | #define DPIO_LEFT_TXFIFO_RST_MASTER (1 << 1) | |
1528 | #define DPIO_RIGHT_TXFIFO_RST_MASTER (1 << 0) | |
ab3c759a CML |
1529 | #define VLV_PCS_DW11(ch) _PORT(ch, _VLV_PCS_DW11_CH0, _VLV_PCS_DW11_CH1) |
1530 | ||
570e2a74 VS |
1531 | #define _VLV_PCS01_DW11_CH0 0x022c |
1532 | #define _VLV_PCS23_DW11_CH0 0x042c | |
1533 | #define _VLV_PCS01_DW11_CH1 0x262c | |
1534 | #define _VLV_PCS23_DW11_CH1 0x282c | |
142d2eca VS |
1535 | #define VLV_PCS01_DW11(ch) _PORT(ch, _VLV_PCS01_DW11_CH0, _VLV_PCS01_DW11_CH1) |
1536 | #define VLV_PCS23_DW11(ch) _PORT(ch, _VLV_PCS23_DW11_CH0, _VLV_PCS23_DW11_CH1) | |
570e2a74 | 1537 | |
2e523e98 VS |
1538 | #define _VLV_PCS01_DW12_CH0 0x0230 |
1539 | #define _VLV_PCS23_DW12_CH0 0x0430 | |
1540 | #define _VLV_PCS01_DW12_CH1 0x2630 | |
1541 | #define _VLV_PCS23_DW12_CH1 0x2830 | |
1542 | #define VLV_PCS01_DW12(ch) _PORT(ch, _VLV_PCS01_DW12_CH0, _VLV_PCS01_DW12_CH1) | |
1543 | #define VLV_PCS23_DW12(ch) _PORT(ch, _VLV_PCS23_DW12_CH0, _VLV_PCS23_DW12_CH1) | |
1544 | ||
ab3c759a CML |
1545 | #define _VLV_PCS_DW12_CH0 0x8230 |
1546 | #define _VLV_PCS_DW12_CH1 0x8430 | |
5ee8ee86 PZ |
1547 | #define DPIO_TX2_STAGGER_MULT(x) ((x) << 20) |
1548 | #define DPIO_TX1_STAGGER_MULT(x) ((x) << 16) | |
1549 | #define DPIO_TX1_STAGGER_MASK(x) ((x) << 8) | |
1550 | #define DPIO_LANESTAGGER_STRAP_OVRD (1 << 6) | |
1551 | #define DPIO_LANESTAGGER_STRAP(x) ((x) << 0) | |
ab3c759a CML |
1552 | #define VLV_PCS_DW12(ch) _PORT(ch, _VLV_PCS_DW12_CH0, _VLV_PCS_DW12_CH1) |
1553 | ||
1554 | #define _VLV_PCS_DW14_CH0 0x8238 | |
1555 | #define _VLV_PCS_DW14_CH1 0x8438 | |
1556 | #define VLV_PCS_DW14(ch) _PORT(ch, _VLV_PCS_DW14_CH0, _VLV_PCS_DW14_CH1) | |
1557 | ||
1558 | #define _VLV_PCS_DW23_CH0 0x825c | |
1559 | #define _VLV_PCS_DW23_CH1 0x845c | |
1560 | #define VLV_PCS_DW23(ch) _PORT(ch, _VLV_PCS_DW23_CH0, _VLV_PCS_DW23_CH1) | |
1561 | ||
1562 | #define _VLV_TX_DW2_CH0 0x8288 | |
1563 | #define _VLV_TX_DW2_CH1 0x8488 | |
1fb44505 VS |
1564 | #define DPIO_SWING_MARGIN000_SHIFT 16 |
1565 | #define DPIO_SWING_MARGIN000_MASK (0xff << DPIO_SWING_MARGIN000_SHIFT) | |
9d556c99 | 1566 | #define DPIO_UNIQ_TRANS_SCALE_SHIFT 8 |
ab3c759a CML |
1567 | #define VLV_TX_DW2(ch) _PORT(ch, _VLV_TX_DW2_CH0, _VLV_TX_DW2_CH1) |
1568 | ||
1569 | #define _VLV_TX_DW3_CH0 0x828c | |
1570 | #define _VLV_TX_DW3_CH1 0x848c | |
9d556c99 | 1571 | /* The following bit for CHV phy */ |
5ee8ee86 | 1572 | #define DPIO_TX_UNIQ_TRANS_SCALE_EN (1 << 27) |
1fb44505 VS |
1573 | #define DPIO_SWING_MARGIN101_SHIFT 16 |
1574 | #define DPIO_SWING_MARGIN101_MASK (0xff << DPIO_SWING_MARGIN101_SHIFT) | |
ab3c759a CML |
1575 | #define VLV_TX_DW3(ch) _PORT(ch, _VLV_TX_DW3_CH0, _VLV_TX_DW3_CH1) |
1576 | ||
1577 | #define _VLV_TX_DW4_CH0 0x8290 | |
1578 | #define _VLV_TX_DW4_CH1 0x8490 | |
9d556c99 CML |
1579 | #define DPIO_SWING_DEEMPH9P5_SHIFT 24 |
1580 | #define DPIO_SWING_DEEMPH9P5_MASK (0xff << DPIO_SWING_DEEMPH9P5_SHIFT) | |
1fb44505 VS |
1581 | #define DPIO_SWING_DEEMPH6P0_SHIFT 16 |
1582 | #define DPIO_SWING_DEEMPH6P0_MASK (0xff << DPIO_SWING_DEEMPH6P0_SHIFT) | |
ab3c759a CML |
1583 | #define VLV_TX_DW4(ch) _PORT(ch, _VLV_TX_DW4_CH0, _VLV_TX_DW4_CH1) |
1584 | ||
1585 | #define _VLV_TX3_DW4_CH0 0x690 | |
1586 | #define _VLV_TX3_DW4_CH1 0x2a90 | |
1587 | #define VLV_TX3_DW4(ch) _PORT(ch, _VLV_TX3_DW4_CH0, _VLV_TX3_DW4_CH1) | |
1588 | ||
1589 | #define _VLV_TX_DW5_CH0 0x8294 | |
1590 | #define _VLV_TX_DW5_CH1 0x8494 | |
5ee8ee86 | 1591 | #define DPIO_TX_OCALINIT_EN (1 << 31) |
ab3c759a CML |
1592 | #define VLV_TX_DW5(ch) _PORT(ch, _VLV_TX_DW5_CH0, _VLV_TX_DW5_CH1) |
1593 | ||
1594 | #define _VLV_TX_DW11_CH0 0x82ac | |
1595 | #define _VLV_TX_DW11_CH1 0x84ac | |
1596 | #define VLV_TX_DW11(ch) _PORT(ch, _VLV_TX_DW11_CH0, _VLV_TX_DW11_CH1) | |
1597 | ||
1598 | #define _VLV_TX_DW14_CH0 0x82b8 | |
1599 | #define _VLV_TX_DW14_CH1 0x84b8 | |
1600 | #define VLV_TX_DW14(ch) _PORT(ch, _VLV_TX_DW14_CH0, _VLV_TX_DW14_CH1) | |
b56747aa | 1601 | |
9d556c99 CML |
1602 | /* CHV dpPhy registers */ |
1603 | #define _CHV_PLL_DW0_CH0 0x8000 | |
1604 | #define _CHV_PLL_DW0_CH1 0x8180 | |
1605 | #define CHV_PLL_DW0(ch) _PIPE(ch, _CHV_PLL_DW0_CH0, _CHV_PLL_DW0_CH1) | |
1606 | ||
1607 | #define _CHV_PLL_DW1_CH0 0x8004 | |
1608 | #define _CHV_PLL_DW1_CH1 0x8184 | |
1609 | #define DPIO_CHV_N_DIV_SHIFT 8 | |
1610 | #define DPIO_CHV_M1_DIV_BY_2 (0 << 0) | |
1611 | #define CHV_PLL_DW1(ch) _PIPE(ch, _CHV_PLL_DW1_CH0, _CHV_PLL_DW1_CH1) | |
1612 | ||
1613 | #define _CHV_PLL_DW2_CH0 0x8008 | |
1614 | #define _CHV_PLL_DW2_CH1 0x8188 | |
1615 | #define CHV_PLL_DW2(ch) _PIPE(ch, _CHV_PLL_DW2_CH0, _CHV_PLL_DW2_CH1) | |
1616 | ||
1617 | #define _CHV_PLL_DW3_CH0 0x800c | |
1618 | #define _CHV_PLL_DW3_CH1 0x818c | |
1619 | #define DPIO_CHV_FRAC_DIV_EN (1 << 16) | |
1620 | #define DPIO_CHV_FIRST_MOD (0 << 8) | |
1621 | #define DPIO_CHV_SECOND_MOD (1 << 8) | |
1622 | #define DPIO_CHV_FEEDFWD_GAIN_SHIFT 0 | |
a945ce7e | 1623 | #define DPIO_CHV_FEEDFWD_GAIN_MASK (0xF << 0) |
9d556c99 CML |
1624 | #define CHV_PLL_DW3(ch) _PIPE(ch, _CHV_PLL_DW3_CH0, _CHV_PLL_DW3_CH1) |
1625 | ||
1626 | #define _CHV_PLL_DW6_CH0 0x8018 | |
1627 | #define _CHV_PLL_DW6_CH1 0x8198 | |
1628 | #define DPIO_CHV_GAIN_CTRL_SHIFT 16 | |
1629 | #define DPIO_CHV_INT_COEFF_SHIFT 8 | |
1630 | #define DPIO_CHV_PROP_COEFF_SHIFT 0 | |
1631 | #define CHV_PLL_DW6(ch) _PIPE(ch, _CHV_PLL_DW6_CH0, _CHV_PLL_DW6_CH1) | |
1632 | ||
d3eee4ba VP |
1633 | #define _CHV_PLL_DW8_CH0 0x8020 |
1634 | #define _CHV_PLL_DW8_CH1 0x81A0 | |
9cbe40c1 VP |
1635 | #define DPIO_CHV_TDC_TARGET_CNT_SHIFT 0 |
1636 | #define DPIO_CHV_TDC_TARGET_CNT_MASK (0x3FF << 0) | |
d3eee4ba VP |
1637 | #define CHV_PLL_DW8(ch) _PIPE(ch, _CHV_PLL_DW8_CH0, _CHV_PLL_DW8_CH1) |
1638 | ||
1639 | #define _CHV_PLL_DW9_CH0 0x8024 | |
1640 | #define _CHV_PLL_DW9_CH1 0x81A4 | |
1641 | #define DPIO_CHV_INT_LOCK_THRESHOLD_SHIFT 1 /* 3 bits */ | |
de3a0fde | 1642 | #define DPIO_CHV_INT_LOCK_THRESHOLD_MASK (7 << 1) |
d3eee4ba VP |
1643 | #define DPIO_CHV_INT_LOCK_THRESHOLD_SEL_COARSE 1 /* 1: coarse & 0 : fine */ |
1644 | #define CHV_PLL_DW9(ch) _PIPE(ch, _CHV_PLL_DW9_CH0, _CHV_PLL_DW9_CH1) | |
1645 | ||
6669e39f VS |
1646 | #define _CHV_CMN_DW0_CH0 0x8100 |
1647 | #define DPIO_ALLDL_POWERDOWN_SHIFT_CH0 19 | |
1648 | #define DPIO_ANYDL_POWERDOWN_SHIFT_CH0 18 | |
1649 | #define DPIO_ALLDL_POWERDOWN (1 << 1) | |
1650 | #define DPIO_ANYDL_POWERDOWN (1 << 0) | |
1651 | ||
b9e5ac3c VS |
1652 | #define _CHV_CMN_DW5_CH0 0x8114 |
1653 | #define CHV_BUFRIGHTENA1_DISABLE (0 << 20) | |
1654 | #define CHV_BUFRIGHTENA1_NORMAL (1 << 20) | |
1655 | #define CHV_BUFRIGHTENA1_FORCE (3 << 20) | |
1656 | #define CHV_BUFRIGHTENA1_MASK (3 << 20) | |
1657 | #define CHV_BUFLEFTENA1_DISABLE (0 << 22) | |
1658 | #define CHV_BUFLEFTENA1_NORMAL (1 << 22) | |
1659 | #define CHV_BUFLEFTENA1_FORCE (3 << 22) | |
1660 | #define CHV_BUFLEFTENA1_MASK (3 << 22) | |
1661 | ||
9d556c99 CML |
1662 | #define _CHV_CMN_DW13_CH0 0x8134 |
1663 | #define _CHV_CMN_DW0_CH1 0x8080 | |
1664 | #define DPIO_CHV_S1_DIV_SHIFT 21 | |
1665 | #define DPIO_CHV_P1_DIV_SHIFT 13 /* 3 bits */ | |
1666 | #define DPIO_CHV_P2_DIV_SHIFT 8 /* 5 bits */ | |
1667 | #define DPIO_CHV_K_DIV_SHIFT 4 | |
1668 | #define DPIO_PLL_FREQLOCK (1 << 1) | |
1669 | #define DPIO_PLL_LOCK (1 << 0) | |
1670 | #define CHV_CMN_DW13(ch) _PIPE(ch, _CHV_CMN_DW13_CH0, _CHV_CMN_DW0_CH1) | |
1671 | ||
1672 | #define _CHV_CMN_DW14_CH0 0x8138 | |
1673 | #define _CHV_CMN_DW1_CH1 0x8084 | |
1674 | #define DPIO_AFC_RECAL (1 << 14) | |
1675 | #define DPIO_DCLKP_EN (1 << 13) | |
b9e5ac3c VS |
1676 | #define CHV_BUFLEFTENA2_DISABLE (0 << 17) /* CL2 DW1 only */ |
1677 | #define CHV_BUFLEFTENA2_NORMAL (1 << 17) /* CL2 DW1 only */ | |
1678 | #define CHV_BUFLEFTENA2_FORCE (3 << 17) /* CL2 DW1 only */ | |
1679 | #define CHV_BUFLEFTENA2_MASK (3 << 17) /* CL2 DW1 only */ | |
1680 | #define CHV_BUFRIGHTENA2_DISABLE (0 << 19) /* CL2 DW1 only */ | |
1681 | #define CHV_BUFRIGHTENA2_NORMAL (1 << 19) /* CL2 DW1 only */ | |
1682 | #define CHV_BUFRIGHTENA2_FORCE (3 << 19) /* CL2 DW1 only */ | |
1683 | #define CHV_BUFRIGHTENA2_MASK (3 << 19) /* CL2 DW1 only */ | |
9d556c99 CML |
1684 | #define CHV_CMN_DW14(ch) _PIPE(ch, _CHV_CMN_DW14_CH0, _CHV_CMN_DW1_CH1) |
1685 | ||
9197c88b VS |
1686 | #define _CHV_CMN_DW19_CH0 0x814c |
1687 | #define _CHV_CMN_DW6_CH1 0x8098 | |
6669e39f VS |
1688 | #define DPIO_ALLDL_POWERDOWN_SHIFT_CH1 30 /* CL2 DW6 only */ |
1689 | #define DPIO_ANYDL_POWERDOWN_SHIFT_CH1 29 /* CL2 DW6 only */ | |
e0fce78f | 1690 | #define DPIO_DYNPWRDOWNEN_CH1 (1 << 28) /* CL2 DW6 only */ |
9197c88b | 1691 | #define CHV_CMN_USEDCLKCHANNEL (1 << 13) |
e0fce78f | 1692 | |
9197c88b VS |
1693 | #define CHV_CMN_DW19(ch) _PIPE(ch, _CHV_CMN_DW19_CH0, _CHV_CMN_DW6_CH1) |
1694 | ||
e0fce78f VS |
1695 | #define CHV_CMN_DW28 0x8170 |
1696 | #define DPIO_CL1POWERDOWNEN (1 << 23) | |
1697 | #define DPIO_DYNPWRDOWNEN_CH0 (1 << 22) | |
ee279218 VS |
1698 | #define DPIO_SUS_CLK_CONFIG_ON (0 << 0) |
1699 | #define DPIO_SUS_CLK_CONFIG_CLKREQ (1 << 0) | |
1700 | #define DPIO_SUS_CLK_CONFIG_GATE (2 << 0) | |
1701 | #define DPIO_SUS_CLK_CONFIG_GATE_CLKREQ (3 << 0) | |
e0fce78f | 1702 | |
9d556c99 | 1703 | #define CHV_CMN_DW30 0x8178 |
3e288786 | 1704 | #define DPIO_CL2_LDOFUSE_PWRENB (1 << 6) |
9d556c99 CML |
1705 | #define DPIO_LRC_BYPASS (1 << 3) |
1706 | ||
1707 | #define _TXLANE(ch, lane, offset) ((ch ? 0x2400 : 0) + \ | |
1708 | (lane) * 0x200 + (offset)) | |
1709 | ||
f72df8db VS |
1710 | #define CHV_TX_DW0(ch, lane) _TXLANE(ch, lane, 0x80) |
1711 | #define CHV_TX_DW1(ch, lane) _TXLANE(ch, lane, 0x84) | |
1712 | #define CHV_TX_DW2(ch, lane) _TXLANE(ch, lane, 0x88) | |
1713 | #define CHV_TX_DW3(ch, lane) _TXLANE(ch, lane, 0x8c) | |
1714 | #define CHV_TX_DW4(ch, lane) _TXLANE(ch, lane, 0x90) | |
1715 | #define CHV_TX_DW5(ch, lane) _TXLANE(ch, lane, 0x94) | |
1716 | #define CHV_TX_DW6(ch, lane) _TXLANE(ch, lane, 0x98) | |
1717 | #define CHV_TX_DW7(ch, lane) _TXLANE(ch, lane, 0x9c) | |
1718 | #define CHV_TX_DW8(ch, lane) _TXLANE(ch, lane, 0xa0) | |
1719 | #define CHV_TX_DW9(ch, lane) _TXLANE(ch, lane, 0xa4) | |
1720 | #define CHV_TX_DW10(ch, lane) _TXLANE(ch, lane, 0xa8) | |
9d556c99 CML |
1721 | #define CHV_TX_DW11(ch, lane) _TXLANE(ch, lane, 0xac) |
1722 | #define DPIO_FRC_LATENCY_SHFIT 8 | |
1723 | #define CHV_TX_DW14(ch, lane) _TXLANE(ch, lane, 0xb8) | |
1724 | #define DPIO_UPAR_SHIFT 30 | |
5c6706e5 VK |
1725 | |
1726 | /* BXT PHY registers */ | |
ed37892e ACO |
1727 | #define _BXT_PHY0_BASE 0x6C000 |
1728 | #define _BXT_PHY1_BASE 0x162000 | |
0a116ce8 ACO |
1729 | #define _BXT_PHY2_BASE 0x163000 |
1730 | #define BXT_PHY_BASE(phy) _PHY3((phy), _BXT_PHY0_BASE, \ | |
1731 | _BXT_PHY1_BASE, \ | |
1732 | _BXT_PHY2_BASE) | |
ed37892e ACO |
1733 | |
1734 | #define _BXT_PHY(phy, reg) \ | |
1735 | _MMIO(BXT_PHY_BASE(phy) - _BXT_PHY0_BASE + (reg)) | |
1736 | ||
1737 | #define _BXT_PHY_CH(phy, ch, reg_ch0, reg_ch1) \ | |
1738 | (BXT_PHY_BASE(phy) + _PIPE((ch), (reg_ch0) - _BXT_PHY0_BASE, \ | |
1739 | (reg_ch1) - _BXT_PHY0_BASE)) | |
1740 | #define _MMIO_BXT_PHY_CH(phy, ch, reg_ch0, reg_ch1) \ | |
1741 | _MMIO(_BXT_PHY_CH(phy, ch, reg_ch0, reg_ch1)) | |
5c6706e5 | 1742 | |
f0f59a00 | 1743 | #define BXT_P_CR_GT_DISP_PWRON _MMIO(0x138090) |
1881a423 | 1744 | #define MIPIO_RST_CTRL (1 << 2) |
5c6706e5 | 1745 | |
e93da0a0 ID |
1746 | #define _BXT_PHY_CTL_DDI_A 0x64C00 |
1747 | #define _BXT_PHY_CTL_DDI_B 0x64C10 | |
1748 | #define _BXT_PHY_CTL_DDI_C 0x64C20 | |
1749 | #define BXT_PHY_CMNLANE_POWERDOWN_ACK (1 << 10) | |
1750 | #define BXT_PHY_LANE_POWERDOWN_ACK (1 << 9) | |
1751 | #define BXT_PHY_LANE_ENABLED (1 << 8) | |
1752 | #define BXT_PHY_CTL(port) _MMIO_PORT(port, _BXT_PHY_CTL_DDI_A, \ | |
1753 | _BXT_PHY_CTL_DDI_B) | |
1754 | ||
5c6706e5 VK |
1755 | #define _PHY_CTL_FAMILY_EDP 0x64C80 |
1756 | #define _PHY_CTL_FAMILY_DDI 0x64C90 | |
0a116ce8 | 1757 | #define _PHY_CTL_FAMILY_DDI_C 0x64CA0 |
5c6706e5 | 1758 | #define COMMON_RESET_DIS (1 << 31) |
0a116ce8 ACO |
1759 | #define BXT_PHY_CTL_FAMILY(phy) _MMIO_PHY3((phy), _PHY_CTL_FAMILY_DDI, \ |
1760 | _PHY_CTL_FAMILY_EDP, \ | |
1761 | _PHY_CTL_FAMILY_DDI_C) | |
5c6706e5 | 1762 | |
dfb82408 S |
1763 | /* BXT PHY PLL registers */ |
1764 | #define _PORT_PLL_A 0x46074 | |
1765 | #define _PORT_PLL_B 0x46078 | |
1766 | #define _PORT_PLL_C 0x4607c | |
1767 | #define PORT_PLL_ENABLE (1 << 31) | |
1768 | #define PORT_PLL_LOCK (1 << 30) | |
1769 | #define PORT_PLL_REF_SEL (1 << 27) | |
f7044dd9 MC |
1770 | #define PORT_PLL_POWER_ENABLE (1 << 26) |
1771 | #define PORT_PLL_POWER_STATE (1 << 25) | |
f0f59a00 | 1772 | #define BXT_PORT_PLL_ENABLE(port) _MMIO_PORT(port, _PORT_PLL_A, _PORT_PLL_B) |
dfb82408 S |
1773 | |
1774 | #define _PORT_PLL_EBB_0_A 0x162034 | |
1775 | #define _PORT_PLL_EBB_0_B 0x6C034 | |
1776 | #define _PORT_PLL_EBB_0_C 0x6C340 | |
aa610dcb ID |
1777 | #define PORT_PLL_P1_SHIFT 13 |
1778 | #define PORT_PLL_P1_MASK (0x07 << PORT_PLL_P1_SHIFT) | |
1779 | #define PORT_PLL_P1(x) ((x) << PORT_PLL_P1_SHIFT) | |
1780 | #define PORT_PLL_P2_SHIFT 8 | |
1781 | #define PORT_PLL_P2_MASK (0x1f << PORT_PLL_P2_SHIFT) | |
1782 | #define PORT_PLL_P2(x) ((x) << PORT_PLL_P2_SHIFT) | |
ed37892e ACO |
1783 | #define BXT_PORT_PLL_EBB_0(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ |
1784 | _PORT_PLL_EBB_0_B, \ | |
1785 | _PORT_PLL_EBB_0_C) | |
dfb82408 S |
1786 | |
1787 | #define _PORT_PLL_EBB_4_A 0x162038 | |
1788 | #define _PORT_PLL_EBB_4_B 0x6C038 | |
1789 | #define _PORT_PLL_EBB_4_C 0x6C344 | |
1790 | #define PORT_PLL_10BIT_CLK_ENABLE (1 << 13) | |
1791 | #define PORT_PLL_RECALIBRATE (1 << 14) | |
ed37892e ACO |
1792 | #define BXT_PORT_PLL_EBB_4(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ |
1793 | _PORT_PLL_EBB_4_B, \ | |
1794 | _PORT_PLL_EBB_4_C) | |
dfb82408 S |
1795 | |
1796 | #define _PORT_PLL_0_A 0x162100 | |
1797 | #define _PORT_PLL_0_B 0x6C100 | |
1798 | #define _PORT_PLL_0_C 0x6C380 | |
1799 | /* PORT_PLL_0_A */ | |
1800 | #define PORT_PLL_M2_MASK 0xFF | |
1801 | /* PORT_PLL_1_A */ | |
aa610dcb ID |
1802 | #define PORT_PLL_N_SHIFT 8 |
1803 | #define PORT_PLL_N_MASK (0x0F << PORT_PLL_N_SHIFT) | |
1804 | #define PORT_PLL_N(x) ((x) << PORT_PLL_N_SHIFT) | |
dfb82408 S |
1805 | /* PORT_PLL_2_A */ |
1806 | #define PORT_PLL_M2_FRAC_MASK 0x3FFFFF | |
1807 | /* PORT_PLL_3_A */ | |
1808 | #define PORT_PLL_M2_FRAC_ENABLE (1 << 16) | |
1809 | /* PORT_PLL_6_A */ | |
1810 | #define PORT_PLL_PROP_COEFF_MASK 0xF | |
1811 | #define PORT_PLL_INT_COEFF_MASK (0x1F << 8) | |
1812 | #define PORT_PLL_INT_COEFF(x) ((x) << 8) | |
1813 | #define PORT_PLL_GAIN_CTL_MASK (0x07 << 16) | |
1814 | #define PORT_PLL_GAIN_CTL(x) ((x) << 16) | |
1815 | /* PORT_PLL_8_A */ | |
1816 | #define PORT_PLL_TARGET_CNT_MASK 0x3FF | |
b6dc71f3 | 1817 | /* PORT_PLL_9_A */ |
05712c15 ID |
1818 | #define PORT_PLL_LOCK_THRESHOLD_SHIFT 1 |
1819 | #define PORT_PLL_LOCK_THRESHOLD_MASK (0x7 << PORT_PLL_LOCK_THRESHOLD_SHIFT) | |
b6dc71f3 | 1820 | /* PORT_PLL_10_A */ |
5ee8ee86 | 1821 | #define PORT_PLL_DCO_AMP_OVR_EN_H (1 << 27) |
e6292556 | 1822 | #define PORT_PLL_DCO_AMP_DEFAULT 15 |
b6dc71f3 | 1823 | #define PORT_PLL_DCO_AMP_MASK 0x3c00 |
5ee8ee86 | 1824 | #define PORT_PLL_DCO_AMP(x) ((x) << 10) |
ed37892e ACO |
1825 | #define _PORT_PLL_BASE(phy, ch) _BXT_PHY_CH(phy, ch, \ |
1826 | _PORT_PLL_0_B, \ | |
1827 | _PORT_PLL_0_C) | |
1828 | #define BXT_PORT_PLL(phy, ch, idx) _MMIO(_PORT_PLL_BASE(phy, ch) + \ | |
1829 | (idx) * 4) | |
dfb82408 | 1830 | |
5c6706e5 VK |
1831 | /* BXT PHY common lane registers */ |
1832 | #define _PORT_CL1CM_DW0_A 0x162000 | |
1833 | #define _PORT_CL1CM_DW0_BC 0x6C000 | |
1834 | #define PHY_POWER_GOOD (1 << 16) | |
b61e7996 | 1835 | #define PHY_RESERVED (1 << 7) |
ed37892e | 1836 | #define BXT_PORT_CL1CM_DW0(phy) _BXT_PHY((phy), _PORT_CL1CM_DW0_BC) |
5c6706e5 | 1837 | |
d72e84cc MK |
1838 | #define _PORT_CL1CM_DW9_A 0x162024 |
1839 | #define _PORT_CL1CM_DW9_BC 0x6C024 | |
1840 | #define IREF0RC_OFFSET_SHIFT 8 | |
1841 | #define IREF0RC_OFFSET_MASK (0xFF << IREF0RC_OFFSET_SHIFT) | |
1842 | #define BXT_PORT_CL1CM_DW9(phy) _BXT_PHY((phy), _PORT_CL1CM_DW9_BC) | |
d8d4a512 | 1843 | |
d72e84cc MK |
1844 | #define _PORT_CL1CM_DW10_A 0x162028 |
1845 | #define _PORT_CL1CM_DW10_BC 0x6C028 | |
1846 | #define IREF1RC_OFFSET_SHIFT 8 | |
1847 | #define IREF1RC_OFFSET_MASK (0xFF << IREF1RC_OFFSET_SHIFT) | |
1848 | #define BXT_PORT_CL1CM_DW10(phy) _BXT_PHY((phy), _PORT_CL1CM_DW10_BC) | |
1849 | ||
1850 | #define _PORT_CL1CM_DW28_A 0x162070 | |
1851 | #define _PORT_CL1CM_DW28_BC 0x6C070 | |
1852 | #define OCL1_POWER_DOWN_EN (1 << 23) | |
1853 | #define DW28_OLDO_DYN_PWR_DOWN_EN (1 << 22) | |
1854 | #define SUS_CLK_CONFIG 0x3 | |
1855 | #define BXT_PORT_CL1CM_DW28(phy) _BXT_PHY((phy), _PORT_CL1CM_DW28_BC) | |
1856 | ||
1857 | #define _PORT_CL1CM_DW30_A 0x162078 | |
1858 | #define _PORT_CL1CM_DW30_BC 0x6C078 | |
1859 | #define OCL2_LDOFUSE_PWR_DIS (1 << 6) | |
1860 | #define BXT_PORT_CL1CM_DW30(phy) _BXT_PHY((phy), _PORT_CL1CM_DW30_BC) | |
1861 | ||
1862 | /* | |
1863 | * CNL/ICL Port/COMBO-PHY Registers | |
1864 | */ | |
4e53840f LDM |
1865 | #define _ICL_COMBOPHY_A 0x162000 |
1866 | #define _ICL_COMBOPHY_B 0x6C000 | |
0e933162 | 1867 | #define _EHL_COMBOPHY_C 0x160000 |
dc867bc7 | 1868 | #define _ICL_COMBOPHY(phy) _PICK(phy, _ICL_COMBOPHY_A, \ |
0e933162 MR |
1869 | _ICL_COMBOPHY_B, \ |
1870 | _EHL_COMBOPHY_C) | |
4e53840f | 1871 | |
d72e84cc | 1872 | /* CNL/ICL Port CL_DW registers */ |
dc867bc7 | 1873 | #define _ICL_PORT_CL_DW(dw, phy) (_ICL_COMBOPHY(phy) + \ |
4e53840f LDM |
1874 | 4 * (dw)) |
1875 | ||
1876 | #define CNL_PORT_CL1CM_DW5 _MMIO(0x162014) | |
dc867bc7 | 1877 | #define ICL_PORT_CL_DW5(phy) _MMIO(_ICL_PORT_CL_DW(5, phy)) |
d72e84cc MK |
1878 | #define CL_POWER_DOWN_ENABLE (1 << 4) |
1879 | #define SUS_CLOCK_CONFIG (3 << 0) | |
ad186f3f | 1880 | |
dc867bc7 | 1881 | #define ICL_PORT_CL_DW10(phy) _MMIO(_ICL_PORT_CL_DW(10, phy)) |
166869b3 MC |
1882 | #define PG_SEQ_DELAY_OVERRIDE_MASK (3 << 25) |
1883 | #define PG_SEQ_DELAY_OVERRIDE_SHIFT 25 | |
1884 | #define PG_SEQ_DELAY_OVERRIDE_ENABLE (1 << 24) | |
1885 | #define PWR_UP_ALL_LANES (0x0 << 4) | |
1886 | #define PWR_DOWN_LN_3_2_1 (0xe << 4) | |
1887 | #define PWR_DOWN_LN_3_2 (0xc << 4) | |
1888 | #define PWR_DOWN_LN_3 (0x8 << 4) | |
1889 | #define PWR_DOWN_LN_2_1_0 (0x7 << 4) | |
1890 | #define PWR_DOWN_LN_1_0 (0x3 << 4) | |
166869b3 MC |
1891 | #define PWR_DOWN_LN_3_1 (0xa << 4) |
1892 | #define PWR_DOWN_LN_3_1_0 (0xb << 4) | |
1893 | #define PWR_DOWN_LN_MASK (0xf << 4) | |
1894 | #define PWR_DOWN_LN_SHIFT 4 | |
1895 | ||
dc867bc7 | 1896 | #define ICL_PORT_CL_DW12(phy) _MMIO(_ICL_PORT_CL_DW(12, phy)) |
67ca07e7 | 1897 | #define ICL_LANE_ENABLE_AUX (1 << 0) |
67ca07e7 | 1898 | |
d72e84cc | 1899 | /* CNL/ICL Port COMP_DW registers */ |
4e53840f | 1900 | #define _ICL_PORT_COMP 0x100 |
dc867bc7 | 1901 | #define _ICL_PORT_COMP_DW(dw, phy) (_ICL_COMBOPHY(phy) + \ |
4e53840f LDM |
1902 | _ICL_PORT_COMP + 4 * (dw)) |
1903 | ||
d72e84cc | 1904 | #define CNL_PORT_COMP_DW0 _MMIO(0x162100) |
dc867bc7 | 1905 | #define ICL_PORT_COMP_DW0(phy) _MMIO(_ICL_PORT_COMP_DW(0, phy)) |
d72e84cc | 1906 | #define COMP_INIT (1 << 31) |
5c6706e5 | 1907 | |
d72e84cc | 1908 | #define CNL_PORT_COMP_DW1 _MMIO(0x162104) |
dc867bc7 | 1909 | #define ICL_PORT_COMP_DW1(phy) _MMIO(_ICL_PORT_COMP_DW(1, phy)) |
4e53840f | 1910 | |
d72e84cc | 1911 | #define CNL_PORT_COMP_DW3 _MMIO(0x16210c) |
dc867bc7 | 1912 | #define ICL_PORT_COMP_DW3(phy) _MMIO(_ICL_PORT_COMP_DW(3, phy)) |
d72e84cc MK |
1913 | #define PROCESS_INFO_DOT_0 (0 << 26) |
1914 | #define PROCESS_INFO_DOT_1 (1 << 26) | |
1915 | #define PROCESS_INFO_DOT_4 (2 << 26) | |
1916 | #define PROCESS_INFO_MASK (7 << 26) | |
1917 | #define PROCESS_INFO_SHIFT 26 | |
1918 | #define VOLTAGE_INFO_0_85V (0 << 24) | |
1919 | #define VOLTAGE_INFO_0_95V (1 << 24) | |
1920 | #define VOLTAGE_INFO_1_05V (2 << 24) | |
1921 | #define VOLTAGE_INFO_MASK (3 << 24) | |
1922 | #define VOLTAGE_INFO_SHIFT 24 | |
1923 | ||
dc867bc7 | 1924 | #define ICL_PORT_COMP_DW8(phy) _MMIO(_ICL_PORT_COMP_DW(8, phy)) |
4361ccac ID |
1925 | #define IREFGEN (1 << 24) |
1926 | ||
d72e84cc | 1927 | #define CNL_PORT_COMP_DW9 _MMIO(0x162124) |
dc867bc7 | 1928 | #define ICL_PORT_COMP_DW9(phy) _MMIO(_ICL_PORT_COMP_DW(9, phy)) |
d72e84cc MK |
1929 | |
1930 | #define CNL_PORT_COMP_DW10 _MMIO(0x162128) | |
dc867bc7 | 1931 | #define ICL_PORT_COMP_DW10(phy) _MMIO(_ICL_PORT_COMP_DW(10, phy)) |
5c6706e5 | 1932 | |
d72e84cc | 1933 | /* CNL/ICL Port PCS registers */ |
04416108 RV |
1934 | #define _CNL_PORT_PCS_DW1_GRP_AE 0x162304 |
1935 | #define _CNL_PORT_PCS_DW1_GRP_B 0x162384 | |
1936 | #define _CNL_PORT_PCS_DW1_GRP_C 0x162B04 | |
1937 | #define _CNL_PORT_PCS_DW1_GRP_D 0x162B84 | |
1938 | #define _CNL_PORT_PCS_DW1_GRP_F 0x162A04 | |
1939 | #define _CNL_PORT_PCS_DW1_LN0_AE 0x162404 | |
1940 | #define _CNL_PORT_PCS_DW1_LN0_B 0x162604 | |
1941 | #define _CNL_PORT_PCS_DW1_LN0_C 0x162C04 | |
1942 | #define _CNL_PORT_PCS_DW1_LN0_D 0x162E04 | |
1943 | #define _CNL_PORT_PCS_DW1_LN0_F 0x162804 | |
dc867bc7 | 1944 | #define CNL_PORT_PCS_DW1_GRP(phy) _MMIO(_PICK(phy, \ |
04416108 RV |
1945 | _CNL_PORT_PCS_DW1_GRP_AE, \ |
1946 | _CNL_PORT_PCS_DW1_GRP_B, \ | |
1947 | _CNL_PORT_PCS_DW1_GRP_C, \ | |
1948 | _CNL_PORT_PCS_DW1_GRP_D, \ | |
1949 | _CNL_PORT_PCS_DW1_GRP_AE, \ | |
da9cb11f | 1950 | _CNL_PORT_PCS_DW1_GRP_F)) |
dc867bc7 | 1951 | #define CNL_PORT_PCS_DW1_LN0(phy) _MMIO(_PICK(phy, \ |
04416108 RV |
1952 | _CNL_PORT_PCS_DW1_LN0_AE, \ |
1953 | _CNL_PORT_PCS_DW1_LN0_B, \ | |
1954 | _CNL_PORT_PCS_DW1_LN0_C, \ | |
1955 | _CNL_PORT_PCS_DW1_LN0_D, \ | |
1956 | _CNL_PORT_PCS_DW1_LN0_AE, \ | |
da9cb11f | 1957 | _CNL_PORT_PCS_DW1_LN0_F)) |
d61d1b3b | 1958 | |
4e53840f LDM |
1959 | #define _ICL_PORT_PCS_AUX 0x300 |
1960 | #define _ICL_PORT_PCS_GRP 0x600 | |
1961 | #define _ICL_PORT_PCS_LN(ln) (0x800 + (ln) * 0x100) | |
dc867bc7 | 1962 | #define _ICL_PORT_PCS_DW_AUX(dw, phy) (_ICL_COMBOPHY(phy) + \ |
4e53840f | 1963 | _ICL_PORT_PCS_AUX + 4 * (dw)) |
dc867bc7 | 1964 | #define _ICL_PORT_PCS_DW_GRP(dw, phy) (_ICL_COMBOPHY(phy) + \ |
4e53840f | 1965 | _ICL_PORT_PCS_GRP + 4 * (dw)) |
dc867bc7 | 1966 | #define _ICL_PORT_PCS_DW_LN(dw, ln, phy) (_ICL_COMBOPHY(phy) + \ |
4e53840f | 1967 | _ICL_PORT_PCS_LN(ln) + 4 * (dw)) |
dc867bc7 MR |
1968 | #define ICL_PORT_PCS_DW1_AUX(phy) _MMIO(_ICL_PORT_PCS_DW_AUX(1, phy)) |
1969 | #define ICL_PORT_PCS_DW1_GRP(phy) _MMIO(_ICL_PORT_PCS_DW_GRP(1, phy)) | |
1970 | #define ICL_PORT_PCS_DW1_LN0(phy) _MMIO(_ICL_PORT_PCS_DW_LN(1, 0, phy)) | |
04416108 | 1971 | #define COMMON_KEEPER_EN (1 << 26) |
6a7bafe8 VK |
1972 | #define LATENCY_OPTIM_MASK (0x3 << 2) |
1973 | #define LATENCY_OPTIM_VAL(x) ((x) << 2) | |
04416108 | 1974 | |
d72e84cc | 1975 | /* CNL/ICL Port TX registers */ |
4635b573 MK |
1976 | #define _CNL_PORT_TX_AE_GRP_OFFSET 0x162340 |
1977 | #define _CNL_PORT_TX_B_GRP_OFFSET 0x1623C0 | |
1978 | #define _CNL_PORT_TX_C_GRP_OFFSET 0x162B40 | |
1979 | #define _CNL_PORT_TX_D_GRP_OFFSET 0x162BC0 | |
1980 | #define _CNL_PORT_TX_F_GRP_OFFSET 0x162A40 | |
1981 | #define _CNL_PORT_TX_AE_LN0_OFFSET 0x162440 | |
1982 | #define _CNL_PORT_TX_B_LN0_OFFSET 0x162640 | |
1983 | #define _CNL_PORT_TX_C_LN0_OFFSET 0x162C40 | |
1984 | #define _CNL_PORT_TX_D_LN0_OFFSET 0x162E40 | |
1985 | #define _CNL_PORT_TX_F_LN0_OFFSET 0x162840 | |
b14c06ec | 1986 | #define _CNL_PORT_TX_DW_GRP(dw, port) (_PICK((port), \ |
4635b573 MK |
1987 | _CNL_PORT_TX_AE_GRP_OFFSET, \ |
1988 | _CNL_PORT_TX_B_GRP_OFFSET, \ | |
1989 | _CNL_PORT_TX_B_GRP_OFFSET, \ | |
1990 | _CNL_PORT_TX_D_GRP_OFFSET, \ | |
1991 | _CNL_PORT_TX_AE_GRP_OFFSET, \ | |
1992 | _CNL_PORT_TX_F_GRP_OFFSET) + \ | |
5ee8ee86 | 1993 | 4 * (dw)) |
b14c06ec | 1994 | #define _CNL_PORT_TX_DW_LN0(dw, port) (_PICK((port), \ |
4635b573 MK |
1995 | _CNL_PORT_TX_AE_LN0_OFFSET, \ |
1996 | _CNL_PORT_TX_B_LN0_OFFSET, \ | |
1997 | _CNL_PORT_TX_B_LN0_OFFSET, \ | |
1998 | _CNL_PORT_TX_D_LN0_OFFSET, \ | |
1999 | _CNL_PORT_TX_AE_LN0_OFFSET, \ | |
2000 | _CNL_PORT_TX_F_LN0_OFFSET) + \ | |
5ee8ee86 | 2001 | 4 * (dw)) |
4635b573 | 2002 | |
4e53840f LDM |
2003 | #define _ICL_PORT_TX_AUX 0x380 |
2004 | #define _ICL_PORT_TX_GRP 0x680 | |
2005 | #define _ICL_PORT_TX_LN(ln) (0x880 + (ln) * 0x100) | |
2006 | ||
dc867bc7 | 2007 | #define _ICL_PORT_TX_DW_AUX(dw, phy) (_ICL_COMBOPHY(phy) + \ |
4e53840f | 2008 | _ICL_PORT_TX_AUX + 4 * (dw)) |
dc867bc7 | 2009 | #define _ICL_PORT_TX_DW_GRP(dw, phy) (_ICL_COMBOPHY(phy) + \ |
4e53840f | 2010 | _ICL_PORT_TX_GRP + 4 * (dw)) |
dc867bc7 | 2011 | #define _ICL_PORT_TX_DW_LN(dw, ln, phy) (_ICL_COMBOPHY(phy) + \ |
4e53840f LDM |
2012 | _ICL_PORT_TX_LN(ln) + 4 * (dw)) |
2013 | ||
2014 | #define CNL_PORT_TX_DW2_GRP(port) _MMIO(_CNL_PORT_TX_DW_GRP(2, port)) | |
2015 | #define CNL_PORT_TX_DW2_LN0(port) _MMIO(_CNL_PORT_TX_DW_LN0(2, port)) | |
dc867bc7 MR |
2016 | #define ICL_PORT_TX_DW2_AUX(phy) _MMIO(_ICL_PORT_TX_DW_AUX(2, phy)) |
2017 | #define ICL_PORT_TX_DW2_GRP(phy) _MMIO(_ICL_PORT_TX_DW_GRP(2, phy)) | |
2018 | #define ICL_PORT_TX_DW2_LN0(phy) _MMIO(_ICL_PORT_TX_DW_LN(2, 0, phy)) | |
7487508e | 2019 | #define SWING_SEL_UPPER(x) (((x) >> 3) << 15) |
1f588aeb | 2020 | #define SWING_SEL_UPPER_MASK (1 << 15) |
7487508e | 2021 | #define SWING_SEL_LOWER(x) (((x) & 0x7) << 11) |
1f588aeb | 2022 | #define SWING_SEL_LOWER_MASK (0x7 << 11) |
d61d1b3b MC |
2023 | #define FRC_LATENCY_OPTIM_MASK (0x7 << 8) |
2024 | #define FRC_LATENCY_OPTIM_VAL(x) ((x) << 8) | |
04416108 | 2025 | #define RCOMP_SCALAR(x) ((x) << 0) |
1f588aeb | 2026 | #define RCOMP_SCALAR_MASK (0xFF << 0) |
04416108 | 2027 | |
04416108 RV |
2028 | #define _CNL_PORT_TX_DW4_LN0_AE 0x162450 |
2029 | #define _CNL_PORT_TX_DW4_LN1_AE 0x1624D0 | |
b14c06ec AS |
2030 | #define CNL_PORT_TX_DW4_GRP(port) _MMIO(_CNL_PORT_TX_DW_GRP(4, (port))) |
2031 | #define CNL_PORT_TX_DW4_LN0(port) _MMIO(_CNL_PORT_TX_DW_LN0(4, (port))) | |
9194e42a | 2032 | #define CNL_PORT_TX_DW4_LN(ln, port) _MMIO(_CNL_PORT_TX_DW_LN0(4, (port)) + \ |
9e8789ec | 2033 | ((ln) * (_CNL_PORT_TX_DW4_LN1_AE - \ |
4635b573 | 2034 | _CNL_PORT_TX_DW4_LN0_AE))) |
dc867bc7 MR |
2035 | #define ICL_PORT_TX_DW4_AUX(phy) _MMIO(_ICL_PORT_TX_DW_AUX(4, phy)) |
2036 | #define ICL_PORT_TX_DW4_GRP(phy) _MMIO(_ICL_PORT_TX_DW_GRP(4, phy)) | |
2037 | #define ICL_PORT_TX_DW4_LN0(phy) _MMIO(_ICL_PORT_TX_DW_LN(4, 0, phy)) | |
2038 | #define ICL_PORT_TX_DW4_LN(ln, phy) _MMIO(_ICL_PORT_TX_DW_LN(4, ln, phy)) | |
04416108 RV |
2039 | #define LOADGEN_SELECT (1 << 31) |
2040 | #define POST_CURSOR_1(x) ((x) << 12) | |
1f588aeb | 2041 | #define POST_CURSOR_1_MASK (0x3F << 12) |
04416108 | 2042 | #define POST_CURSOR_2(x) ((x) << 6) |
1f588aeb | 2043 | #define POST_CURSOR_2_MASK (0x3F << 6) |
04416108 | 2044 | #define CURSOR_COEFF(x) ((x) << 0) |
fcace3b9 | 2045 | #define CURSOR_COEFF_MASK (0x3F << 0) |
04416108 | 2046 | |
4e53840f LDM |
2047 | #define CNL_PORT_TX_DW5_GRP(port) _MMIO(_CNL_PORT_TX_DW_GRP(5, port)) |
2048 | #define CNL_PORT_TX_DW5_LN0(port) _MMIO(_CNL_PORT_TX_DW_LN0(5, port)) | |
dc867bc7 MR |
2049 | #define ICL_PORT_TX_DW5_AUX(phy) _MMIO(_ICL_PORT_TX_DW_AUX(5, phy)) |
2050 | #define ICL_PORT_TX_DW5_GRP(phy) _MMIO(_ICL_PORT_TX_DW_GRP(5, phy)) | |
2051 | #define ICL_PORT_TX_DW5_LN0(phy) _MMIO(_ICL_PORT_TX_DW_LN(5, 0, phy)) | |
04416108 | 2052 | #define TX_TRAINING_EN (1 << 31) |
5bb975de | 2053 | #define TAP2_DISABLE (1 << 30) |
04416108 RV |
2054 | #define TAP3_DISABLE (1 << 29) |
2055 | #define SCALING_MODE_SEL(x) ((x) << 18) | |
1f588aeb | 2056 | #define SCALING_MODE_SEL_MASK (0x7 << 18) |
04416108 | 2057 | #define RTERM_SELECT(x) ((x) << 3) |
1f588aeb | 2058 | #define RTERM_SELECT_MASK (0x7 << 3) |
04416108 | 2059 | |
b14c06ec AS |
2060 | #define CNL_PORT_TX_DW7_GRP(port) _MMIO(_CNL_PORT_TX_DW_GRP(7, (port))) |
2061 | #define CNL_PORT_TX_DW7_LN0(port) _MMIO(_CNL_PORT_TX_DW_LN0(7, (port))) | |
dc867bc7 MR |
2062 | #define ICL_PORT_TX_DW7_AUX(phy) _MMIO(_ICL_PORT_TX_DW_AUX(7, phy)) |
2063 | #define ICL_PORT_TX_DW7_GRP(phy) _MMIO(_ICL_PORT_TX_DW_GRP(7, phy)) | |
2064 | #define ICL_PORT_TX_DW7_LN0(phy) _MMIO(_ICL_PORT_TX_DW_LN(7, 0, phy)) | |
2065 | #define ICL_PORT_TX_DW7_LN(ln, phy) _MMIO(_ICL_PORT_TX_DW_LN(7, ln, phy)) | |
04416108 | 2066 | #define N_SCALAR(x) ((x) << 24) |
1f588aeb | 2067 | #define N_SCALAR_MASK (0x7F << 24) |
04416108 | 2068 | |
683d672c JRS |
2069 | #define _ICL_DPHY_CHKN_REG 0x194 |
2070 | #define ICL_DPHY_CHKN(port) _MMIO(_ICL_COMBOPHY(port) + _ICL_DPHY_CHKN_REG) | |
2071 | #define ICL_DPHY_CHKN_AFE_OVER_PPI_STRAP REG_BIT(7) | |
2072 | ||
f21e8b80 JRS |
2073 | #define MG_PHY_PORT_LN(ln, tc_port, ln0p1, ln0p2, ln1p1) \ |
2074 | _MMIO(_PORT(tc_port, ln0p1, ln0p2) + (ln) * ((ln1p1) - (ln0p1))) | |
c92f47b5 | 2075 | |
a38bb309 MN |
2076 | #define MG_TX_LINK_PARAMS_TX1LN0_PORT1 0x16812C |
2077 | #define MG_TX_LINK_PARAMS_TX1LN1_PORT1 0x16852C | |
2078 | #define MG_TX_LINK_PARAMS_TX1LN0_PORT2 0x16912C | |
2079 | #define MG_TX_LINK_PARAMS_TX1LN1_PORT2 0x16952C | |
2080 | #define MG_TX_LINK_PARAMS_TX1LN0_PORT3 0x16A12C | |
2081 | #define MG_TX_LINK_PARAMS_TX1LN1_PORT3 0x16A52C | |
2082 | #define MG_TX_LINK_PARAMS_TX1LN0_PORT4 0x16B12C | |
2083 | #define MG_TX_LINK_PARAMS_TX1LN1_PORT4 0x16B52C | |
f21e8b80 JRS |
2084 | #define MG_TX1_LINK_PARAMS(ln, tc_port) \ |
2085 | MG_PHY_PORT_LN(ln, tc_port, MG_TX_LINK_PARAMS_TX1LN0_PORT1, \ | |
2086 | MG_TX_LINK_PARAMS_TX1LN0_PORT2, \ | |
2087 | MG_TX_LINK_PARAMS_TX1LN1_PORT1) | |
a38bb309 MN |
2088 | |
2089 | #define MG_TX_LINK_PARAMS_TX2LN0_PORT1 0x1680AC | |
2090 | #define MG_TX_LINK_PARAMS_TX2LN1_PORT1 0x1684AC | |
2091 | #define MG_TX_LINK_PARAMS_TX2LN0_PORT2 0x1690AC | |
2092 | #define MG_TX_LINK_PARAMS_TX2LN1_PORT2 0x1694AC | |
2093 | #define MG_TX_LINK_PARAMS_TX2LN0_PORT3 0x16A0AC | |
2094 | #define MG_TX_LINK_PARAMS_TX2LN1_PORT3 0x16A4AC | |
2095 | #define MG_TX_LINK_PARAMS_TX2LN0_PORT4 0x16B0AC | |
2096 | #define MG_TX_LINK_PARAMS_TX2LN1_PORT4 0x16B4AC | |
f21e8b80 JRS |
2097 | #define MG_TX2_LINK_PARAMS(ln, tc_port) \ |
2098 | MG_PHY_PORT_LN(ln, tc_port, MG_TX_LINK_PARAMS_TX2LN0_PORT1, \ | |
2099 | MG_TX_LINK_PARAMS_TX2LN0_PORT2, \ | |
2100 | MG_TX_LINK_PARAMS_TX2LN1_PORT1) | |
a38bb309 MN |
2101 | #define CRI_USE_FS32 (1 << 5) |
2102 | ||
2103 | #define MG_TX_PISO_READLOAD_TX1LN0_PORT1 0x16814C | |
2104 | #define MG_TX_PISO_READLOAD_TX1LN1_PORT1 0x16854C | |
2105 | #define MG_TX_PISO_READLOAD_TX1LN0_PORT2 0x16914C | |
2106 | #define MG_TX_PISO_READLOAD_TX1LN1_PORT2 0x16954C | |
2107 | #define MG_TX_PISO_READLOAD_TX1LN0_PORT3 0x16A14C | |
2108 | #define MG_TX_PISO_READLOAD_TX1LN1_PORT3 0x16A54C | |
2109 | #define MG_TX_PISO_READLOAD_TX1LN0_PORT4 0x16B14C | |
2110 | #define MG_TX_PISO_READLOAD_TX1LN1_PORT4 0x16B54C | |
f21e8b80 JRS |
2111 | #define MG_TX1_PISO_READLOAD(ln, tc_port) \ |
2112 | MG_PHY_PORT_LN(ln, tc_port, MG_TX_PISO_READLOAD_TX1LN0_PORT1, \ | |
2113 | MG_TX_PISO_READLOAD_TX1LN0_PORT2, \ | |
2114 | MG_TX_PISO_READLOAD_TX1LN1_PORT1) | |
a38bb309 MN |
2115 | |
2116 | #define MG_TX_PISO_READLOAD_TX2LN0_PORT1 0x1680CC | |
2117 | #define MG_TX_PISO_READLOAD_TX2LN1_PORT1 0x1684CC | |
2118 | #define MG_TX_PISO_READLOAD_TX2LN0_PORT2 0x1690CC | |
2119 | #define MG_TX_PISO_READLOAD_TX2LN1_PORT2 0x1694CC | |
2120 | #define MG_TX_PISO_READLOAD_TX2LN0_PORT3 0x16A0CC | |
2121 | #define MG_TX_PISO_READLOAD_TX2LN1_PORT3 0x16A4CC | |
2122 | #define MG_TX_PISO_READLOAD_TX2LN0_PORT4 0x16B0CC | |
2123 | #define MG_TX_PISO_READLOAD_TX2LN1_PORT4 0x16B4CC | |
f21e8b80 JRS |
2124 | #define MG_TX2_PISO_READLOAD(ln, tc_port) \ |
2125 | MG_PHY_PORT_LN(ln, tc_port, MG_TX_PISO_READLOAD_TX2LN0_PORT1, \ | |
2126 | MG_TX_PISO_READLOAD_TX2LN0_PORT2, \ | |
2127 | MG_TX_PISO_READLOAD_TX2LN1_PORT1) | |
a38bb309 MN |
2128 | #define CRI_CALCINIT (1 << 1) |
2129 | ||
2130 | #define MG_TX_SWINGCTRL_TX1LN0_PORT1 0x168148 | |
2131 | #define MG_TX_SWINGCTRL_TX1LN1_PORT1 0x168548 | |
2132 | #define MG_TX_SWINGCTRL_TX1LN0_PORT2 0x169148 | |
2133 | #define MG_TX_SWINGCTRL_TX1LN1_PORT2 0x169548 | |
2134 | #define MG_TX_SWINGCTRL_TX1LN0_PORT3 0x16A148 | |
2135 | #define MG_TX_SWINGCTRL_TX1LN1_PORT3 0x16A548 | |
2136 | #define MG_TX_SWINGCTRL_TX1LN0_PORT4 0x16B148 | |
2137 | #define MG_TX_SWINGCTRL_TX1LN1_PORT4 0x16B548 | |
f21e8b80 JRS |
2138 | #define MG_TX1_SWINGCTRL(ln, tc_port) \ |
2139 | MG_PHY_PORT_LN(ln, tc_port, MG_TX_SWINGCTRL_TX1LN0_PORT1, \ | |
2140 | MG_TX_SWINGCTRL_TX1LN0_PORT2, \ | |
2141 | MG_TX_SWINGCTRL_TX1LN1_PORT1) | |
a38bb309 MN |
2142 | |
2143 | #define MG_TX_SWINGCTRL_TX2LN0_PORT1 0x1680C8 | |
2144 | #define MG_TX_SWINGCTRL_TX2LN1_PORT1 0x1684C8 | |
2145 | #define MG_TX_SWINGCTRL_TX2LN0_PORT2 0x1690C8 | |
2146 | #define MG_TX_SWINGCTRL_TX2LN1_PORT2 0x1694C8 | |
2147 | #define MG_TX_SWINGCTRL_TX2LN0_PORT3 0x16A0C8 | |
2148 | #define MG_TX_SWINGCTRL_TX2LN1_PORT3 0x16A4C8 | |
2149 | #define MG_TX_SWINGCTRL_TX2LN0_PORT4 0x16B0C8 | |
2150 | #define MG_TX_SWINGCTRL_TX2LN1_PORT4 0x16B4C8 | |
f21e8b80 JRS |
2151 | #define MG_TX2_SWINGCTRL(ln, tc_port) \ |
2152 | MG_PHY_PORT_LN(ln, tc_port, MG_TX_SWINGCTRL_TX2LN0_PORT1, \ | |
2153 | MG_TX_SWINGCTRL_TX2LN0_PORT2, \ | |
2154 | MG_TX_SWINGCTRL_TX2LN1_PORT1) | |
a38bb309 MN |
2155 | #define CRI_TXDEEMPH_OVERRIDE_17_12(x) ((x) << 0) |
2156 | #define CRI_TXDEEMPH_OVERRIDE_17_12_MASK (0x3F << 0) | |
2157 | ||
2158 | #define MG_TX_DRVCTRL_TX1LN0_TXPORT1 0x168144 | |
2159 | #define MG_TX_DRVCTRL_TX1LN1_TXPORT1 0x168544 | |
2160 | #define MG_TX_DRVCTRL_TX1LN0_TXPORT2 0x169144 | |
2161 | #define MG_TX_DRVCTRL_TX1LN1_TXPORT2 0x169544 | |
2162 | #define MG_TX_DRVCTRL_TX1LN0_TXPORT3 0x16A144 | |
2163 | #define MG_TX_DRVCTRL_TX1LN1_TXPORT3 0x16A544 | |
2164 | #define MG_TX_DRVCTRL_TX1LN0_TXPORT4 0x16B144 | |
2165 | #define MG_TX_DRVCTRL_TX1LN1_TXPORT4 0x16B544 | |
f21e8b80 JRS |
2166 | #define MG_TX1_DRVCTRL(ln, tc_port) \ |
2167 | MG_PHY_PORT_LN(ln, tc_port, MG_TX_DRVCTRL_TX1LN0_TXPORT1, \ | |
2168 | MG_TX_DRVCTRL_TX1LN0_TXPORT2, \ | |
2169 | MG_TX_DRVCTRL_TX1LN1_TXPORT1) | |
a38bb309 MN |
2170 | |
2171 | #define MG_TX_DRVCTRL_TX2LN0_PORT1 0x1680C4 | |
2172 | #define MG_TX_DRVCTRL_TX2LN1_PORT1 0x1684C4 | |
2173 | #define MG_TX_DRVCTRL_TX2LN0_PORT2 0x1690C4 | |
2174 | #define MG_TX_DRVCTRL_TX2LN1_PORT2 0x1694C4 | |
2175 | #define MG_TX_DRVCTRL_TX2LN0_PORT3 0x16A0C4 | |
2176 | #define MG_TX_DRVCTRL_TX2LN1_PORT3 0x16A4C4 | |
2177 | #define MG_TX_DRVCTRL_TX2LN0_PORT4 0x16B0C4 | |
2178 | #define MG_TX_DRVCTRL_TX2LN1_PORT4 0x16B4C4 | |
f21e8b80 JRS |
2179 | #define MG_TX2_DRVCTRL(ln, tc_port) \ |
2180 | MG_PHY_PORT_LN(ln, tc_port, MG_TX_DRVCTRL_TX2LN0_PORT1, \ | |
2181 | MG_TX_DRVCTRL_TX2LN0_PORT2, \ | |
2182 | MG_TX_DRVCTRL_TX2LN1_PORT1) | |
a38bb309 MN |
2183 | #define CRI_TXDEEMPH_OVERRIDE_11_6(x) ((x) << 24) |
2184 | #define CRI_TXDEEMPH_OVERRIDE_11_6_MASK (0x3F << 24) | |
2185 | #define CRI_TXDEEMPH_OVERRIDE_EN (1 << 22) | |
2186 | #define CRI_TXDEEMPH_OVERRIDE_5_0(x) ((x) << 16) | |
2187 | #define CRI_TXDEEMPH_OVERRIDE_5_0_MASK (0x3F << 16) | |
2188 | #define CRI_LOADGEN_SEL(x) ((x) << 12) | |
2189 | #define CRI_LOADGEN_SEL_MASK (0x3 << 12) | |
2190 | ||
2191 | #define MG_CLKHUB_LN0_PORT1 0x16839C | |
2192 | #define MG_CLKHUB_LN1_PORT1 0x16879C | |
2193 | #define MG_CLKHUB_LN0_PORT2 0x16939C | |
2194 | #define MG_CLKHUB_LN1_PORT2 0x16979C | |
2195 | #define MG_CLKHUB_LN0_PORT3 0x16A39C | |
2196 | #define MG_CLKHUB_LN1_PORT3 0x16A79C | |
2197 | #define MG_CLKHUB_LN0_PORT4 0x16B39C | |
2198 | #define MG_CLKHUB_LN1_PORT4 0x16B79C | |
f21e8b80 JRS |
2199 | #define MG_CLKHUB(ln, tc_port) \ |
2200 | MG_PHY_PORT_LN(ln, tc_port, MG_CLKHUB_LN0_PORT1, \ | |
2201 | MG_CLKHUB_LN0_PORT2, \ | |
2202 | MG_CLKHUB_LN1_PORT1) | |
a38bb309 MN |
2203 | #define CFG_LOW_RATE_LKREN_EN (1 << 11) |
2204 | ||
2205 | #define MG_TX_DCC_TX1LN0_PORT1 0x168110 | |
2206 | #define MG_TX_DCC_TX1LN1_PORT1 0x168510 | |
2207 | #define MG_TX_DCC_TX1LN0_PORT2 0x169110 | |
2208 | #define MG_TX_DCC_TX1LN1_PORT2 0x169510 | |
2209 | #define MG_TX_DCC_TX1LN0_PORT3 0x16A110 | |
2210 | #define MG_TX_DCC_TX1LN1_PORT3 0x16A510 | |
2211 | #define MG_TX_DCC_TX1LN0_PORT4 0x16B110 | |
2212 | #define MG_TX_DCC_TX1LN1_PORT4 0x16B510 | |
f21e8b80 JRS |
2213 | #define MG_TX1_DCC(ln, tc_port) \ |
2214 | MG_PHY_PORT_LN(ln, tc_port, MG_TX_DCC_TX1LN0_PORT1, \ | |
2215 | MG_TX_DCC_TX1LN0_PORT2, \ | |
2216 | MG_TX_DCC_TX1LN1_PORT1) | |
a38bb309 MN |
2217 | #define MG_TX_DCC_TX2LN0_PORT1 0x168090 |
2218 | #define MG_TX_DCC_TX2LN1_PORT1 0x168490 | |
2219 | #define MG_TX_DCC_TX2LN0_PORT2 0x169090 | |
2220 | #define MG_TX_DCC_TX2LN1_PORT2 0x169490 | |
2221 | #define MG_TX_DCC_TX2LN0_PORT3 0x16A090 | |
2222 | #define MG_TX_DCC_TX2LN1_PORT3 0x16A490 | |
2223 | #define MG_TX_DCC_TX2LN0_PORT4 0x16B090 | |
2224 | #define MG_TX_DCC_TX2LN1_PORT4 0x16B490 | |
f21e8b80 JRS |
2225 | #define MG_TX2_DCC(ln, tc_port) \ |
2226 | MG_PHY_PORT_LN(ln, tc_port, MG_TX_DCC_TX2LN0_PORT1, \ | |
2227 | MG_TX_DCC_TX2LN0_PORT2, \ | |
2228 | MG_TX_DCC_TX2LN1_PORT1) | |
a38bb309 MN |
2229 | #define CFG_AMI_CK_DIV_OVERRIDE_VAL(x) ((x) << 25) |
2230 | #define CFG_AMI_CK_DIV_OVERRIDE_VAL_MASK (0x3 << 25) | |
2231 | #define CFG_AMI_CK_DIV_OVERRIDE_EN (1 << 24) | |
c92f47b5 | 2232 | |
340a44be PZ |
2233 | #define MG_DP_MODE_LN0_ACU_PORT1 0x1683A0 |
2234 | #define MG_DP_MODE_LN1_ACU_PORT1 0x1687A0 | |
2235 | #define MG_DP_MODE_LN0_ACU_PORT2 0x1693A0 | |
2236 | #define MG_DP_MODE_LN1_ACU_PORT2 0x1697A0 | |
2237 | #define MG_DP_MODE_LN0_ACU_PORT3 0x16A3A0 | |
2238 | #define MG_DP_MODE_LN1_ACU_PORT3 0x16A7A0 | |
2239 | #define MG_DP_MODE_LN0_ACU_PORT4 0x16B3A0 | |
2240 | #define MG_DP_MODE_LN1_ACU_PORT4 0x16B7A0 | |
f21e8b80 JRS |
2241 | #define MG_DP_MODE(ln, tc_port) \ |
2242 | MG_PHY_PORT_LN(ln, tc_port, MG_DP_MODE_LN0_ACU_PORT1, \ | |
2243 | MG_DP_MODE_LN0_ACU_PORT2, \ | |
2244 | MG_DP_MODE_LN1_ACU_PORT1) | |
340a44be PZ |
2245 | #define MG_DP_MODE_CFG_DP_X2_MODE (1 << 7) |
2246 | #define MG_DP_MODE_CFG_DP_X1_MODE (1 << 6) | |
bc334d91 PZ |
2247 | #define MG_DP_MODE_CFG_TR2PWR_GATING (1 << 5) |
2248 | #define MG_DP_MODE_CFG_TRPWR_GATING (1 << 4) | |
2249 | #define MG_DP_MODE_CFG_CLNPWR_GATING (1 << 3) | |
2250 | #define MG_DP_MODE_CFG_DIGPWR_GATING (1 << 2) | |
2251 | #define MG_DP_MODE_CFG_GAONPWR_GATING (1 << 1) | |
2252 | ||
2253 | #define MG_MISC_SUS0_PORT1 0x168814 | |
2254 | #define MG_MISC_SUS0_PORT2 0x169814 | |
2255 | #define MG_MISC_SUS0_PORT3 0x16A814 | |
2256 | #define MG_MISC_SUS0_PORT4 0x16B814 | |
2257 | #define MG_MISC_SUS0(tc_port) \ | |
2258 | _MMIO(_PORT(tc_port, MG_MISC_SUS0_PORT1, MG_MISC_SUS0_PORT2)) | |
2259 | #define MG_MISC_SUS0_SUSCLK_DYNCLKGATE_MODE_MASK (3 << 14) | |
2260 | #define MG_MISC_SUS0_SUSCLK_DYNCLKGATE_MODE(x) ((x) << 14) | |
2261 | #define MG_MISC_SUS0_CFG_TR2PWR_GATING (1 << 12) | |
2262 | #define MG_MISC_SUS0_CFG_CL2PWR_GATING (1 << 11) | |
2263 | #define MG_MISC_SUS0_CFG_GAONPWR_GATING (1 << 10) | |
2264 | #define MG_MISC_SUS0_CFG_TRPWR_GATING (1 << 7) | |
2265 | #define MG_MISC_SUS0_CFG_CL1PWR_GATING (1 << 6) | |
2266 | #define MG_MISC_SUS0_CFG_DGPWR_GATING (1 << 5) | |
340a44be | 2267 | |
842d4166 ACO |
2268 | /* The spec defines this only for BXT PHY0, but lets assume that this |
2269 | * would exist for PHY1 too if it had a second channel. | |
2270 | */ | |
2271 | #define _PORT_CL2CM_DW6_A 0x162358 | |
2272 | #define _PORT_CL2CM_DW6_BC 0x6C358 | |
ed37892e | 2273 | #define BXT_PORT_CL2CM_DW6(phy) _BXT_PHY((phy), _PORT_CL2CM_DW6_BC) |
5c6706e5 VK |
2274 | #define DW6_OLDO_DYN_PWR_DOWN_EN (1 << 28) |
2275 | ||
a6576a8d | 2276 | #define FIA1_BASE 0x163000 |
0caf6257 AS |
2277 | #define FIA2_BASE 0x16E000 |
2278 | #define FIA3_BASE 0x16F000 | |
2279 | #define _FIA(fia) _PICK((fia), FIA1_BASE, FIA2_BASE, FIA3_BASE) | |
2280 | #define _MMIO_FIA(fia, off) _MMIO(_FIA(fia) + (off)) | |
a6576a8d | 2281 | |
a2bc69a1 | 2282 | /* ICL PHY DFLEX registers */ |
31d9ae9d JRS |
2283 | #define PORT_TX_DFLEXDPMLE1(fia) _MMIO_FIA((fia), 0x008C0) |
2284 | #define DFLEXDPMLE1_DPMLETC_MASK(idx) (0xf << (4 * (idx))) | |
2285 | #define DFLEXDPMLE1_DPMLETC_ML0(idx) (1 << (4 * (idx))) | |
2286 | #define DFLEXDPMLE1_DPMLETC_ML1_0(idx) (3 << (4 * (idx))) | |
2287 | #define DFLEXDPMLE1_DPMLETC_ML3(idx) (8 << (4 * (idx))) | |
2288 | #define DFLEXDPMLE1_DPMLETC_ML3_2(idx) (12 << (4 * (idx))) | |
2289 | #define DFLEXDPMLE1_DPMLETC_ML3_0(idx) (15 << (4 * (idx))) | |
a2bc69a1 | 2290 | |
5c6706e5 VK |
2291 | /* BXT PHY Ref registers */ |
2292 | #define _PORT_REF_DW3_A 0x16218C | |
2293 | #define _PORT_REF_DW3_BC 0x6C18C | |
2294 | #define GRC_DONE (1 << 22) | |
ed37892e | 2295 | #define BXT_PORT_REF_DW3(phy) _BXT_PHY((phy), _PORT_REF_DW3_BC) |
5c6706e5 VK |
2296 | |
2297 | #define _PORT_REF_DW6_A 0x162198 | |
2298 | #define _PORT_REF_DW6_BC 0x6C198 | |
d1e082ff ID |
2299 | #define GRC_CODE_SHIFT 24 |
2300 | #define GRC_CODE_MASK (0xFF << GRC_CODE_SHIFT) | |
5c6706e5 | 2301 | #define GRC_CODE_FAST_SHIFT 16 |
d1e082ff | 2302 | #define GRC_CODE_FAST_MASK (0xFF << GRC_CODE_FAST_SHIFT) |
5c6706e5 VK |
2303 | #define GRC_CODE_SLOW_SHIFT 8 |
2304 | #define GRC_CODE_SLOW_MASK (0xFF << GRC_CODE_SLOW_SHIFT) | |
2305 | #define GRC_CODE_NOM_MASK 0xFF | |
ed37892e | 2306 | #define BXT_PORT_REF_DW6(phy) _BXT_PHY((phy), _PORT_REF_DW6_BC) |
5c6706e5 VK |
2307 | |
2308 | #define _PORT_REF_DW8_A 0x1621A0 | |
2309 | #define _PORT_REF_DW8_BC 0x6C1A0 | |
2310 | #define GRC_DIS (1 << 15) | |
2311 | #define GRC_RDY_OVRD (1 << 1) | |
ed37892e | 2312 | #define BXT_PORT_REF_DW8(phy) _BXT_PHY((phy), _PORT_REF_DW8_BC) |
5c6706e5 | 2313 | |
dfb82408 | 2314 | /* BXT PHY PCS registers */ |
96fb9f9b VK |
2315 | #define _PORT_PCS_DW10_LN01_A 0x162428 |
2316 | #define _PORT_PCS_DW10_LN01_B 0x6C428 | |
2317 | #define _PORT_PCS_DW10_LN01_C 0x6C828 | |
2318 | #define _PORT_PCS_DW10_GRP_A 0x162C28 | |
2319 | #define _PORT_PCS_DW10_GRP_B 0x6CC28 | |
2320 | #define _PORT_PCS_DW10_GRP_C 0x6CE28 | |
ed37892e ACO |
2321 | #define BXT_PORT_PCS_DW10_LN01(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ |
2322 | _PORT_PCS_DW10_LN01_B, \ | |
2323 | _PORT_PCS_DW10_LN01_C) | |
2324 | #define BXT_PORT_PCS_DW10_GRP(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ | |
2325 | _PORT_PCS_DW10_GRP_B, \ | |
2326 | _PORT_PCS_DW10_GRP_C) | |
2327 | ||
96fb9f9b VK |
2328 | #define TX2_SWING_CALC_INIT (1 << 31) |
2329 | #define TX1_SWING_CALC_INIT (1 << 30) | |
2330 | ||
dfb82408 S |
2331 | #define _PORT_PCS_DW12_LN01_A 0x162430 |
2332 | #define _PORT_PCS_DW12_LN01_B 0x6C430 | |
2333 | #define _PORT_PCS_DW12_LN01_C 0x6C830 | |
2334 | #define _PORT_PCS_DW12_LN23_A 0x162630 | |
2335 | #define _PORT_PCS_DW12_LN23_B 0x6C630 | |
2336 | #define _PORT_PCS_DW12_LN23_C 0x6CA30 | |
2337 | #define _PORT_PCS_DW12_GRP_A 0x162c30 | |
2338 | #define _PORT_PCS_DW12_GRP_B 0x6CC30 | |
2339 | #define _PORT_PCS_DW12_GRP_C 0x6CE30 | |
2340 | #define LANESTAGGER_STRAP_OVRD (1 << 6) | |
2341 | #define LANE_STAGGER_MASK 0x1F | |
ed37892e ACO |
2342 | #define BXT_PORT_PCS_DW12_LN01(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ |
2343 | _PORT_PCS_DW12_LN01_B, \ | |
2344 | _PORT_PCS_DW12_LN01_C) | |
2345 | #define BXT_PORT_PCS_DW12_LN23(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ | |
2346 | _PORT_PCS_DW12_LN23_B, \ | |
2347 | _PORT_PCS_DW12_LN23_C) | |
2348 | #define BXT_PORT_PCS_DW12_GRP(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ | |
2349 | _PORT_PCS_DW12_GRP_B, \ | |
2350 | _PORT_PCS_DW12_GRP_C) | |
dfb82408 | 2351 | |
5c6706e5 VK |
2352 | /* BXT PHY TX registers */ |
2353 | #define _BXT_LANE_OFFSET(lane) (((lane) >> 1) * 0x200 + \ | |
2354 | ((lane) & 1) * 0x80) | |
2355 | ||
96fb9f9b VK |
2356 | #define _PORT_TX_DW2_LN0_A 0x162508 |
2357 | #define _PORT_TX_DW2_LN0_B 0x6C508 | |
2358 | #define _PORT_TX_DW2_LN0_C 0x6C908 | |
2359 | #define _PORT_TX_DW2_GRP_A 0x162D08 | |
2360 | #define _PORT_TX_DW2_GRP_B 0x6CD08 | |
2361 | #define _PORT_TX_DW2_GRP_C 0x6CF08 | |
ed37892e ACO |
2362 | #define BXT_PORT_TX_DW2_LN0(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ |
2363 | _PORT_TX_DW2_LN0_B, \ | |
2364 | _PORT_TX_DW2_LN0_C) | |
2365 | #define BXT_PORT_TX_DW2_GRP(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ | |
2366 | _PORT_TX_DW2_GRP_B, \ | |
2367 | _PORT_TX_DW2_GRP_C) | |
96fb9f9b VK |
2368 | #define MARGIN_000_SHIFT 16 |
2369 | #define MARGIN_000 (0xFF << MARGIN_000_SHIFT) | |
2370 | #define UNIQ_TRANS_SCALE_SHIFT 8 | |
2371 | #define UNIQ_TRANS_SCALE (0xFF << UNIQ_TRANS_SCALE_SHIFT) | |
2372 | ||
2373 | #define _PORT_TX_DW3_LN0_A 0x16250C | |
2374 | #define _PORT_TX_DW3_LN0_B 0x6C50C | |
2375 | #define _PORT_TX_DW3_LN0_C 0x6C90C | |
2376 | #define _PORT_TX_DW3_GRP_A 0x162D0C | |
2377 | #define _PORT_TX_DW3_GRP_B 0x6CD0C | |
2378 | #define _PORT_TX_DW3_GRP_C 0x6CF0C | |
ed37892e ACO |
2379 | #define BXT_PORT_TX_DW3_LN0(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ |
2380 | _PORT_TX_DW3_LN0_B, \ | |
2381 | _PORT_TX_DW3_LN0_C) | |
2382 | #define BXT_PORT_TX_DW3_GRP(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ | |
2383 | _PORT_TX_DW3_GRP_B, \ | |
2384 | _PORT_TX_DW3_GRP_C) | |
9c58a049 SJ |
2385 | #define SCALE_DCOMP_METHOD (1 << 26) |
2386 | #define UNIQUE_TRANGE_EN_METHOD (1 << 27) | |
96fb9f9b VK |
2387 | |
2388 | #define _PORT_TX_DW4_LN0_A 0x162510 | |
2389 | #define _PORT_TX_DW4_LN0_B 0x6C510 | |
2390 | #define _PORT_TX_DW4_LN0_C 0x6C910 | |
2391 | #define _PORT_TX_DW4_GRP_A 0x162D10 | |
2392 | #define _PORT_TX_DW4_GRP_B 0x6CD10 | |
2393 | #define _PORT_TX_DW4_GRP_C 0x6CF10 | |
ed37892e ACO |
2394 | #define BXT_PORT_TX_DW4_LN0(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ |
2395 | _PORT_TX_DW4_LN0_B, \ | |
2396 | _PORT_TX_DW4_LN0_C) | |
2397 | #define BXT_PORT_TX_DW4_GRP(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ | |
2398 | _PORT_TX_DW4_GRP_B, \ | |
2399 | _PORT_TX_DW4_GRP_C) | |
96fb9f9b VK |
2400 | #define DEEMPH_SHIFT 24 |
2401 | #define DE_EMPHASIS (0xFF << DEEMPH_SHIFT) | |
2402 | ||
51b3ee35 ACO |
2403 | #define _PORT_TX_DW5_LN0_A 0x162514 |
2404 | #define _PORT_TX_DW5_LN0_B 0x6C514 | |
2405 | #define _PORT_TX_DW5_LN0_C 0x6C914 | |
2406 | #define _PORT_TX_DW5_GRP_A 0x162D14 | |
2407 | #define _PORT_TX_DW5_GRP_B 0x6CD14 | |
2408 | #define _PORT_TX_DW5_GRP_C 0x6CF14 | |
2409 | #define BXT_PORT_TX_DW5_LN0(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ | |
2410 | _PORT_TX_DW5_LN0_B, \ | |
2411 | _PORT_TX_DW5_LN0_C) | |
2412 | #define BXT_PORT_TX_DW5_GRP(phy, ch) _MMIO_BXT_PHY_CH(phy, ch, \ | |
2413 | _PORT_TX_DW5_GRP_B, \ | |
2414 | _PORT_TX_DW5_GRP_C) | |
2415 | #define DCC_DELAY_RANGE_1 (1 << 9) | |
2416 | #define DCC_DELAY_RANGE_2 (1 << 8) | |
2417 | ||
5c6706e5 VK |
2418 | #define _PORT_TX_DW14_LN0_A 0x162538 |
2419 | #define _PORT_TX_DW14_LN0_B 0x6C538 | |
2420 | #define _PORT_TX_DW14_LN0_C 0x6C938 | |
2421 | #define LATENCY_OPTIM_SHIFT 30 | |
2422 | #define LATENCY_OPTIM (1 << LATENCY_OPTIM_SHIFT) | |
ed37892e ACO |
2423 | #define BXT_PORT_TX_DW14_LN(phy, ch, lane) \ |
2424 | _MMIO(_BXT_PHY_CH(phy, ch, _PORT_TX_DW14_LN0_B, \ | |
2425 | _PORT_TX_DW14_LN0_C) + \ | |
2426 | _BXT_LANE_OFFSET(lane)) | |
5c6706e5 | 2427 | |
f8896f5d | 2428 | /* UAIMI scratch pad register 1 */ |
f0f59a00 | 2429 | #define UAIMI_SPR1 _MMIO(0x4F074) |
f8896f5d DW |
2430 | /* SKL VccIO mask */ |
2431 | #define SKL_VCCIO_MASK 0x1 | |
2432 | /* SKL balance leg register */ | |
f0f59a00 | 2433 | #define DISPIO_CR_TX_BMU_CR0 _MMIO(0x6C00C) |
f8896f5d | 2434 | /* I_boost values */ |
5ee8ee86 PZ |
2435 | #define BALANCE_LEG_SHIFT(port) (8 + 3 * (port)) |
2436 | #define BALANCE_LEG_MASK(port) (7 << (8 + 3 * (port))) | |
f8896f5d DW |
2437 | /* Balance leg disable bits */ |
2438 | #define BALANCE_LEG_DISABLE_SHIFT 23 | |
a7d8dbc0 | 2439 | #define BALANCE_LEG_DISABLE(port) (1 << (23 + (port))) |
f8896f5d | 2440 | |
585fb111 | 2441 | /* |
de151cf6 | 2442 | * Fence registers |
eecf613a VS |
2443 | * [0-7] @ 0x2000 gen2,gen3 |
2444 | * [8-15] @ 0x3000 945,g33,pnv | |
2445 | * | |
2446 | * [0-15] @ 0x3000 gen4,gen5 | |
2447 | * | |
2448 | * [0-15] @ 0x100000 gen6,vlv,chv | |
2449 | * [0-31] @ 0x100000 gen7+ | |
585fb111 | 2450 | */ |
f0f59a00 | 2451 | #define FENCE_REG(i) _MMIO(0x2000 + (((i) & 8) << 9) + ((i) & 7) * 4) |
de151cf6 JB |
2452 | #define I830_FENCE_START_MASK 0x07f80000 |
2453 | #define I830_FENCE_TILING_Y_SHIFT 12 | |
0f973f27 | 2454 | #define I830_FENCE_SIZE_BITS(size) ((ffs((size) >> 19) - 1) << 8) |
de151cf6 | 2455 | #define I830_FENCE_PITCH_SHIFT 4 |
5ee8ee86 | 2456 | #define I830_FENCE_REG_VALID (1 << 0) |
c36a2a6d | 2457 | #define I915_FENCE_MAX_PITCH_VAL 4 |
e76a16de | 2458 | #define I830_FENCE_MAX_PITCH_VAL 6 |
5ee8ee86 | 2459 | #define I830_FENCE_MAX_SIZE_VAL (1 << 8) |
de151cf6 JB |
2460 | |
2461 | #define I915_FENCE_START_MASK 0x0ff00000 | |
0f973f27 | 2462 | #define I915_FENCE_SIZE_BITS(size) ((ffs((size) >> 20) - 1) << 8) |
585fb111 | 2463 | |
f0f59a00 VS |
2464 | #define FENCE_REG_965_LO(i) _MMIO(0x03000 + (i) * 8) |
2465 | #define FENCE_REG_965_HI(i) _MMIO(0x03000 + (i) * 8 + 4) | |
de151cf6 JB |
2466 | #define I965_FENCE_PITCH_SHIFT 2 |
2467 | #define I965_FENCE_TILING_Y_SHIFT 1 | |
5ee8ee86 | 2468 | #define I965_FENCE_REG_VALID (1 << 0) |
8d7773a3 | 2469 | #define I965_FENCE_MAX_PITCH_VAL 0x0400 |
de151cf6 | 2470 | |
f0f59a00 VS |
2471 | #define FENCE_REG_GEN6_LO(i) _MMIO(0x100000 + (i) * 8) |
2472 | #define FENCE_REG_GEN6_HI(i) _MMIO(0x100000 + (i) * 8 + 4) | |
eecf613a | 2473 | #define GEN6_FENCE_PITCH_SHIFT 32 |
3a062478 | 2474 | #define GEN7_FENCE_MAX_PITCH_VAL 0x0800 |
4e901fdc | 2475 | |
2b6b3a09 | 2476 | |
f691e2f4 | 2477 | /* control register for cpu gtt access */ |
f0f59a00 | 2478 | #define TILECTL _MMIO(0x101000) |
f691e2f4 | 2479 | #define TILECTL_SWZCTL (1 << 0) |
e3a29055 | 2480 | #define TILECTL_TLBPF (1 << 1) |
f691e2f4 DV |
2481 | #define TILECTL_TLB_PREFETCH_DIS (1 << 2) |
2482 | #define TILECTL_BACKSNOOP_DIS (1 << 3) | |
2483 | ||
de151cf6 JB |
2484 | /* |
2485 | * Instruction and interrupt control regs | |
2486 | */ | |
f0f59a00 | 2487 | #define PGTBL_CTL _MMIO(0x02020) |
f1e1c212 VS |
2488 | #define PGTBL_ADDRESS_LO_MASK 0xfffff000 /* bits [31:12] */ |
2489 | #define PGTBL_ADDRESS_HI_MASK 0x000000f0 /* bits [35:32] (gen4) */ | |
f0f59a00 | 2490 | #define PGTBL_ER _MMIO(0x02024) |
5ee8ee86 PZ |
2491 | #define PRB0_BASE (0x2030 - 0x30) |
2492 | #define PRB1_BASE (0x2040 - 0x30) /* 830,gen3 */ | |
2493 | #define PRB2_BASE (0x2050 - 0x30) /* gen3 */ | |
2494 | #define SRB0_BASE (0x2100 - 0x30) /* gen2 */ | |
2495 | #define SRB1_BASE (0x2110 - 0x30) /* gen2 */ | |
2496 | #define SRB2_BASE (0x2120 - 0x30) /* 830 */ | |
2497 | #define SRB3_BASE (0x2130 - 0x30) /* 830 */ | |
333e9fe9 DV |
2498 | #define RENDER_RING_BASE 0x02000 |
2499 | #define BSD_RING_BASE 0x04000 | |
2500 | #define GEN6_BSD_RING_BASE 0x12000 | |
845f74a7 | 2501 | #define GEN8_BSD2_RING_BASE 0x1c000 |
5f79e7c6 OM |
2502 | #define GEN11_BSD_RING_BASE 0x1c0000 |
2503 | #define GEN11_BSD2_RING_BASE 0x1c4000 | |
2504 | #define GEN11_BSD3_RING_BASE 0x1d0000 | |
2505 | #define GEN11_BSD4_RING_BASE 0x1d4000 | |
1950de14 | 2506 | #define VEBOX_RING_BASE 0x1a000 |
5f79e7c6 OM |
2507 | #define GEN11_VEBOX_RING_BASE 0x1c8000 |
2508 | #define GEN11_VEBOX2_RING_BASE 0x1d8000 | |
549f7365 | 2509 | #define BLT_RING_BASE 0x22000 |
5ee8ee86 PZ |
2510 | #define RING_TAIL(base) _MMIO((base) + 0x30) |
2511 | #define RING_HEAD(base) _MMIO((base) + 0x34) | |
2512 | #define RING_START(base) _MMIO((base) + 0x38) | |
2513 | #define RING_CTL(base) _MMIO((base) + 0x3c) | |
62ae14b1 | 2514 | #define RING_CTL_SIZE(size) ((size) - PAGE_SIZE) /* in bytes -> pages */ |
5ee8ee86 PZ |
2515 | #define RING_SYNC_0(base) _MMIO((base) + 0x40) |
2516 | #define RING_SYNC_1(base) _MMIO((base) + 0x44) | |
2517 | #define RING_SYNC_2(base) _MMIO((base) + 0x48) | |
1950de14 BW |
2518 | #define GEN6_RVSYNC (RING_SYNC_0(RENDER_RING_BASE)) |
2519 | #define GEN6_RBSYNC (RING_SYNC_1(RENDER_RING_BASE)) | |
2520 | #define GEN6_RVESYNC (RING_SYNC_2(RENDER_RING_BASE)) | |
2521 | #define GEN6_VBSYNC (RING_SYNC_0(GEN6_BSD_RING_BASE)) | |
2522 | #define GEN6_VRSYNC (RING_SYNC_1(GEN6_BSD_RING_BASE)) | |
2523 | #define GEN6_VVESYNC (RING_SYNC_2(GEN6_BSD_RING_BASE)) | |
2524 | #define GEN6_BRSYNC (RING_SYNC_0(BLT_RING_BASE)) | |
2525 | #define GEN6_BVSYNC (RING_SYNC_1(BLT_RING_BASE)) | |
2526 | #define GEN6_BVESYNC (RING_SYNC_2(BLT_RING_BASE)) | |
2527 | #define GEN6_VEBSYNC (RING_SYNC_0(VEBOX_RING_BASE)) | |
2528 | #define GEN6_VERSYNC (RING_SYNC_1(VEBOX_RING_BASE)) | |
2529 | #define GEN6_VEVSYNC (RING_SYNC_2(VEBOX_RING_BASE)) | |
f0f59a00 | 2530 | #define GEN6_NOSYNC INVALID_MMIO_REG |
5ee8ee86 PZ |
2531 | #define RING_PSMI_CTL(base) _MMIO((base) + 0x50) |
2532 | #define RING_MAX_IDLE(base) _MMIO((base) + 0x54) | |
2533 | #define RING_HWS_PGA(base) _MMIO((base) + 0x80) | |
2534 | #define RING_HWS_PGA_GEN6(base) _MMIO((base) + 0x2080) | |
2535 | #define RING_RESET_CTL(base) _MMIO((base) + 0xd0) | |
5ce5f61b MK |
2536 | #define RESET_CTL_CAT_ERROR REG_BIT(2) |
2537 | #define RESET_CTL_READY_TO_RESET REG_BIT(1) | |
2538 | #define RESET_CTL_REQUEST_RESET REG_BIT(0) | |
2539 | ||
39e78234 | 2540 | #define RING_SEMA_WAIT_POLL(base) _MMIO((base) + 0x24c) |
9e72b46c | 2541 | |
f0f59a00 | 2542 | #define HSW_GTT_CACHE_EN _MMIO(0x4024) |
6d50b065 | 2543 | #define GTT_CACHE_EN_ALL 0xF0007FFF |
f0f59a00 VS |
2544 | #define GEN7_WR_WATERMARK _MMIO(0x4028) |
2545 | #define GEN7_GFX_PRIO_CTRL _MMIO(0x402C) | |
2546 | #define ARB_MODE _MMIO(0x4030) | |
5ee8ee86 PZ |
2547 | #define ARB_MODE_SWIZZLE_SNB (1 << 4) |
2548 | #define ARB_MODE_SWIZZLE_IVB (1 << 5) | |
f0f59a00 VS |
2549 | #define GEN7_GFX_PEND_TLB0 _MMIO(0x4034) |
2550 | #define GEN7_GFX_PEND_TLB1 _MMIO(0x4038) | |
9e72b46c | 2551 | /* L3, CVS, ZTLB, RCC, CASC LRA min, max values */ |
f0f59a00 | 2552 | #define GEN7_LRA_LIMITS(i) _MMIO(0x403C + (i) * 4) |
9e72b46c | 2553 | #define GEN7_LRA_LIMITS_REG_NUM 13 |
f0f59a00 VS |
2554 | #define GEN7_MEDIA_MAX_REQ_COUNT _MMIO(0x4070) |
2555 | #define GEN7_GFX_MAX_REQ_COUNT _MMIO(0x4074) | |
9e72b46c | 2556 | |
f0f59a00 | 2557 | #define GAMTARBMODE _MMIO(0x04a08) |
5ee8ee86 PZ |
2558 | #define ARB_MODE_BWGTLB_DISABLE (1 << 9) |
2559 | #define ARB_MODE_SWIZZLE_BDW (1 << 1) | |
f0f59a00 | 2560 | #define RENDER_HWS_PGA_GEN7 _MMIO(0x04080) |
5ee8ee86 | 2561 | #define RING_FAULT_REG(engine) _MMIO(0x4094 + 0x100 * (engine)->hw_id) |
b03ec3d6 | 2562 | #define GEN8_RING_FAULT_REG _MMIO(0x4094) |
91b59cd9 | 2563 | #define GEN12_RING_FAULT_REG _MMIO(0xcec4) |
b03ec3d6 | 2564 | #define GEN8_RING_FAULT_ENGINE_ID(x) (((x) >> 12) & 0x7) |
5ee8ee86 | 2565 | #define RING_FAULT_GTTSEL_MASK (1 << 11) |
68d97538 VS |
2566 | #define RING_FAULT_SRCID(x) (((x) >> 3) & 0xff) |
2567 | #define RING_FAULT_FAULT_TYPE(x) (((x) >> 1) & 0x3) | |
5ee8ee86 | 2568 | #define RING_FAULT_VALID (1 << 0) |
f0f59a00 | 2569 | #define DONE_REG _MMIO(0x40b0) |
811bb3db | 2570 | #define GEN12_GAM_DONE _MMIO(0xcf68) |
f0f59a00 VS |
2571 | #define GEN8_PRIVATE_PAT_LO _MMIO(0x40e0) |
2572 | #define GEN8_PRIVATE_PAT_HI _MMIO(0x40e0 + 4) | |
5ee8ee86 | 2573 | #define GEN10_PAT_INDEX(index) _MMIO(0x40e0 + (index) * 4) |
b41e63d8 | 2574 | #define GEN12_PAT_INDEX(index) _MMIO(0x4800 + (index) * 4) |
f0f59a00 VS |
2575 | #define BSD_HWS_PGA_GEN7 _MMIO(0x04180) |
2576 | #define BLT_HWS_PGA_GEN7 _MMIO(0x04280) | |
2577 | #define VEBOX_HWS_PGA_GEN7 _MMIO(0x04380) | |
5ee8ee86 PZ |
2578 | #define RING_ACTHD(base) _MMIO((base) + 0x74) |
2579 | #define RING_ACTHD_UDW(base) _MMIO((base) + 0x5c) | |
2580 | #define RING_NOPID(base) _MMIO((base) + 0x94) | |
2581 | #define RING_IMR(base) _MMIO((base) + 0xa8) | |
2582 | #define RING_HWSTAM(base) _MMIO((base) + 0x98) | |
2583 | #define RING_TIMESTAMP(base) _MMIO((base) + 0x358) | |
2584 | #define RING_TIMESTAMP_UDW(base) _MMIO((base) + 0x358 + 4) | |
585fb111 JB |
2585 | #define TAIL_ADDR 0x001FFFF8 |
2586 | #define HEAD_WRAP_COUNT 0xFFE00000 | |
2587 | #define HEAD_WRAP_ONE 0x00200000 | |
2588 | #define HEAD_ADDR 0x001FFFFC | |
2589 | #define RING_NR_PAGES 0x001FF000 | |
2590 | #define RING_REPORT_MASK 0x00000006 | |
2591 | #define RING_REPORT_64K 0x00000002 | |
2592 | #define RING_REPORT_128K 0x00000004 | |
2593 | #define RING_NO_REPORT 0x00000000 | |
2594 | #define RING_VALID_MASK 0x00000001 | |
2595 | #define RING_VALID 0x00000001 | |
2596 | #define RING_INVALID 0x00000000 | |
5ee8ee86 PZ |
2597 | #define RING_WAIT_I8XX (1 << 0) /* gen2, PRBx_HEAD */ |
2598 | #define RING_WAIT (1 << 11) /* gen3+, PRBx_CTL */ | |
2599 | #define RING_WAIT_SEMAPHORE (1 << 10) /* gen6+ */ | |
9e72b46c | 2600 | |
74b2089a MW |
2601 | /* There are 16 64-bit CS General Purpose Registers per-engine on Gen8+ */ |
2602 | #define GEN8_RING_CS_GPR(base, n) _MMIO((base) + 0x600 + (n) * 8) | |
2603 | #define GEN8_RING_CS_GPR_UDW(base, n) _MMIO((base) + 0x600 + (n) * 8 + 4) | |
2604 | ||
5ee8ee86 | 2605 | #define RING_FORCE_TO_NONPRIV(base, i) _MMIO(((base) + 0x4D0) + (i) * 4) |
6b441c62 | 2606 | #define RING_FORCE_TO_NONPRIV_ADDRESS_MASK REG_GENMASK(25, 2) |
1e2b7f49 JH |
2607 | #define RING_FORCE_TO_NONPRIV_ACCESS_RW (0 << 28) /* CFL+ & Gen11+ */ |
2608 | #define RING_FORCE_TO_NONPRIV_ACCESS_RD (1 << 28) | |
2609 | #define RING_FORCE_TO_NONPRIV_ACCESS_WR (2 << 28) | |
2610 | #define RING_FORCE_TO_NONPRIV_ACCESS_INVALID (3 << 28) | |
2611 | #define RING_FORCE_TO_NONPRIV_ACCESS_MASK (3 << 28) | |
5380d0b7 JH |
2612 | #define RING_FORCE_TO_NONPRIV_RANGE_1 (0 << 0) /* CFL+ & Gen11+ */ |
2613 | #define RING_FORCE_TO_NONPRIV_RANGE_4 (1 << 0) | |
2614 | #define RING_FORCE_TO_NONPRIV_RANGE_16 (2 << 0) | |
2615 | #define RING_FORCE_TO_NONPRIV_RANGE_64 (3 << 0) | |
1e2b7f49 JH |
2616 | #define RING_FORCE_TO_NONPRIV_RANGE_MASK (3 << 0) |
2617 | #define RING_FORCE_TO_NONPRIV_MASK_VALID \ | |
2618 | (RING_FORCE_TO_NONPRIV_RANGE_MASK \ | |
2619 | | RING_FORCE_TO_NONPRIV_ACCESS_MASK) | |
33136b06 AS |
2620 | #define RING_MAX_NONPRIV_SLOTS 12 |
2621 | ||
f0f59a00 | 2622 | #define GEN7_TLB_RD_ADDR _MMIO(0x4700) |
9e72b46c | 2623 | |
4ba9c1f7 | 2624 | #define GEN9_GAMT_ECO_REG_RW_IA _MMIO(0x4ab0) |
5ee8ee86 | 2625 | #define GAMT_ECO_ENABLE_IN_PLACE_DECOMPRESS (1 << 18) |
4ba9c1f7 | 2626 | |
9a6330cf MA |
2627 | #define GEN8_GAMW_ECO_DEV_RW_IA _MMIO(0x4080) |
2628 | #define GAMW_ECO_ENABLE_64K_IPS_FIELD 0xF | |
85f04aa5 | 2629 | #define GAMW_ECO_DEV_CTX_RELOAD_DISABLE (1 << 7) |
9a6330cf | 2630 | |
c0b730d5 | 2631 | #define GAMT_CHKN_BIT_REG _MMIO(0x4ab8) |
4ece66b1 OM |
2632 | #define GAMT_CHKN_DISABLE_L3_COH_PIPE (1 << 31) |
2633 | #define GAMT_CHKN_DISABLE_DYNAMIC_CREDIT_SHARING (1 << 28) | |
2634 | #define GAMT_CHKN_DISABLE_I2M_CYCLE_ON_WR_PORT (1 << 24) | |
c0b730d5 | 2635 | |
8168bd48 | 2636 | #if 0 |
f0f59a00 VS |
2637 | #define PRB0_TAIL _MMIO(0x2030) |
2638 | #define PRB0_HEAD _MMIO(0x2034) | |
2639 | #define PRB0_START _MMIO(0x2038) | |
2640 | #define PRB0_CTL _MMIO(0x203c) | |
2641 | #define PRB1_TAIL _MMIO(0x2040) /* 915+ only */ | |
2642 | #define PRB1_HEAD _MMIO(0x2044) /* 915+ only */ | |
2643 | #define PRB1_START _MMIO(0x2048) /* 915+ only */ | |
2644 | #define PRB1_CTL _MMIO(0x204c) /* 915+ only */ | |
8168bd48 | 2645 | #endif |
f0f59a00 VS |
2646 | #define IPEIR_I965 _MMIO(0x2064) |
2647 | #define IPEHR_I965 _MMIO(0x2068) | |
2648 | #define GEN7_SC_INSTDONE _MMIO(0x7100) | |
2649 | #define GEN7_SAMPLER_INSTDONE _MMIO(0xe160) | |
2650 | #define GEN7_ROW_INSTDONE _MMIO(0xe164) | |
f9e61372 BW |
2651 | #define GEN8_MCR_SELECTOR _MMIO(0xfdc) |
2652 | #define GEN8_MCR_SLICE(slice) (((slice) & 3) << 26) | |
2653 | #define GEN8_MCR_SLICE_MASK GEN8_MCR_SLICE(3) | |
2654 | #define GEN8_MCR_SUBSLICE(subslice) (((subslice) & 3) << 24) | |
2655 | #define GEN8_MCR_SUBSLICE_MASK GEN8_MCR_SUBSLICE(3) | |
d3d57927 KG |
2656 | #define GEN11_MCR_SLICE(slice) (((slice) & 0xf) << 27) |
2657 | #define GEN11_MCR_SLICE_MASK GEN11_MCR_SLICE(0xf) | |
2658 | #define GEN11_MCR_SUBSLICE(subslice) (((subslice) & 0x7) << 24) | |
2659 | #define GEN11_MCR_SUBSLICE_MASK GEN11_MCR_SUBSLICE(0x7) | |
5ee8ee86 PZ |
2660 | #define RING_IPEIR(base) _MMIO((base) + 0x64) |
2661 | #define RING_IPEHR(base) _MMIO((base) + 0x68) | |
f1d54348 ID |
2662 | /* |
2663 | * On GEN4, only the render ring INSTDONE exists and has a different | |
2664 | * layout than the GEN7+ version. | |
bd93a50e | 2665 | * The GEN2 counterpart of this register is GEN2_INSTDONE. |
f1d54348 | 2666 | */ |
5ee8ee86 PZ |
2667 | #define RING_INSTDONE(base) _MMIO((base) + 0x6c) |
2668 | #define RING_INSTPS(base) _MMIO((base) + 0x70) | |
2669 | #define RING_DMA_FADD(base) _MMIO((base) + 0x78) | |
2670 | #define RING_DMA_FADD_UDW(base) _MMIO((base) + 0x60) /* gen8+ */ | |
2671 | #define RING_INSTPM(base) _MMIO((base) + 0xc0) | |
2672 | #define RING_MI_MODE(base) _MMIO((base) + 0x9c) | |
f0f59a00 VS |
2673 | #define INSTPS _MMIO(0x2070) /* 965+ only */ |
2674 | #define GEN4_INSTDONE1 _MMIO(0x207c) /* 965+ only, aka INSTDONE_2 on SNB */ | |
2675 | #define ACTHD_I965 _MMIO(0x2074) | |
2676 | #define HWS_PGA _MMIO(0x2080) | |
585fb111 JB |
2677 | #define HWS_ADDRESS_MASK 0xfffff000 |
2678 | #define HWS_START_ADDRESS_SHIFT 4 | |
f0f59a00 | 2679 | #define PWRCTXA _MMIO(0x2088) /* 965GM+ only */ |
5ee8ee86 | 2680 | #define PWRCTX_EN (1 << 0) |
baba6e57 DCS |
2681 | #define IPEIR(base) _MMIO((base) + 0x88) |
2682 | #define IPEHR(base) _MMIO((base) + 0x8c) | |
f0f59a00 VS |
2683 | #define GEN2_INSTDONE _MMIO(0x2090) |
2684 | #define NOPID _MMIO(0x2094) | |
2685 | #define HWSTAM _MMIO(0x2098) | |
baba6e57 | 2686 | #define DMA_FADD_I8XX(base) _MMIO((base) + 0xd0) |
5ee8ee86 | 2687 | #define RING_BBSTATE(base) _MMIO((base) + 0x110) |
35dc3f97 | 2688 | #define RING_BB_PPGTT (1 << 5) |
5ee8ee86 PZ |
2689 | #define RING_SBBADDR(base) _MMIO((base) + 0x114) /* hsw+ */ |
2690 | #define RING_SBBSTATE(base) _MMIO((base) + 0x118) /* hsw+ */ | |
2691 | #define RING_SBBADDR_UDW(base) _MMIO((base) + 0x11c) /* gen8+ */ | |
2692 | #define RING_BBADDR(base) _MMIO((base) + 0x140) | |
2693 | #define RING_BBADDR_UDW(base) _MMIO((base) + 0x168) /* gen8+ */ | |
2694 | #define RING_BB_PER_CTX_PTR(base) _MMIO((base) + 0x1c0) /* gen8+ */ | |
2695 | #define RING_INDIRECT_CTX(base) _MMIO((base) + 0x1c4) /* gen8+ */ | |
2696 | #define RING_INDIRECT_CTX_OFFSET(base) _MMIO((base) + 0x1c8) /* gen8+ */ | |
2697 | #define RING_CTX_TIMESTAMP(base) _MMIO((base) + 0x3a8) /* gen8+ */ | |
f0f59a00 VS |
2698 | |
2699 | #define ERROR_GEN6 _MMIO(0x40a0) | |
2700 | #define GEN7_ERR_INT _MMIO(0x44040) | |
5ee8ee86 PZ |
2701 | #define ERR_INT_POISON (1 << 31) |
2702 | #define ERR_INT_MMIO_UNCLAIMED (1 << 13) | |
2703 | #define ERR_INT_PIPE_CRC_DONE_C (1 << 8) | |
2704 | #define ERR_INT_FIFO_UNDERRUN_C (1 << 6) | |
2705 | #define ERR_INT_PIPE_CRC_DONE_B (1 << 5) | |
2706 | #define ERR_INT_FIFO_UNDERRUN_B (1 << 3) | |
2707 | #define ERR_INT_PIPE_CRC_DONE_A (1 << 2) | |
2708 | #define ERR_INT_PIPE_CRC_DONE(pipe) (1 << (2 + (pipe) * 3)) | |
2709 | #define ERR_INT_FIFO_UNDERRUN_A (1 << 0) | |
2710 | #define ERR_INT_FIFO_UNDERRUN(pipe) (1 << ((pipe) * 3)) | |
f406839f | 2711 | |
f0f59a00 VS |
2712 | #define GEN8_FAULT_TLB_DATA0 _MMIO(0x4b10) |
2713 | #define GEN8_FAULT_TLB_DATA1 _MMIO(0x4b14) | |
91b59cd9 LDM |
2714 | #define GEN12_FAULT_TLB_DATA0 _MMIO(0xceb8) |
2715 | #define GEN12_FAULT_TLB_DATA1 _MMIO(0xcebc) | |
5a3f58df OM |
2716 | #define FAULT_VA_HIGH_BITS (0xf << 0) |
2717 | #define FAULT_GTT_SEL (1 << 4) | |
6c826f34 | 2718 | |
ba1d18e3 LL |
2719 | #define GEN12_AUX_ERR_DBG _MMIO(0x43f4) |
2720 | ||
f0f59a00 | 2721 | #define FPGA_DBG _MMIO(0x42300) |
5ee8ee86 | 2722 | #define FPGA_DBG_RM_NOCLAIM (1 << 31) |
3f1e109a | 2723 | |
8ac3e1bb MK |
2724 | #define CLAIM_ER _MMIO(VLV_DISPLAY_BASE + 0x2028) |
2725 | #define CLAIM_ER_CLR (1 << 31) | |
2726 | #define CLAIM_ER_OVERFLOW (1 << 16) | |
2727 | #define CLAIM_ER_CTR_MASK 0xffff | |
2728 | ||
f0f59a00 | 2729 | #define DERRMR _MMIO(0x44050) |
4e0bbc31 | 2730 | /* Note that HBLANK events are reserved on bdw+ */ |
5ee8ee86 PZ |
2731 | #define DERRMR_PIPEA_SCANLINE (1 << 0) |
2732 | #define DERRMR_PIPEA_PRI_FLIP_DONE (1 << 1) | |
2733 | #define DERRMR_PIPEA_SPR_FLIP_DONE (1 << 2) | |
2734 | #define DERRMR_PIPEA_VBLANK (1 << 3) | |
2735 | #define DERRMR_PIPEA_HBLANK (1 << 5) | |
af7187b7 | 2736 | #define DERRMR_PIPEB_SCANLINE (1 << 8) |
5ee8ee86 PZ |
2737 | #define DERRMR_PIPEB_PRI_FLIP_DONE (1 << 9) |
2738 | #define DERRMR_PIPEB_SPR_FLIP_DONE (1 << 10) | |
2739 | #define DERRMR_PIPEB_VBLANK (1 << 11) | |
2740 | #define DERRMR_PIPEB_HBLANK (1 << 13) | |
ffe74d75 | 2741 | /* Note that PIPEC is not a simple translation of PIPEA/PIPEB */ |
5ee8ee86 PZ |
2742 | #define DERRMR_PIPEC_SCANLINE (1 << 14) |
2743 | #define DERRMR_PIPEC_PRI_FLIP_DONE (1 << 15) | |
2744 | #define DERRMR_PIPEC_SPR_FLIP_DONE (1 << 20) | |
2745 | #define DERRMR_PIPEC_VBLANK (1 << 21) | |
2746 | #define DERRMR_PIPEC_HBLANK (1 << 22) | |
ffe74d75 | 2747 | |
0f3b6849 | 2748 | |
de6e2eaf EA |
2749 | /* GM45+ chicken bits -- debug workaround bits that may be required |
2750 | * for various sorts of correct behavior. The top 16 bits of each are | |
2751 | * the enables for writing to the corresponding low bit. | |
2752 | */ | |
f0f59a00 | 2753 | #define _3D_CHICKEN _MMIO(0x2084) |
4283908e | 2754 | #define _3D_CHICKEN_HIZ_PLANE_DISABLE_MSAA_4X_SNB (1 << 10) |
f0f59a00 | 2755 | #define _3D_CHICKEN2 _MMIO(0x208c) |
b77422f8 KG |
2756 | |
2757 | #define FF_SLICE_CHICKEN _MMIO(0x2088) | |
2758 | #define FF_SLICE_CHICKEN_CL_PROVOKING_VERTEX_FIX (1 << 1) | |
2759 | ||
de6e2eaf EA |
2760 | /* Disables pipelining of read flushes past the SF-WIZ interface. |
2761 | * Required on all Ironlake steppings according to the B-Spec, but the | |
2762 | * particular danger of not doing so is not specified. | |
2763 | */ | |
2764 | # define _3D_CHICKEN2_WM_READ_PIPELINED (1 << 14) | |
f0f59a00 | 2765 | #define _3D_CHICKEN3 _MMIO(0x2090) |
b77422f8 | 2766 | #define _3D_CHICKEN_SF_PROVOKING_VERTEX_FIX (1 << 12) |
87f8020e | 2767 | #define _3D_CHICKEN_SF_DISABLE_OBJEND_CULL (1 << 10) |
1a25db65 | 2768 | #define _3D_CHICKEN3_AA_LINE_QUALITY_FIX_ENABLE (1 << 5) |
26b6e44a | 2769 | #define _3D_CHICKEN3_SF_DISABLE_FASTCLIP_CULL (1 << 5) |
5ee8ee86 | 2770 | #define _3D_CHICKEN_SDE_LIMIT_FIFO_POLY_DEPTH(x) ((x) << 1) /* gen8+ */ |
e927ecde | 2771 | #define _3D_CHICKEN3_SF_DISABLE_PIPELINED_ATTR_FETCH (1 << 1) /* gen6 */ |
de6e2eaf | 2772 | |
f0f59a00 | 2773 | #define MI_MODE _MMIO(0x209c) |
71cf39b1 | 2774 | # define VS_TIMER_DISPATCH (1 << 6) |
fc74d8e0 | 2775 | # define MI_FLUSH_ENABLE (1 << 12) |
1c8c38c5 | 2776 | # define ASYNC_FLIP_PERF_DISABLE (1 << 14) |
e9fea574 | 2777 | # define MODE_IDLE (1 << 9) |
9991ae78 | 2778 | # define STOP_RING (1 << 8) |
71cf39b1 | 2779 | |
f0f59a00 VS |
2780 | #define GEN6_GT_MODE _MMIO(0x20d0) |
2781 | #define GEN7_GT_MODE _MMIO(0x7008) | |
8d85d272 VS |
2782 | #define GEN6_WIZ_HASHING(hi, lo) (((hi) << 9) | ((lo) << 7)) |
2783 | #define GEN6_WIZ_HASHING_8x8 GEN6_WIZ_HASHING(0, 0) | |
2784 | #define GEN6_WIZ_HASHING_8x4 GEN6_WIZ_HASHING(0, 1) | |
2785 | #define GEN6_WIZ_HASHING_16x4 GEN6_WIZ_HASHING(1, 0) | |
98533251 | 2786 | #define GEN6_WIZ_HASHING_MASK GEN6_WIZ_HASHING(1, 1) |
6547fbdb | 2787 | #define GEN6_TD_FOUR_ROW_DISPATCH_DISABLE (1 << 5) |
68d97538 VS |
2788 | #define GEN9_IZ_HASHING_MASK(slice) (0x3 << ((slice) * 2)) |
2789 | #define GEN9_IZ_HASHING(slice, val) ((val) << ((slice) * 2)) | |
f8f2ac9a | 2790 | |
a8ab5ed5 TG |
2791 | /* chicken reg for WaConextSwitchWithConcurrentTLBInvalidate */ |
2792 | #define GEN9_CSFE_CHICKEN1_RCS _MMIO(0x20D4) | |
2793 | #define GEN9_PREEMPT_GPGPU_SYNC_SWITCH_DISABLE (1 << 2) | |
622b3f68 | 2794 | #define GEN11_ENABLE_32_PLANE_MODE (1 << 7) |
a8ab5ed5 | 2795 | |
b1e429fe TG |
2796 | /* WaClearTdlStateAckDirtyBits */ |
2797 | #define GEN8_STATE_ACK _MMIO(0x20F0) | |
2798 | #define GEN9_STATE_ACK_SLICE1 _MMIO(0x20F8) | |
2799 | #define GEN9_STATE_ACK_SLICE2 _MMIO(0x2100) | |
2800 | #define GEN9_STATE_ACK_TDL0 (1 << 12) | |
2801 | #define GEN9_STATE_ACK_TDL1 (1 << 13) | |
2802 | #define GEN9_STATE_ACK_TDL2 (1 << 14) | |
2803 | #define GEN9_STATE_ACK_TDL3 (1 << 15) | |
2804 | #define GEN9_SUBSLICE_TDL_ACK_BITS \ | |
2805 | (GEN9_STATE_ACK_TDL3 | GEN9_STATE_ACK_TDL2 | \ | |
2806 | GEN9_STATE_ACK_TDL1 | GEN9_STATE_ACK_TDL0) | |
2807 | ||
f0f59a00 VS |
2808 | #define GFX_MODE _MMIO(0x2520) |
2809 | #define GFX_MODE_GEN7 _MMIO(0x229c) | |
dbc65183 | 2810 | #define RING_MODE_GEN7(base) _MMIO((base) + 0x29c) |
5ee8ee86 PZ |
2811 | #define GFX_RUN_LIST_ENABLE (1 << 15) |
2812 | #define GFX_INTERRUPT_STEERING (1 << 14) | |
2813 | #define GFX_TLB_INVALIDATE_EXPLICIT (1 << 13) | |
2814 | #define GFX_SURFACE_FAULT_ENABLE (1 << 12) | |
2815 | #define GFX_REPLAY_MODE (1 << 11) | |
2816 | #define GFX_PSMI_GRANULARITY (1 << 10) | |
2817 | #define GFX_PPGTT_ENABLE (1 << 9) | |
2818 | #define GEN8_GFX_PPGTT_48B (1 << 7) | |
2819 | ||
2820 | #define GFX_FORWARD_VBLANK_MASK (3 << 5) | |
2821 | #define GFX_FORWARD_VBLANK_NEVER (0 << 5) | |
2822 | #define GFX_FORWARD_VBLANK_ALWAYS (1 << 5) | |
2823 | #define GFX_FORWARD_VBLANK_COND (2 << 5) | |
2824 | ||
2825 | #define GEN11_GFX_DISABLE_LEGACY_MODE (1 << 3) | |
225701fc | 2826 | |
f0f59a00 VS |
2827 | #define VLV_GU_CTL0 _MMIO(VLV_DISPLAY_BASE + 0x2030) |
2828 | #define VLV_GU_CTL1 _MMIO(VLV_DISPLAY_BASE + 0x2034) | |
2829 | #define SCPD0 _MMIO(0x209c) /* 915+ only */ | |
7d423af9 | 2830 | #define CSTATE_RENDER_CLOCK_GATE_DISABLE (1 << 5) |
9d9523d8 PZ |
2831 | #define GEN2_IER _MMIO(0x20a0) |
2832 | #define GEN2_IIR _MMIO(0x20a4) | |
2833 | #define GEN2_IMR _MMIO(0x20a8) | |
2834 | #define GEN2_ISR _MMIO(0x20ac) | |
f0f59a00 | 2835 | #define VLV_GUNIT_CLOCK_GATE _MMIO(VLV_DISPLAY_BASE + 0x2060) |
5ee8ee86 PZ |
2836 | #define GINT_DIS (1 << 22) |
2837 | #define GCFG_DIS (1 << 8) | |
f0f59a00 VS |
2838 | #define VLV_GUNIT_CLOCK_GATE2 _MMIO(VLV_DISPLAY_BASE + 0x2064) |
2839 | #define VLV_IIR_RW _MMIO(VLV_DISPLAY_BASE + 0x2084) | |
2840 | #define VLV_IER _MMIO(VLV_DISPLAY_BASE + 0x20a0) | |
2841 | #define VLV_IIR _MMIO(VLV_DISPLAY_BASE + 0x20a4) | |
2842 | #define VLV_IMR _MMIO(VLV_DISPLAY_BASE + 0x20a8) | |
2843 | #define VLV_ISR _MMIO(VLV_DISPLAY_BASE + 0x20ac) | |
2844 | #define VLV_PCBR _MMIO(VLV_DISPLAY_BASE + 0x2120) | |
38807746 D |
2845 | #define VLV_PCBR_ADDR_SHIFT 12 |
2846 | ||
5ee8ee86 | 2847 | #define DISPLAY_PLANE_FLIP_PENDING(plane) (1 << (11 - (plane))) /* A and B only */ |
f0f59a00 VS |
2848 | #define EIR _MMIO(0x20b0) |
2849 | #define EMR _MMIO(0x20b4) | |
2850 | #define ESR _MMIO(0x20b8) | |
5ee8ee86 PZ |
2851 | #define GM45_ERROR_PAGE_TABLE (1 << 5) |
2852 | #define GM45_ERROR_MEM_PRIV (1 << 4) | |
2853 | #define I915_ERROR_PAGE_TABLE (1 << 4) | |
2854 | #define GM45_ERROR_CP_PRIV (1 << 3) | |
2855 | #define I915_ERROR_MEMORY_REFRESH (1 << 1) | |
2856 | #define I915_ERROR_INSTRUCTION (1 << 0) | |
f0f59a00 | 2857 | #define INSTPM _MMIO(0x20c0) |
5ee8ee86 PZ |
2858 | #define INSTPM_SELF_EN (1 << 12) /* 915GM only */ |
2859 | #define INSTPM_AGPBUSY_INT_EN (1 << 11) /* gen3: when disabled, pending interrupts | |
8692d00e CW |
2860 | will not assert AGPBUSY# and will only |
2861 | be delivered when out of C3. */ | |
5ee8ee86 PZ |
2862 | #define INSTPM_FORCE_ORDERING (1 << 7) /* GEN6+ */ |
2863 | #define INSTPM_TLB_INVALIDATE (1 << 9) | |
2864 | #define INSTPM_SYNC_FLUSH (1 << 5) | |
baba6e57 | 2865 | #define ACTHD(base) _MMIO((base) + 0xc8) |
f0f59a00 | 2866 | #define MEM_MODE _MMIO(0x20cc) |
5ee8ee86 PZ |
2867 | #define MEM_DISPLAY_B_TRICKLE_FEED_DISABLE (1 << 3) /* 830 only */ |
2868 | #define MEM_DISPLAY_A_TRICKLE_FEED_DISABLE (1 << 2) /* 830/845 only */ | |
2869 | #define MEM_DISPLAY_TRICKLE_FEED_DISABLE (1 << 2) /* 85x only */ | |
f0f59a00 VS |
2870 | #define FW_BLC _MMIO(0x20d8) |
2871 | #define FW_BLC2 _MMIO(0x20dc) | |
2872 | #define FW_BLC_SELF _MMIO(0x20e0) /* 915+ only */ | |
5ee8ee86 PZ |
2873 | #define FW_BLC_SELF_EN_MASK (1 << 31) |
2874 | #define FW_BLC_SELF_FIFO_MASK (1 << 16) /* 945 only */ | |
2875 | #define FW_BLC_SELF_EN (1 << 15) /* 945 only */ | |
7662c8bd SL |
2876 | #define MM_BURST_LENGTH 0x00700000 |
2877 | #define MM_FIFO_WATERMARK 0x0001F000 | |
2878 | #define LM_BURST_LENGTH 0x00000700 | |
2879 | #define LM_FIFO_WATERMARK 0x0000001F | |
f0f59a00 | 2880 | #define MI_ARB_STATE _MMIO(0x20e4) /* 915+ only */ |
45503ded | 2881 | |
78005497 MK |
2882 | #define MBUS_ABOX_CTL _MMIO(0x45038) |
2883 | #define MBUS_ABOX_BW_CREDIT_MASK (3 << 20) | |
2884 | #define MBUS_ABOX_BW_CREDIT(x) ((x) << 20) | |
2885 | #define MBUS_ABOX_B_CREDIT_MASK (0xF << 16) | |
2886 | #define MBUS_ABOX_B_CREDIT(x) ((x) << 16) | |
2887 | #define MBUS_ABOX_BT_CREDIT_POOL2_MASK (0x1F << 8) | |
2888 | #define MBUS_ABOX_BT_CREDIT_POOL2(x) ((x) << 8) | |
2889 | #define MBUS_ABOX_BT_CREDIT_POOL1_MASK (0x1F << 0) | |
2890 | #define MBUS_ABOX_BT_CREDIT_POOL1(x) ((x) << 0) | |
2891 | ||
2892 | #define _PIPEA_MBUS_DBOX_CTL 0x7003C | |
2893 | #define _PIPEB_MBUS_DBOX_CTL 0x7103C | |
2894 | #define PIPE_MBUS_DBOX_CTL(pipe) _MMIO_PIPE(pipe, _PIPEA_MBUS_DBOX_CTL, \ | |
2895 | _PIPEB_MBUS_DBOX_CTL) | |
2896 | #define MBUS_DBOX_BW_CREDIT_MASK (3 << 14) | |
2897 | #define MBUS_DBOX_BW_CREDIT(x) ((x) << 14) | |
2898 | #define MBUS_DBOX_B_CREDIT_MASK (0x1F << 8) | |
2899 | #define MBUS_DBOX_B_CREDIT(x) ((x) << 8) | |
2900 | #define MBUS_DBOX_A_CREDIT_MASK (0xF << 0) | |
2901 | #define MBUS_DBOX_A_CREDIT(x) ((x) << 0) | |
2902 | ||
2903 | #define MBUS_UBOX_CTL _MMIO(0x4503C) | |
2904 | #define MBUS_BBOX_CTL_S1 _MMIO(0x45040) | |
2905 | #define MBUS_BBOX_CTL_S2 _MMIO(0x45044) | |
2906 | ||
45503ded KP |
2907 | /* Make render/texture TLB fetches lower priorty than associated data |
2908 | * fetches. This is not turned on by default | |
2909 | */ | |
2910 | #define MI_ARB_RENDER_TLB_LOW_PRIORITY (1 << 15) | |
2911 | ||
2912 | /* Isoch request wait on GTT enable (Display A/B/C streams). | |
2913 | * Make isoch requests stall on the TLB update. May cause | |
2914 | * display underruns (test mode only) | |
2915 | */ | |
2916 | #define MI_ARB_ISOCH_WAIT_GTT (1 << 14) | |
2917 | ||
2918 | /* Block grant count for isoch requests when block count is | |
2919 | * set to a finite value. | |
2920 | */ | |
2921 | #define MI_ARB_BLOCK_GRANT_MASK (3 << 12) | |
2922 | #define MI_ARB_BLOCK_GRANT_8 (0 << 12) /* for 3 display planes */ | |
2923 | #define MI_ARB_BLOCK_GRANT_4 (1 << 12) /* for 2 display planes */ | |
2924 | #define MI_ARB_BLOCK_GRANT_2 (2 << 12) /* for 1 display plane */ | |
2925 | #define MI_ARB_BLOCK_GRANT_0 (3 << 12) /* don't use */ | |
2926 | ||
2927 | /* Enable render writes to complete in C2/C3/C4 power states. | |
2928 | * If this isn't enabled, render writes are prevented in low | |
2929 | * power states. That seems bad to me. | |
2930 | */ | |
2931 | #define MI_ARB_C3_LP_WRITE_ENABLE (1 << 11) | |
2932 | ||
2933 | /* This acknowledges an async flip immediately instead | |
2934 | * of waiting for 2TLB fetches. | |
2935 | */ | |
2936 | #define MI_ARB_ASYNC_FLIP_ACK_IMMEDIATE (1 << 10) | |
2937 | ||
2938 | /* Enables non-sequential data reads through arbiter | |
2939 | */ | |
0206e353 | 2940 | #define MI_ARB_DUAL_DATA_PHASE_DISABLE (1 << 9) |
45503ded KP |
2941 | |
2942 | /* Disable FSB snooping of cacheable write cycles from binner/render | |
2943 | * command stream | |
2944 | */ | |
2945 | #define MI_ARB_CACHE_SNOOP_DISABLE (1 << 8) | |
2946 | ||
2947 | /* Arbiter time slice for non-isoch streams */ | |
2948 | #define MI_ARB_TIME_SLICE_MASK (7 << 5) | |
2949 | #define MI_ARB_TIME_SLICE_1 (0 << 5) | |
2950 | #define MI_ARB_TIME_SLICE_2 (1 << 5) | |
2951 | #define MI_ARB_TIME_SLICE_4 (2 << 5) | |
2952 | #define MI_ARB_TIME_SLICE_6 (3 << 5) | |
2953 | #define MI_ARB_TIME_SLICE_8 (4 << 5) | |
2954 | #define MI_ARB_TIME_SLICE_10 (5 << 5) | |
2955 | #define MI_ARB_TIME_SLICE_14 (6 << 5) | |
2956 | #define MI_ARB_TIME_SLICE_16 (7 << 5) | |
2957 | ||
2958 | /* Low priority grace period page size */ | |
2959 | #define MI_ARB_LOW_PRIORITY_GRACE_4KB (0 << 4) /* default */ | |
2960 | #define MI_ARB_LOW_PRIORITY_GRACE_8KB (1 << 4) | |
2961 | ||
2962 | /* Disable display A/B trickle feed */ | |
2963 | #define MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE (1 << 2) | |
2964 | ||
2965 | /* Set display plane priority */ | |
2966 | #define MI_ARB_DISPLAY_PRIORITY_A_B (0 << 0) /* display A > display B */ | |
2967 | #define MI_ARB_DISPLAY_PRIORITY_B_A (1 << 0) /* display B > display A */ | |
2968 | ||
f0f59a00 | 2969 | #define MI_STATE _MMIO(0x20e4) /* gen2 only */ |
54e472ae VS |
2970 | #define MI_AGPBUSY_INT_EN (1 << 1) /* 85x only */ |
2971 | #define MI_AGPBUSY_830_MODE (1 << 0) /* 85x only */ | |
2972 | ||
f0f59a00 | 2973 | #define CACHE_MODE_0 _MMIO(0x2120) /* 915+ only */ |
5ee8ee86 PZ |
2974 | #define CM0_PIPELINED_RENDER_FLUSH_DISABLE (1 << 8) |
2975 | #define CM0_IZ_OPT_DISABLE (1 << 6) | |
2976 | #define CM0_ZR_OPT_DISABLE (1 << 5) | |
2977 | #define CM0_STC_EVICT_DISABLE_LRA_SNB (1 << 5) | |
2978 | #define CM0_DEPTH_EVICT_DISABLE (1 << 4) | |
2979 | #define CM0_COLOR_EVICT_DISABLE (1 << 3) | |
2980 | #define CM0_DEPTH_WRITE_DISABLE (1 << 1) | |
2981 | #define CM0_RC_OP_FLUSH_DISABLE (1 << 0) | |
f0f59a00 VS |
2982 | #define GFX_FLSH_CNTL _MMIO(0x2170) /* 915+ only */ |
2983 | #define GFX_FLSH_CNTL_GEN6 _MMIO(0x101008) | |
5ee8ee86 | 2984 | #define GFX_FLSH_CNTL_EN (1 << 0) |
f0f59a00 | 2985 | #define ECOSKPD _MMIO(0x21d0) |
9ce9bdb0 | 2986 | #define ECO_CONSTANT_BUFFER_SR_DISABLE REG_BIT(4) |
5ee8ee86 PZ |
2987 | #define ECO_GATING_CX_ONLY (1 << 3) |
2988 | #define ECO_FLIP_DONE (1 << 0) | |
585fb111 | 2989 | |
f0f59a00 | 2990 | #define CACHE_MODE_0_GEN7 _MMIO(0x7000) /* IVB+ */ |
5ee8ee86 PZ |
2991 | #define RC_OP_FLUSH_ENABLE (1 << 0) |
2992 | #define HIZ_RAW_STALL_OPT_DISABLE (1 << 2) | |
f0f59a00 | 2993 | #define CACHE_MODE_1 _MMIO(0x7004) /* IVB+ */ |
5ee8ee86 PZ |
2994 | #define PIXEL_SUBSPAN_COLLECT_OPT_DISABLE (1 << 6) |
2995 | #define GEN8_4x4_STC_OPTIMIZATION_DISABLE (1 << 6) | |
2996 | #define GEN9_PARTIAL_RESOLVE_IN_VC_DISABLE (1 << 1) | |
fb046853 | 2997 | |
f0f59a00 | 2998 | #define GEN6_BLITTER_ECOSKPD _MMIO(0x221d0) |
4efe0708 | 2999 | #define GEN6_BLITTER_LOCK_SHIFT 16 |
5ee8ee86 | 3000 | #define GEN6_BLITTER_FBC_NOTIFY (1 << 3) |
4efe0708 | 3001 | |
f0f59a00 | 3002 | #define GEN6_RC_SLEEP_PSMI_CONTROL _MMIO(0x2050) |
2c550183 | 3003 | #define GEN6_PSMI_SLEEP_MSG_DISABLE (1 << 0) |
99db8c59 | 3004 | #define GEN12_WAIT_FOR_EVENT_POWER_DOWN_DISABLE REG_BIT(7) |
295e8bb7 | 3005 | #define GEN8_RC_SEMA_IDLE_MSG_DISABLE (1 << 12) |
5ee8ee86 | 3006 | #define GEN8_FF_DOP_CLOCK_GATE_DISABLE (1 << 10) |
295e8bb7 | 3007 | |
19f81df2 RB |
3008 | #define GEN6_RCS_PWR_FSM _MMIO(0x22ac) |
3009 | #define GEN9_RCS_FE_FSM2 _MMIO(0x22a4) | |
3010 | ||
0b904c89 TN |
3011 | #define GEN10_CACHE_MODE_SS _MMIO(0xe420) |
3012 | #define FLOAT_BLEND_OPTIMIZATION_ENABLE (1 << 4) | |
3013 | ||
693d11c3 | 3014 | /* Fuse readout registers for GT */ |
b8ec759e LL |
3015 | #define HSW_PAVP_FUSE1 _MMIO(0x911C) |
3016 | #define HSW_F1_EU_DIS_SHIFT 16 | |
3017 | #define HSW_F1_EU_DIS_MASK (0x3 << HSW_F1_EU_DIS_SHIFT) | |
3018 | #define HSW_F1_EU_DIS_10EUS 0 | |
3019 | #define HSW_F1_EU_DIS_8EUS 1 | |
3020 | #define HSW_F1_EU_DIS_6EUS 2 | |
3021 | ||
f0f59a00 | 3022 | #define CHV_FUSE_GT _MMIO(VLV_DISPLAY_BASE + 0x2168) |
c93043ae JM |
3023 | #define CHV_FGT_DISABLE_SS0 (1 << 10) |
3024 | #define CHV_FGT_DISABLE_SS1 (1 << 11) | |
693d11c3 D |
3025 | #define CHV_FGT_EU_DIS_SS0_R0_SHIFT 16 |
3026 | #define CHV_FGT_EU_DIS_SS0_R0_MASK (0xf << CHV_FGT_EU_DIS_SS0_R0_SHIFT) | |
3027 | #define CHV_FGT_EU_DIS_SS0_R1_SHIFT 20 | |
3028 | #define CHV_FGT_EU_DIS_SS0_R1_MASK (0xf << CHV_FGT_EU_DIS_SS0_R1_SHIFT) | |
3029 | #define CHV_FGT_EU_DIS_SS1_R0_SHIFT 24 | |
3030 | #define CHV_FGT_EU_DIS_SS1_R0_MASK (0xf << CHV_FGT_EU_DIS_SS1_R0_SHIFT) | |
3031 | #define CHV_FGT_EU_DIS_SS1_R1_SHIFT 28 | |
3032 | #define CHV_FGT_EU_DIS_SS1_R1_MASK (0xf << CHV_FGT_EU_DIS_SS1_R1_SHIFT) | |
3033 | ||
f0f59a00 | 3034 | #define GEN8_FUSE2 _MMIO(0x9120) |
91bedd34 ŁD |
3035 | #define GEN8_F2_SS_DIS_SHIFT 21 |
3036 | #define GEN8_F2_SS_DIS_MASK (0x7 << GEN8_F2_SS_DIS_SHIFT) | |
3873218f JM |
3037 | #define GEN8_F2_S_ENA_SHIFT 25 |
3038 | #define GEN8_F2_S_ENA_MASK (0x7 << GEN8_F2_S_ENA_SHIFT) | |
3039 | ||
3040 | #define GEN9_F2_SS_DIS_SHIFT 20 | |
3041 | #define GEN9_F2_SS_DIS_MASK (0xf << GEN9_F2_SS_DIS_SHIFT) | |
3042 | ||
4e9767bc BW |
3043 | #define GEN10_F2_S_ENA_SHIFT 22 |
3044 | #define GEN10_F2_S_ENA_MASK (0x3f << GEN10_F2_S_ENA_SHIFT) | |
3045 | #define GEN10_F2_SS_DIS_SHIFT 18 | |
3046 | #define GEN10_F2_SS_DIS_MASK (0xf << GEN10_F2_SS_DIS_SHIFT) | |
3047 | ||
fe864b76 YZ |
3048 | #define GEN10_MIRROR_FUSE3 _MMIO(0x9118) |
3049 | #define GEN10_L3BANK_PAIR_COUNT 4 | |
3050 | #define GEN10_L3BANK_MASK 0x0F | |
3051 | ||
f0f59a00 | 3052 | #define GEN8_EU_DISABLE0 _MMIO(0x9134) |
91bedd34 ŁD |
3053 | #define GEN8_EU_DIS0_S0_MASK 0xffffff |
3054 | #define GEN8_EU_DIS0_S1_SHIFT 24 | |
3055 | #define GEN8_EU_DIS0_S1_MASK (0xff << GEN8_EU_DIS0_S1_SHIFT) | |
3056 | ||
f0f59a00 | 3057 | #define GEN8_EU_DISABLE1 _MMIO(0x9138) |
91bedd34 ŁD |
3058 | #define GEN8_EU_DIS1_S1_MASK 0xffff |
3059 | #define GEN8_EU_DIS1_S2_SHIFT 16 | |
3060 | #define GEN8_EU_DIS1_S2_MASK (0xffff << GEN8_EU_DIS1_S2_SHIFT) | |
3061 | ||
f0f59a00 | 3062 | #define GEN8_EU_DISABLE2 _MMIO(0x913c) |
91bedd34 ŁD |
3063 | #define GEN8_EU_DIS2_S2_MASK 0xff |
3064 | ||
5ee8ee86 | 3065 | #define GEN9_EU_DISABLE(slice) _MMIO(0x9134 + (slice) * 0x4) |
3873218f | 3066 | |
4e9767bc BW |
3067 | #define GEN10_EU_DISABLE3 _MMIO(0x9140) |
3068 | #define GEN10_EU_DIS_SS_MASK 0xff | |
3069 | ||
26376a7e OM |
3070 | #define GEN11_GT_VEBOX_VDBOX_DISABLE _MMIO(0x9140) |
3071 | #define GEN11_GT_VDBOX_DISABLE_MASK 0xff | |
3072 | #define GEN11_GT_VEBOX_DISABLE_SHIFT 16 | |
547fcf9b | 3073 | #define GEN11_GT_VEBOX_DISABLE_MASK (0x0f << GEN11_GT_VEBOX_DISABLE_SHIFT) |
26376a7e | 3074 | |
8b5eb5e2 KG |
3075 | #define GEN11_EU_DISABLE _MMIO(0x9134) |
3076 | #define GEN11_EU_DIS_MASK 0xFF | |
3077 | ||
3078 | #define GEN11_GT_SLICE_ENABLE _MMIO(0x9138) | |
3079 | #define GEN11_GT_S_ENA_MASK 0xFF | |
3080 | ||
3081 | #define GEN11_GT_SUBSLICE_DISABLE _MMIO(0x913C) | |
3082 | ||
601734f7 DCS |
3083 | #define GEN12_GT_DSS_ENABLE _MMIO(0x913C) |
3084 | ||
f0f59a00 | 3085 | #define GEN6_BSD_SLEEP_PSMI_CONTROL _MMIO(0x12050) |
12f55818 CW |
3086 | #define GEN6_BSD_SLEEP_MSG_DISABLE (1 << 0) |
3087 | #define GEN6_BSD_SLEEP_FLUSH_DISABLE (1 << 2) | |
3088 | #define GEN6_BSD_SLEEP_INDICATOR (1 << 3) | |
3089 | #define GEN6_BSD_GO_INDICATOR (1 << 4) | |
881f47b6 | 3090 | |
cc609d5d BW |
3091 | /* On modern GEN architectures interrupt control consists of two sets |
3092 | * of registers. The first set pertains to the ring generating the | |
3093 | * interrupt. The second control is for the functional block generating the | |
3094 | * interrupt. These are PM, GT, DE, etc. | |
3095 | * | |
3096 | * Luckily *knocks on wood* all the ring interrupt bits match up with the | |
3097 | * GT interrupt bits, so we don't need to duplicate the defines. | |
3098 | * | |
3099 | * These defines should cover us well from SNB->HSW with minor exceptions | |
3100 | * it can also work on ILK. | |
3101 | */ | |
3102 | #define GT_BLT_FLUSHDW_NOTIFY_INTERRUPT (1 << 26) | |
3103 | #define GT_BLT_CS_ERROR_INTERRUPT (1 << 25) | |
3104 | #define GT_BLT_USER_INTERRUPT (1 << 22) | |
3105 | #define GT_BSD_CS_ERROR_INTERRUPT (1 << 15) | |
3106 | #define GT_BSD_USER_INTERRUPT (1 << 12) | |
35a85ac6 | 3107 | #define GT_RENDER_L3_PARITY_ERROR_INTERRUPT_S1 (1 << 11) /* hsw+; rsvd on snb, ivb, vlv */ |
73d477f6 | 3108 | #define GT_CONTEXT_SWITCH_INTERRUPT (1 << 8) |
cc609d5d BW |
3109 | #define GT_RENDER_L3_PARITY_ERROR_INTERRUPT (1 << 5) /* !snb */ |
3110 | #define GT_RENDER_PIPECTL_NOTIFY_INTERRUPT (1 << 4) | |
3111 | #define GT_RENDER_CS_MASTER_ERROR_INTERRUPT (1 << 3) | |
3112 | #define GT_RENDER_SYNC_STATUS_INTERRUPT (1 << 2) | |
3113 | #define GT_RENDER_DEBUG_INTERRUPT (1 << 1) | |
3114 | #define GT_RENDER_USER_INTERRUPT (1 << 0) | |
3115 | ||
12638c57 BW |
3116 | #define PM_VEBOX_CS_ERROR_INTERRUPT (1 << 12) /* hsw+ */ |
3117 | #define PM_VEBOX_USER_INTERRUPT (1 << 10) /* hsw+ */ | |
3118 | ||
772c2a51 | 3119 | #define GT_PARITY_ERROR(dev_priv) \ |
35a85ac6 | 3120 | (GT_RENDER_L3_PARITY_ERROR_INTERRUPT | \ |
772c2a51 | 3121 | (IS_HASWELL(dev_priv) ? GT_RENDER_L3_PARITY_ERROR_INTERRUPT_S1 : 0)) |
35a85ac6 | 3122 | |
cc609d5d | 3123 | /* These are all the "old" interrupts */ |
5ee8ee86 PZ |
3124 | #define ILK_BSD_USER_INTERRUPT (1 << 5) |
3125 | ||
3126 | #define I915_PM_INTERRUPT (1 << 31) | |
3127 | #define I915_ISP_INTERRUPT (1 << 22) | |
3128 | #define I915_LPE_PIPE_B_INTERRUPT (1 << 21) | |
3129 | #define I915_LPE_PIPE_A_INTERRUPT (1 << 20) | |
3130 | #define I915_MIPIC_INTERRUPT (1 << 19) | |
3131 | #define I915_MIPIA_INTERRUPT (1 << 18) | |
3132 | #define I915_PIPE_CONTROL_NOTIFY_INTERRUPT (1 << 18) | |
3133 | #define I915_DISPLAY_PORT_INTERRUPT (1 << 17) | |
3134 | #define I915_DISPLAY_PIPE_C_HBLANK_INTERRUPT (1 << 16) | |
3135 | #define I915_MASTER_ERROR_INTERRUPT (1 << 15) | |
5ee8ee86 PZ |
3136 | #define I915_DISPLAY_PIPE_B_HBLANK_INTERRUPT (1 << 14) |
3137 | #define I915_GMCH_THERMAL_SENSOR_EVENT_INTERRUPT (1 << 14) /* p-state */ | |
3138 | #define I915_DISPLAY_PIPE_A_HBLANK_INTERRUPT (1 << 13) | |
3139 | #define I915_HWB_OOM_INTERRUPT (1 << 13) | |
3140 | #define I915_LPE_PIPE_C_INTERRUPT (1 << 12) | |
3141 | #define I915_SYNC_STATUS_INTERRUPT (1 << 12) | |
3142 | #define I915_MISC_INTERRUPT (1 << 11) | |
3143 | #define I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT (1 << 11) | |
3144 | #define I915_DISPLAY_PIPE_C_VBLANK_INTERRUPT (1 << 10) | |
3145 | #define I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT (1 << 10) | |
3146 | #define I915_DISPLAY_PIPE_C_EVENT_INTERRUPT (1 << 9) | |
3147 | #define I915_OVERLAY_PLANE_FLIP_PENDING_INTERRUPT (1 << 9) | |
3148 | #define I915_DISPLAY_PIPE_C_DPBM_INTERRUPT (1 << 8) | |
3149 | #define I915_DISPLAY_PLANE_C_FLIP_PENDING_INTERRUPT (1 << 8) | |
3150 | #define I915_DISPLAY_PIPE_A_VBLANK_INTERRUPT (1 << 7) | |
3151 | #define I915_DISPLAY_PIPE_A_EVENT_INTERRUPT (1 << 6) | |
3152 | #define I915_DISPLAY_PIPE_B_VBLANK_INTERRUPT (1 << 5) | |
3153 | #define I915_DISPLAY_PIPE_B_EVENT_INTERRUPT (1 << 4) | |
3154 | #define I915_DISPLAY_PIPE_A_DPBM_INTERRUPT (1 << 3) | |
3155 | #define I915_DISPLAY_PIPE_B_DPBM_INTERRUPT (1 << 2) | |
3156 | #define I915_DEBUG_INTERRUPT (1 << 2) | |
3157 | #define I915_WINVALID_INTERRUPT (1 << 1) | |
3158 | #define I915_USER_INTERRUPT (1 << 1) | |
3159 | #define I915_ASLE_INTERRUPT (1 << 0) | |
3160 | #define I915_BSD_USER_INTERRUPT (1 << 25) | |
881f47b6 | 3161 | |
eef57324 JA |
3162 | #define I915_HDMI_LPE_AUDIO_BASE (VLV_DISPLAY_BASE + 0x65000) |
3163 | #define I915_HDMI_LPE_AUDIO_SIZE 0x1000 | |
3164 | ||
d5d8c3a1 | 3165 | /* DisplayPort Audio w/ LPE */ |
9db13e5f TI |
3166 | #define VLV_AUD_CHICKEN_BIT_REG _MMIO(VLV_DISPLAY_BASE + 0x62F38) |
3167 | #define VLV_CHICKEN_BIT_DBG_ENABLE (1 << 0) | |
3168 | ||
d5d8c3a1 PLB |
3169 | #define _VLV_AUD_PORT_EN_B_DBG (VLV_DISPLAY_BASE + 0x62F20) |
3170 | #define _VLV_AUD_PORT_EN_C_DBG (VLV_DISPLAY_BASE + 0x62F30) | |
3171 | #define _VLV_AUD_PORT_EN_D_DBG (VLV_DISPLAY_BASE + 0x62F34) | |
3172 | #define VLV_AUD_PORT_EN_DBG(port) _MMIO_PORT3((port) - PORT_B, \ | |
3173 | _VLV_AUD_PORT_EN_B_DBG, \ | |
3174 | _VLV_AUD_PORT_EN_C_DBG, \ | |
3175 | _VLV_AUD_PORT_EN_D_DBG) | |
3176 | #define VLV_AMP_MUTE (1 << 1) | |
3177 | ||
f0f59a00 | 3178 | #define GEN6_BSD_RNCID _MMIO(0x12198) |
881f47b6 | 3179 | |
f0f59a00 | 3180 | #define GEN7_FF_THREAD_MODE _MMIO(0x20a0) |
a1e969e0 | 3181 | #define GEN7_FF_SCHED_MASK 0x0077070 |
ab57fff1 | 3182 | #define GEN8_FF_DS_REF_CNT_FFME (1 << 19) |
5ee8ee86 PZ |
3183 | #define GEN7_FF_TS_SCHED_HS1 (0x5 << 16) |
3184 | #define GEN7_FF_TS_SCHED_HS0 (0x3 << 16) | |
3185 | #define GEN7_FF_TS_SCHED_LOAD_BALANCE (0x1 << 16) | |
3186 | #define GEN7_FF_TS_SCHED_HW (0x0 << 16) /* Default */ | |
41c0b3a8 | 3187 | #define GEN7_FF_VS_REF_CNT_FFME (1 << 15) |
5ee8ee86 PZ |
3188 | #define GEN7_FF_VS_SCHED_HS1 (0x5 << 12) |
3189 | #define GEN7_FF_VS_SCHED_HS0 (0x3 << 12) | |
3190 | #define GEN7_FF_VS_SCHED_LOAD_BALANCE (0x1 << 12) /* Default */ | |
3191 | #define GEN7_FF_VS_SCHED_HW (0x0 << 12) | |
3192 | #define GEN7_FF_DS_SCHED_HS1 (0x5 << 4) | |
3193 | #define GEN7_FF_DS_SCHED_HS0 (0x3 << 4) | |
3194 | #define GEN7_FF_DS_SCHED_LOAD_BALANCE (0x1 << 4) /* Default */ | |
3195 | #define GEN7_FF_DS_SCHED_HW (0x0 << 4) | |
a1e969e0 | 3196 | |
585fb111 JB |
3197 | /* |
3198 | * Framebuffer compression (915+ only) | |
3199 | */ | |
3200 | ||
f0f59a00 VS |
3201 | #define FBC_CFB_BASE _MMIO(0x3200) /* 4k page aligned */ |
3202 | #define FBC_LL_BASE _MMIO(0x3204) /* 4k page aligned */ | |
3203 | #define FBC_CONTROL _MMIO(0x3208) | |
5ee8ee86 PZ |
3204 | #define FBC_CTL_EN (1 << 31) |
3205 | #define FBC_CTL_PERIODIC (1 << 30) | |
585fb111 | 3206 | #define FBC_CTL_INTERVAL_SHIFT (16) |
5ee8ee86 PZ |
3207 | #define FBC_CTL_UNCOMPRESSIBLE (1 << 14) |
3208 | #define FBC_CTL_C3_IDLE (1 << 13) | |
585fb111 | 3209 | #define FBC_CTL_STRIDE_SHIFT (5) |
82f34496 | 3210 | #define FBC_CTL_FENCENO_SHIFT (0) |
f0f59a00 | 3211 | #define FBC_COMMAND _MMIO(0x320c) |
5ee8ee86 | 3212 | #define FBC_CMD_COMPRESS (1 << 0) |
f0f59a00 | 3213 | #define FBC_STATUS _MMIO(0x3210) |
5ee8ee86 PZ |
3214 | #define FBC_STAT_COMPRESSING (1 << 31) |
3215 | #define FBC_STAT_COMPRESSED (1 << 30) | |
3216 | #define FBC_STAT_MODIFIED (1 << 29) | |
82f34496 | 3217 | #define FBC_STAT_CURRENT_LINE_SHIFT (0) |
f0f59a00 | 3218 | #define FBC_CONTROL2 _MMIO(0x3214) |
5ee8ee86 PZ |
3219 | #define FBC_CTL_FENCE_DBL (0 << 4) |
3220 | #define FBC_CTL_IDLE_IMM (0 << 2) | |
3221 | #define FBC_CTL_IDLE_FULL (1 << 2) | |
3222 | #define FBC_CTL_IDLE_LINE (2 << 2) | |
3223 | #define FBC_CTL_IDLE_DEBUG (3 << 2) | |
3224 | #define FBC_CTL_CPU_FENCE (1 << 1) | |
3225 | #define FBC_CTL_PLANE(plane) ((plane) << 0) | |
f0f59a00 VS |
3226 | #define FBC_FENCE_OFF _MMIO(0x3218) /* BSpec typo has 321Bh */ |
3227 | #define FBC_TAG(i) _MMIO(0x3300 + (i) * 4) | |
585fb111 JB |
3228 | |
3229 | #define FBC_LL_SIZE (1536) | |
3230 | ||
44fff99f | 3231 | #define FBC_LLC_READ_CTRL _MMIO(0x9044) |
5ee8ee86 | 3232 | #define FBC_LLC_FULLY_OPEN (1 << 30) |
44fff99f | 3233 | |
74dff282 | 3234 | /* Framebuffer compression for GM45+ */ |
f0f59a00 VS |
3235 | #define DPFC_CB_BASE _MMIO(0x3200) |
3236 | #define DPFC_CONTROL _MMIO(0x3208) | |
5ee8ee86 PZ |
3237 | #define DPFC_CTL_EN (1 << 31) |
3238 | #define DPFC_CTL_PLANE(plane) ((plane) << 30) | |
3239 | #define IVB_DPFC_CTL_PLANE(plane) ((plane) << 29) | |
3240 | #define DPFC_CTL_FENCE_EN (1 << 29) | |
3241 | #define IVB_DPFC_CTL_FENCE_EN (1 << 28) | |
3242 | #define DPFC_CTL_PERSISTENT_MODE (1 << 25) | |
3243 | #define DPFC_SR_EN (1 << 10) | |
3244 | #define DPFC_CTL_LIMIT_1X (0 << 6) | |
3245 | #define DPFC_CTL_LIMIT_2X (1 << 6) | |
3246 | #define DPFC_CTL_LIMIT_4X (2 << 6) | |
f0f59a00 | 3247 | #define DPFC_RECOMP_CTL _MMIO(0x320c) |
5ee8ee86 | 3248 | #define DPFC_RECOMP_STALL_EN (1 << 27) |
74dff282 JB |
3249 | #define DPFC_RECOMP_STALL_WM_SHIFT (16) |
3250 | #define DPFC_RECOMP_STALL_WM_MASK (0x07ff0000) | |
3251 | #define DPFC_RECOMP_TIMER_COUNT_SHIFT (0) | |
3252 | #define DPFC_RECOMP_TIMER_COUNT_MASK (0x0000003f) | |
f0f59a00 | 3253 | #define DPFC_STATUS _MMIO(0x3210) |
74dff282 JB |
3254 | #define DPFC_INVAL_SEG_SHIFT (16) |
3255 | #define DPFC_INVAL_SEG_MASK (0x07ff0000) | |
3256 | #define DPFC_COMP_SEG_SHIFT (0) | |
3fd5d1ec | 3257 | #define DPFC_COMP_SEG_MASK (0x000007ff) |
f0f59a00 VS |
3258 | #define DPFC_STATUS2 _MMIO(0x3214) |
3259 | #define DPFC_FENCE_YOFF _MMIO(0x3218) | |
3260 | #define DPFC_CHICKEN _MMIO(0x3224) | |
5ee8ee86 | 3261 | #define DPFC_HT_MODIFY (1 << 31) |
74dff282 | 3262 | |
b52eb4dc | 3263 | /* Framebuffer compression for Ironlake */ |
f0f59a00 VS |
3264 | #define ILK_DPFC_CB_BASE _MMIO(0x43200) |
3265 | #define ILK_DPFC_CONTROL _MMIO(0x43208) | |
5ee8ee86 | 3266 | #define FBC_CTL_FALSE_COLOR (1 << 10) |
b52eb4dc ZY |
3267 | /* The bit 28-8 is reserved */ |
3268 | #define DPFC_RESERVED (0x1FFFFF00) | |
f0f59a00 VS |
3269 | #define ILK_DPFC_RECOMP_CTL _MMIO(0x4320c) |
3270 | #define ILK_DPFC_STATUS _MMIO(0x43210) | |
3fd5d1ec VS |
3271 | #define ILK_DPFC_COMP_SEG_MASK 0x7ff |
3272 | #define IVB_FBC_STATUS2 _MMIO(0x43214) | |
3273 | #define IVB_FBC_COMP_SEG_MASK 0x7ff | |
3274 | #define BDW_FBC_COMP_SEG_MASK 0xfff | |
f0f59a00 VS |
3275 | #define ILK_DPFC_FENCE_YOFF _MMIO(0x43218) |
3276 | #define ILK_DPFC_CHICKEN _MMIO(0x43224) | |
5ee8ee86 | 3277 | #define ILK_DPFC_DISABLE_DUMMY0 (1 << 8) |
cc49abc2 | 3278 | #define ILK_DPFC_CHICKEN_COMP_DUMMY_PIXEL (1 << 14) |
5ee8ee86 | 3279 | #define ILK_DPFC_NUKE_ON_ANY_MODIFICATION (1 << 23) |
f0f59a00 | 3280 | #define ILK_FBC_RT_BASE _MMIO(0x2128) |
5ee8ee86 PZ |
3281 | #define ILK_FBC_RT_VALID (1 << 0) |
3282 | #define SNB_FBC_FRONT_BUFFER (1 << 1) | |
b52eb4dc | 3283 | |
f0f59a00 | 3284 | #define ILK_DISPLAY_CHICKEN1 _MMIO(0x42000) |
5ee8ee86 PZ |
3285 | #define ILK_FBCQ_DIS (1 << 22) |
3286 | #define ILK_PABSTRETCH_DIS (1 << 21) | |
1398261a | 3287 | |
b52eb4dc | 3288 | |
9c04f015 YL |
3289 | /* |
3290 | * Framebuffer compression for Sandybridge | |
3291 | * | |
3292 | * The following two registers are of type GTTMMADR | |
3293 | */ | |
f0f59a00 | 3294 | #define SNB_DPFC_CTL_SA _MMIO(0x100100) |
5ee8ee86 | 3295 | #define SNB_CPU_FENCE_ENABLE (1 << 29) |
f0f59a00 | 3296 | #define DPFC_CPU_FENCE_OFFSET _MMIO(0x100104) |
9c04f015 | 3297 | |
abe959c7 | 3298 | /* Framebuffer compression for Ivybridge */ |
f0f59a00 | 3299 | #define IVB_FBC_RT_BASE _MMIO(0x7020) |
abe959c7 | 3300 | |
f0f59a00 | 3301 | #define IPS_CTL _MMIO(0x43408) |
42db64ef | 3302 | #define IPS_ENABLE (1 << 31) |
9c04f015 | 3303 | |
f0f59a00 | 3304 | #define MSG_FBC_REND_STATE _MMIO(0x50380) |
5ee8ee86 PZ |
3305 | #define FBC_REND_NUKE (1 << 2) |
3306 | #define FBC_REND_CACHE_CLEAN (1 << 1) | |
fd3da6c9 | 3307 | |
585fb111 JB |
3308 | /* |
3309 | * GPIO regs | |
3310 | */ | |
dce88879 LDM |
3311 | #define GPIO(gpio) _MMIO(dev_priv->gpio_mmio_base + 0x5010 + \ |
3312 | 4 * (gpio)) | |
3313 | ||
585fb111 JB |
3314 | # define GPIO_CLOCK_DIR_MASK (1 << 0) |
3315 | # define GPIO_CLOCK_DIR_IN (0 << 1) | |
3316 | # define GPIO_CLOCK_DIR_OUT (1 << 1) | |
3317 | # define GPIO_CLOCK_VAL_MASK (1 << 2) | |
3318 | # define GPIO_CLOCK_VAL_OUT (1 << 3) | |
3319 | # define GPIO_CLOCK_VAL_IN (1 << 4) | |
3320 | # define GPIO_CLOCK_PULLUP_DISABLE (1 << 5) | |
3321 | # define GPIO_DATA_DIR_MASK (1 << 8) | |
3322 | # define GPIO_DATA_DIR_IN (0 << 9) | |
3323 | # define GPIO_DATA_DIR_OUT (1 << 9) | |
3324 | # define GPIO_DATA_VAL_MASK (1 << 10) | |
3325 | # define GPIO_DATA_VAL_OUT (1 << 11) | |
3326 | # define GPIO_DATA_VAL_IN (1 << 12) | |
3327 | # define GPIO_DATA_PULLUP_DISABLE (1 << 13) | |
3328 | ||
f0f59a00 | 3329 | #define GMBUS0 _MMIO(dev_priv->gpio_mmio_base + 0x5100) /* clock/port select */ |
5ee8ee86 PZ |
3330 | #define GMBUS_AKSV_SELECT (1 << 11) |
3331 | #define GMBUS_RATE_100KHZ (0 << 8) | |
3332 | #define GMBUS_RATE_50KHZ (1 << 8) | |
3333 | #define GMBUS_RATE_400KHZ (2 << 8) /* reserved on Pineview */ | |
3334 | #define GMBUS_RATE_1MHZ (3 << 8) /* reserved on Pineview */ | |
3335 | #define GMBUS_HOLD_EXT (1 << 7) /* 300ns hold time, rsvd on Pineview */ | |
d5dc0f43 | 3336 | #define GMBUS_BYTE_CNT_OVERRIDE (1 << 6) |
4e3f12d8 | 3337 | |
f0f59a00 | 3338 | #define GMBUS1 _MMIO(dev_priv->gpio_mmio_base + 0x5104) /* command/status */ |
5ee8ee86 PZ |
3339 | #define GMBUS_SW_CLR_INT (1 << 31) |
3340 | #define GMBUS_SW_RDY (1 << 30) | |
3341 | #define GMBUS_ENT (1 << 29) /* enable timeout */ | |
3342 | #define GMBUS_CYCLE_NONE (0 << 25) | |
3343 | #define GMBUS_CYCLE_WAIT (1 << 25) | |
3344 | #define GMBUS_CYCLE_INDEX (2 << 25) | |
3345 | #define GMBUS_CYCLE_STOP (4 << 25) | |
f899fc64 | 3346 | #define GMBUS_BYTE_COUNT_SHIFT 16 |
9535c475 | 3347 | #define GMBUS_BYTE_COUNT_MAX 256U |
73675cf6 | 3348 | #define GEN9_GMBUS_BYTE_COUNT_MAX 511U |
f899fc64 CW |
3349 | #define GMBUS_SLAVE_INDEX_SHIFT 8 |
3350 | #define GMBUS_SLAVE_ADDR_SHIFT 1 | |
5ee8ee86 PZ |
3351 | #define GMBUS_SLAVE_READ (1 << 0) |
3352 | #define GMBUS_SLAVE_WRITE (0 << 0) | |
f0f59a00 | 3353 | #define GMBUS2 _MMIO(dev_priv->gpio_mmio_base + 0x5108) /* status */ |
5ee8ee86 PZ |
3354 | #define GMBUS_INUSE (1 << 15) |
3355 | #define GMBUS_HW_WAIT_PHASE (1 << 14) | |
3356 | #define GMBUS_STALL_TIMEOUT (1 << 13) | |
3357 | #define GMBUS_INT (1 << 12) | |
3358 | #define GMBUS_HW_RDY (1 << 11) | |
3359 | #define GMBUS_SATOER (1 << 10) | |
3360 | #define GMBUS_ACTIVE (1 << 9) | |
f0f59a00 VS |
3361 | #define GMBUS3 _MMIO(dev_priv->gpio_mmio_base + 0x510c) /* data buffer bytes 3-0 */ |
3362 | #define GMBUS4 _MMIO(dev_priv->gpio_mmio_base + 0x5110) /* interrupt mask (Pineview+) */ | |
5ee8ee86 PZ |
3363 | #define GMBUS_SLAVE_TIMEOUT_EN (1 << 4) |
3364 | #define GMBUS_NAK_EN (1 << 3) | |
3365 | #define GMBUS_IDLE_EN (1 << 2) | |
3366 | #define GMBUS_HW_WAIT_EN (1 << 1) | |
3367 | #define GMBUS_HW_RDY_EN (1 << 0) | |
f0f59a00 | 3368 | #define GMBUS5 _MMIO(dev_priv->gpio_mmio_base + 0x5120) /* byte index */ |
5ee8ee86 | 3369 | #define GMBUS_2BYTE_INDEX_EN (1 << 31) |
f0217c42 | 3370 | |
585fb111 JB |
3371 | /* |
3372 | * Clock control & power management | |
3373 | */ | |
ed5eb1b7 JN |
3374 | #define _DPLL_A (DISPLAY_MMIO_BASE(dev_priv) + 0x6014) |
3375 | #define _DPLL_B (DISPLAY_MMIO_BASE(dev_priv) + 0x6018) | |
3376 | #define _CHV_DPLL_C (DISPLAY_MMIO_BASE(dev_priv) + 0x6030) | |
f0f59a00 | 3377 | #define DPLL(pipe) _MMIO_PIPE3((pipe), _DPLL_A, _DPLL_B, _CHV_DPLL_C) |
585fb111 | 3378 | |
f0f59a00 VS |
3379 | #define VGA0 _MMIO(0x6000) |
3380 | #define VGA1 _MMIO(0x6004) | |
3381 | #define VGA_PD _MMIO(0x6010) | |
585fb111 JB |
3382 | #define VGA0_PD_P2_DIV_4 (1 << 7) |
3383 | #define VGA0_PD_P1_DIV_2 (1 << 5) | |
3384 | #define VGA0_PD_P1_SHIFT 0 | |
3385 | #define VGA0_PD_P1_MASK (0x1f << 0) | |
3386 | #define VGA1_PD_P2_DIV_4 (1 << 15) | |
3387 | #define VGA1_PD_P1_DIV_2 (1 << 13) | |
3388 | #define VGA1_PD_P1_SHIFT 8 | |
3389 | #define VGA1_PD_P1_MASK (0x1f << 8) | |
585fb111 | 3390 | #define DPLL_VCO_ENABLE (1 << 31) |
4a33e48d DV |
3391 | #define DPLL_SDVO_HIGH_SPEED (1 << 30) |
3392 | #define DPLL_DVO_2X_MODE (1 << 30) | |
25eb05fc | 3393 | #define DPLL_EXT_BUFFER_ENABLE_VLV (1 << 30) |
585fb111 | 3394 | #define DPLL_SYNCLOCK_ENABLE (1 << 29) |
60bfe44f | 3395 | #define DPLL_REF_CLK_ENABLE_VLV (1 << 29) |
585fb111 JB |
3396 | #define DPLL_VGA_MODE_DIS (1 << 28) |
3397 | #define DPLLB_MODE_DAC_SERIAL (1 << 26) /* i915 */ | |
3398 | #define DPLLB_MODE_LVDS (2 << 26) /* i915 */ | |
3399 | #define DPLL_MODE_MASK (3 << 26) | |
3400 | #define DPLL_DAC_SERIAL_P2_CLOCK_DIV_10 (0 << 24) /* i915 */ | |
3401 | #define DPLL_DAC_SERIAL_P2_CLOCK_DIV_5 (1 << 24) /* i915 */ | |
3402 | #define DPLLB_LVDS_P2_CLOCK_DIV_14 (0 << 24) /* i915 */ | |
3403 | #define DPLLB_LVDS_P2_CLOCK_DIV_7 (1 << 24) /* i915 */ | |
3404 | #define DPLL_P2_CLOCK_DIV_MASK 0x03000000 /* i915 */ | |
3405 | #define DPLL_FPA01_P1_POST_DIV_MASK 0x00ff0000 /* i915 */ | |
f2b115e6 | 3406 | #define DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW 0x00ff8000 /* Pineview */ |
5ee8ee86 PZ |
3407 | #define DPLL_LOCK_VLV (1 << 15) |
3408 | #define DPLL_INTEGRATED_CRI_CLK_VLV (1 << 14) | |
3409 | #define DPLL_INTEGRATED_REF_CLK_VLV (1 << 13) | |
3410 | #define DPLL_SSC_REF_CLK_CHV (1 << 13) | |
598fac6b DV |
3411 | #define DPLL_PORTC_READY_MASK (0xf << 4) |
3412 | #define DPLL_PORTB_READY_MASK (0xf) | |
585fb111 | 3413 | |
585fb111 | 3414 | #define DPLL_FPA01_P1_POST_DIV_MASK_I830 0x001f0000 |
00fc31b7 CML |
3415 | |
3416 | /* Additional CHV pll/phy registers */ | |
f0f59a00 | 3417 | #define DPIO_PHY_STATUS _MMIO(VLV_DISPLAY_BASE + 0x6240) |
00fc31b7 | 3418 | #define DPLL_PORTD_READY_MASK (0xf) |
f0f59a00 | 3419 | #define DISPLAY_PHY_CONTROL _MMIO(VLV_DISPLAY_BASE + 0x60100) |
5ee8ee86 | 3420 | #define PHY_CH_POWER_DOWN_OVRD_EN(phy, ch) (1 << (2 * (phy) + (ch) + 27)) |
bc284542 VS |
3421 | #define PHY_LDO_DELAY_0NS 0x0 |
3422 | #define PHY_LDO_DELAY_200NS 0x1 | |
3423 | #define PHY_LDO_DELAY_600NS 0x2 | |
5ee8ee86 PZ |
3424 | #define PHY_LDO_SEQ_DELAY(delay, phy) ((delay) << (2 * (phy) + 23)) |
3425 | #define PHY_CH_POWER_DOWN_OVRD(mask, phy, ch) ((mask) << (8 * (phy) + 4 * (ch) + 11)) | |
70722468 VS |
3426 | #define PHY_CH_SU_PSR 0x1 |
3427 | #define PHY_CH_DEEP_PSR 0x7 | |
5ee8ee86 | 3428 | #define PHY_CH_POWER_MODE(mode, phy, ch) ((mode) << (6 * (phy) + 3 * (ch) + 2)) |
70722468 | 3429 | #define PHY_COM_LANE_RESET_DEASSERT(phy) (1 << (phy)) |
f0f59a00 | 3430 | #define DISPLAY_PHY_STATUS _MMIO(VLV_DISPLAY_BASE + 0x60104) |
5ee8ee86 PZ |
3431 | #define PHY_POWERGOOD(phy) (((phy) == DPIO_PHY0) ? (1 << 31) : (1 << 30)) |
3432 | #define PHY_STATUS_CMN_LDO(phy, ch) (1 << (6 - (6 * (phy) + 3 * (ch)))) | |
3433 | #define PHY_STATUS_SPLINE_LDO(phy, ch, spline) (1 << (8 - (6 * (phy) + 3 * (ch) + (spline)))) | |
076ed3b2 | 3434 | |
585fb111 JB |
3435 | /* |
3436 | * The i830 generation, in LVDS mode, defines P1 as the bit number set within | |
3437 | * this field (only one bit may be set). | |
3438 | */ | |
3439 | #define DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS 0x003f0000 | |
3440 | #define DPLL_FPA01_P1_POST_DIV_SHIFT 16 | |
f2b115e6 | 3441 | #define DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW 15 |
585fb111 JB |
3442 | /* i830, required in DVO non-gang */ |
3443 | #define PLL_P2_DIVIDE_BY_4 (1 << 23) | |
3444 | #define PLL_P1_DIVIDE_BY_TWO (1 << 21) /* i830 */ | |
3445 | #define PLL_REF_INPUT_DREFCLK (0 << 13) | |
3446 | #define PLL_REF_INPUT_TVCLKINA (1 << 13) /* i830 */ | |
3447 | #define PLL_REF_INPUT_TVCLKINBC (2 << 13) /* SDVO TVCLKIN */ | |
3448 | #define PLLB_REF_INPUT_SPREADSPECTRUMIN (3 << 13) | |
3449 | #define PLL_REF_INPUT_MASK (3 << 13) | |
3450 | #define PLL_LOAD_PULSE_PHASE_SHIFT 9 | |
f2b115e6 | 3451 | /* Ironlake */ |
b9055052 ZW |
3452 | # define PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT 9 |
3453 | # define PLL_REF_SDVO_HDMI_MULTIPLIER_MASK (7 << 9) | |
5ee8ee86 | 3454 | # define PLL_REF_SDVO_HDMI_MULTIPLIER(x) (((x) - 1) << 9) |
b9055052 ZW |
3455 | # define DPLL_FPA1_P1_POST_DIV_SHIFT 0 |
3456 | # define DPLL_FPA1_P1_POST_DIV_MASK 0xff | |
3457 | ||
585fb111 JB |
3458 | /* |
3459 | * Parallel to Serial Load Pulse phase selection. | |
3460 | * Selects the phase for the 10X DPLL clock for the PCIe | |
3461 | * digital display port. The range is 4 to 13; 10 or more | |
3462 | * is just a flip delay. The default is 6 | |
3463 | */ | |
3464 | #define PLL_LOAD_PULSE_PHASE_MASK (0xf << PLL_LOAD_PULSE_PHASE_SHIFT) | |
3465 | #define DISPLAY_RATE_SELECT_FPA1 (1 << 8) | |
3466 | /* | |
3467 | * SDVO multiplier for 945G/GM. Not used on 965. | |
3468 | */ | |
3469 | #define SDVO_MULTIPLIER_MASK 0x000000ff | |
3470 | #define SDVO_MULTIPLIER_SHIFT_HIRES 4 | |
3471 | #define SDVO_MULTIPLIER_SHIFT_VGA 0 | |
a57c774a | 3472 | |
ed5eb1b7 JN |
3473 | #define _DPLL_A_MD (DISPLAY_MMIO_BASE(dev_priv) + 0x601c) |
3474 | #define _DPLL_B_MD (DISPLAY_MMIO_BASE(dev_priv) + 0x6020) | |
3475 | #define _CHV_DPLL_C_MD (DISPLAY_MMIO_BASE(dev_priv) + 0x603c) | |
f0f59a00 | 3476 | #define DPLL_MD(pipe) _MMIO_PIPE3((pipe), _DPLL_A_MD, _DPLL_B_MD, _CHV_DPLL_C_MD) |
a57c774a | 3477 | |
585fb111 JB |
3478 | /* |
3479 | * UDI pixel divider, controlling how many pixels are stuffed into a packet. | |
3480 | * | |
3481 | * Value is pixels minus 1. Must be set to 1 pixel for SDVO. | |
3482 | */ | |
3483 | #define DPLL_MD_UDI_DIVIDER_MASK 0x3f000000 | |
3484 | #define DPLL_MD_UDI_DIVIDER_SHIFT 24 | |
3485 | /* UDI pixel divider for VGA, same as DPLL_MD_UDI_DIVIDER_MASK. */ | |
3486 | #define DPLL_MD_VGA_UDI_DIVIDER_MASK 0x003f0000 | |
3487 | #define DPLL_MD_VGA_UDI_DIVIDER_SHIFT 16 | |
3488 | /* | |
3489 | * SDVO/UDI pixel multiplier. | |
3490 | * | |
3491 | * SDVO requires that the bus clock rate be between 1 and 2 Ghz, and the bus | |
3492 | * clock rate is 10 times the DPLL clock. At low resolution/refresh rate | |
3493 | * modes, the bus rate would be below the limits, so SDVO allows for stuffing | |
3494 | * dummy bytes in the datastream at an increased clock rate, with both sides of | |
3495 | * the link knowing how many bytes are fill. | |
3496 | * | |
3497 | * So, for a mode with a dotclock of 65Mhz, we would want to double the clock | |
3498 | * rate to 130Mhz to get a bus rate of 1.30Ghz. The DPLL clock rate would be | |
3499 | * set to 130Mhz, and the SDVO multiplier set to 2x in this register and | |
3500 | * through an SDVO command. | |
3501 | * | |
3502 | * This register field has values of multiplication factor minus 1, with | |
3503 | * a maximum multiplier of 5 for SDVO. | |
3504 | */ | |
3505 | #define DPLL_MD_UDI_MULTIPLIER_MASK 0x00003f00 | |
3506 | #define DPLL_MD_UDI_MULTIPLIER_SHIFT 8 | |
3507 | /* | |
3508 | * SDVO/UDI pixel multiplier for VGA, same as DPLL_MD_UDI_MULTIPLIER_MASK. | |
3509 | * This best be set to the default value (3) or the CRT won't work. No, | |
3510 | * I don't entirely understand what this does... | |
3511 | */ | |
3512 | #define DPLL_MD_VGA_UDI_MULTIPLIER_MASK 0x0000003f | |
3513 | #define DPLL_MD_VGA_UDI_MULTIPLIER_SHIFT 0 | |
25eb05fc | 3514 | |
19ab4ed3 VS |
3515 | #define RAWCLK_FREQ_VLV _MMIO(VLV_DISPLAY_BASE + 0x6024) |
3516 | ||
f0f59a00 VS |
3517 | #define _FPA0 0x6040 |
3518 | #define _FPA1 0x6044 | |
3519 | #define _FPB0 0x6048 | |
3520 | #define _FPB1 0x604c | |
3521 | #define FP0(pipe) _MMIO_PIPE(pipe, _FPA0, _FPB0) | |
3522 | #define FP1(pipe) _MMIO_PIPE(pipe, _FPA1, _FPB1) | |
585fb111 | 3523 | #define FP_N_DIV_MASK 0x003f0000 |
f2b115e6 | 3524 | #define FP_N_PINEVIEW_DIV_MASK 0x00ff0000 |
585fb111 JB |
3525 | #define FP_N_DIV_SHIFT 16 |
3526 | #define FP_M1_DIV_MASK 0x00003f00 | |
3527 | #define FP_M1_DIV_SHIFT 8 | |
3528 | #define FP_M2_DIV_MASK 0x0000003f | |
f2b115e6 | 3529 | #define FP_M2_PINEVIEW_DIV_MASK 0x000000ff |
585fb111 | 3530 | #define FP_M2_DIV_SHIFT 0 |
f0f59a00 | 3531 | #define DPLL_TEST _MMIO(0x606c) |
585fb111 JB |
3532 | #define DPLLB_TEST_SDVO_DIV_1 (0 << 22) |
3533 | #define DPLLB_TEST_SDVO_DIV_2 (1 << 22) | |
3534 | #define DPLLB_TEST_SDVO_DIV_4 (2 << 22) | |
3535 | #define DPLLB_TEST_SDVO_DIV_MASK (3 << 22) | |
3536 | #define DPLLB_TEST_N_BYPASS (1 << 19) | |
3537 | #define DPLLB_TEST_M_BYPASS (1 << 18) | |
3538 | #define DPLLB_INPUT_BUFFER_ENABLE (1 << 16) | |
3539 | #define DPLLA_TEST_N_BYPASS (1 << 3) | |
3540 | #define DPLLA_TEST_M_BYPASS (1 << 2) | |
3541 | #define DPLLA_INPUT_BUFFER_ENABLE (1 << 0) | |
f0f59a00 | 3542 | #define D_STATE _MMIO(0x6104) |
5ee8ee86 PZ |
3543 | #define DSTATE_GFX_RESET_I830 (1 << 6) |
3544 | #define DSTATE_PLL_D3_OFF (1 << 3) | |
3545 | #define DSTATE_GFX_CLOCK_GATING (1 << 1) | |
3546 | #define DSTATE_DOT_CLOCK_GATING (1 << 0) | |
ed5eb1b7 | 3547 | #define DSPCLK_GATE_D _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x6200) |
652c393a JB |
3548 | # define DPUNIT_B_CLOCK_GATE_DISABLE (1 << 30) /* 965 */ |
3549 | # define VSUNIT_CLOCK_GATE_DISABLE (1 << 29) /* 965 */ | |
3550 | # define VRHUNIT_CLOCK_GATE_DISABLE (1 << 28) /* 965 */ | |
3551 | # define VRDUNIT_CLOCK_GATE_DISABLE (1 << 27) /* 965 */ | |
3552 | # define AUDUNIT_CLOCK_GATE_DISABLE (1 << 26) /* 965 */ | |
3553 | # define DPUNIT_A_CLOCK_GATE_DISABLE (1 << 25) /* 965 */ | |
3554 | # define DPCUNIT_CLOCK_GATE_DISABLE (1 << 24) /* 965 */ | |
ad8059cf | 3555 | # define PNV_GMBUSUNIT_CLOCK_GATE_DISABLE (1 << 24) /* pnv */ |
652c393a JB |
3556 | # define TVRUNIT_CLOCK_GATE_DISABLE (1 << 23) /* 915-945 */ |
3557 | # define TVCUNIT_CLOCK_GATE_DISABLE (1 << 22) /* 915-945 */ | |
3558 | # define TVFUNIT_CLOCK_GATE_DISABLE (1 << 21) /* 915-945 */ | |
3559 | # define TVEUNIT_CLOCK_GATE_DISABLE (1 << 20) /* 915-945 */ | |
3560 | # define DVSUNIT_CLOCK_GATE_DISABLE (1 << 19) /* 915-945 */ | |
3561 | # define DSSUNIT_CLOCK_GATE_DISABLE (1 << 18) /* 915-945 */ | |
3562 | # define DDBUNIT_CLOCK_GATE_DISABLE (1 << 17) /* 915-945 */ | |
3563 | # define DPRUNIT_CLOCK_GATE_DISABLE (1 << 16) /* 915-945 */ | |
3564 | # define DPFUNIT_CLOCK_GATE_DISABLE (1 << 15) /* 915-945 */ | |
3565 | # define DPBMUNIT_CLOCK_GATE_DISABLE (1 << 14) /* 915-945 */ | |
3566 | # define DPLSUNIT_CLOCK_GATE_DISABLE (1 << 13) /* 915-945 */ | |
3567 | # define DPLUNIT_CLOCK_GATE_DISABLE (1 << 12) /* 915-945 */ | |
3568 | # define DPOUNIT_CLOCK_GATE_DISABLE (1 << 11) | |
3569 | # define DPBUNIT_CLOCK_GATE_DISABLE (1 << 10) | |
3570 | # define DCUNIT_CLOCK_GATE_DISABLE (1 << 9) | |
3571 | # define DPUNIT_CLOCK_GATE_DISABLE (1 << 8) | |
3572 | # define VRUNIT_CLOCK_GATE_DISABLE (1 << 7) /* 915+: reserved */ | |
3573 | # define OVHUNIT_CLOCK_GATE_DISABLE (1 << 6) /* 830-865 */ | |
3574 | # define DPIOUNIT_CLOCK_GATE_DISABLE (1 << 6) /* 915-945 */ | |
3575 | # define OVFUNIT_CLOCK_GATE_DISABLE (1 << 5) | |
3576 | # define OVBUNIT_CLOCK_GATE_DISABLE (1 << 4) | |
646b4269 | 3577 | /* |
652c393a JB |
3578 | * This bit must be set on the 830 to prevent hangs when turning off the |
3579 | * overlay scaler. | |
3580 | */ | |
3581 | # define OVRUNIT_CLOCK_GATE_DISABLE (1 << 3) | |
3582 | # define OVCUNIT_CLOCK_GATE_DISABLE (1 << 2) | |
3583 | # define OVUUNIT_CLOCK_GATE_DISABLE (1 << 1) | |
3584 | # define ZVUNIT_CLOCK_GATE_DISABLE (1 << 0) /* 830 */ | |
3585 | # define OVLUNIT_CLOCK_GATE_DISABLE (1 << 0) /* 845,865 */ | |
3586 | ||
f0f59a00 | 3587 | #define RENCLK_GATE_D1 _MMIO(0x6204) |
652c393a JB |
3588 | # define BLITTER_CLOCK_GATE_DISABLE (1 << 13) /* 945GM only */ |
3589 | # define MPEG_CLOCK_GATE_DISABLE (1 << 12) /* 945GM only */ | |
3590 | # define PC_FE_CLOCK_GATE_DISABLE (1 << 11) | |
3591 | # define PC_BE_CLOCK_GATE_DISABLE (1 << 10) | |
3592 | # define WINDOWER_CLOCK_GATE_DISABLE (1 << 9) | |
3593 | # define INTERPOLATOR_CLOCK_GATE_DISABLE (1 << 8) | |
3594 | # define COLOR_CALCULATOR_CLOCK_GATE_DISABLE (1 << 7) | |
3595 | # define MOTION_COMP_CLOCK_GATE_DISABLE (1 << 6) | |
3596 | # define MAG_CLOCK_GATE_DISABLE (1 << 5) | |
646b4269 | 3597 | /* This bit must be unset on 855,865 */ |
652c393a JB |
3598 | # define MECI_CLOCK_GATE_DISABLE (1 << 4) |
3599 | # define DCMP_CLOCK_GATE_DISABLE (1 << 3) | |
3600 | # define MEC_CLOCK_GATE_DISABLE (1 << 2) | |
3601 | # define MECO_CLOCK_GATE_DISABLE (1 << 1) | |
646b4269 | 3602 | /* This bit must be set on 855,865. */ |
652c393a JB |
3603 | # define SV_CLOCK_GATE_DISABLE (1 << 0) |
3604 | # define I915_MPEG_CLOCK_GATE_DISABLE (1 << 16) | |
3605 | # define I915_VLD_IP_PR_CLOCK_GATE_DISABLE (1 << 15) | |
3606 | # define I915_MOTION_COMP_CLOCK_GATE_DISABLE (1 << 14) | |
3607 | # define I915_BD_BF_CLOCK_GATE_DISABLE (1 << 13) | |
3608 | # define I915_SF_SE_CLOCK_GATE_DISABLE (1 << 12) | |
3609 | # define I915_WM_CLOCK_GATE_DISABLE (1 << 11) | |
3610 | # define I915_IZ_CLOCK_GATE_DISABLE (1 << 10) | |
3611 | # define I915_PI_CLOCK_GATE_DISABLE (1 << 9) | |
3612 | # define I915_DI_CLOCK_GATE_DISABLE (1 << 8) | |
3613 | # define I915_SH_SV_CLOCK_GATE_DISABLE (1 << 7) | |
3614 | # define I915_PL_DG_QC_FT_CLOCK_GATE_DISABLE (1 << 6) | |
3615 | # define I915_SC_CLOCK_GATE_DISABLE (1 << 5) | |
3616 | # define I915_FL_CLOCK_GATE_DISABLE (1 << 4) | |
3617 | # define I915_DM_CLOCK_GATE_DISABLE (1 << 3) | |
3618 | # define I915_PS_CLOCK_GATE_DISABLE (1 << 2) | |
3619 | # define I915_CC_CLOCK_GATE_DISABLE (1 << 1) | |
3620 | # define I915_BY_CLOCK_GATE_DISABLE (1 << 0) | |
3621 | ||
3622 | # define I965_RCZ_CLOCK_GATE_DISABLE (1 << 30) | |
646b4269 | 3623 | /* This bit must always be set on 965G/965GM */ |
652c393a JB |
3624 | # define I965_RCC_CLOCK_GATE_DISABLE (1 << 29) |
3625 | # define I965_RCPB_CLOCK_GATE_DISABLE (1 << 28) | |
3626 | # define I965_DAP_CLOCK_GATE_DISABLE (1 << 27) | |
3627 | # define I965_ROC_CLOCK_GATE_DISABLE (1 << 26) | |
3628 | # define I965_GW_CLOCK_GATE_DISABLE (1 << 25) | |
3629 | # define I965_TD_CLOCK_GATE_DISABLE (1 << 24) | |
646b4269 | 3630 | /* This bit must always be set on 965G */ |
652c393a JB |
3631 | # define I965_ISC_CLOCK_GATE_DISABLE (1 << 23) |
3632 | # define I965_IC_CLOCK_GATE_DISABLE (1 << 22) | |
3633 | # define I965_EU_CLOCK_GATE_DISABLE (1 << 21) | |
3634 | # define I965_IF_CLOCK_GATE_DISABLE (1 << 20) | |
3635 | # define I965_TC_CLOCK_GATE_DISABLE (1 << 19) | |
3636 | # define I965_SO_CLOCK_GATE_DISABLE (1 << 17) | |
3637 | # define I965_FBC_CLOCK_GATE_DISABLE (1 << 16) | |
3638 | # define I965_MARI_CLOCK_GATE_DISABLE (1 << 15) | |
3639 | # define I965_MASF_CLOCK_GATE_DISABLE (1 << 14) | |
3640 | # define I965_MAWB_CLOCK_GATE_DISABLE (1 << 13) | |
3641 | # define I965_EM_CLOCK_GATE_DISABLE (1 << 12) | |
3642 | # define I965_UC_CLOCK_GATE_DISABLE (1 << 11) | |
3643 | # define I965_SI_CLOCK_GATE_DISABLE (1 << 6) | |
3644 | # define I965_MT_CLOCK_GATE_DISABLE (1 << 5) | |
3645 | # define I965_PL_CLOCK_GATE_DISABLE (1 << 4) | |
3646 | # define I965_DG_CLOCK_GATE_DISABLE (1 << 3) | |
3647 | # define I965_QC_CLOCK_GATE_DISABLE (1 << 2) | |
3648 | # define I965_FT_CLOCK_GATE_DISABLE (1 << 1) | |
3649 | # define I965_DM_CLOCK_GATE_DISABLE (1 << 0) | |
3650 | ||
f0f59a00 | 3651 | #define RENCLK_GATE_D2 _MMIO(0x6208) |
652c393a JB |
3652 | #define VF_UNIT_CLOCK_GATE_DISABLE (1 << 9) |
3653 | #define GS_UNIT_CLOCK_GATE_DISABLE (1 << 7) | |
3654 | #define CL_UNIT_CLOCK_GATE_DISABLE (1 << 6) | |
fa4f53c4 | 3655 | |
f0f59a00 | 3656 | #define VDECCLK_GATE_D _MMIO(0x620C) /* g4x only */ |
fa4f53c4 VS |
3657 | #define VCP_UNIT_CLOCK_GATE_DISABLE (1 << 4) |
3658 | ||
f0f59a00 VS |
3659 | #define RAMCLK_GATE_D _MMIO(0x6210) /* CRL only */ |
3660 | #define DEUC _MMIO(0x6214) /* CRL only */ | |
585fb111 | 3661 | |
f0f59a00 | 3662 | #define FW_BLC_SELF_VLV _MMIO(VLV_DISPLAY_BASE + 0x6500) |
5ee8ee86 | 3663 | #define FW_CSPWRDWNEN (1 << 15) |
ceb04246 | 3664 | |
f0f59a00 | 3665 | #define MI_ARB_VLV _MMIO(VLV_DISPLAY_BASE + 0x6504) |
e0d8d59b | 3666 | |
f0f59a00 | 3667 | #define CZCLK_CDCLK_FREQ_RATIO _MMIO(VLV_DISPLAY_BASE + 0x6508) |
24eb2d59 CML |
3668 | #define CDCLK_FREQ_SHIFT 4 |
3669 | #define CDCLK_FREQ_MASK (0x1f << CDCLK_FREQ_SHIFT) | |
3670 | #define CZCLK_FREQ_MASK 0xf | |
1e69cd74 | 3671 | |
f0f59a00 | 3672 | #define GCI_CONTROL _MMIO(VLV_DISPLAY_BASE + 0x650C) |
1e69cd74 VS |
3673 | #define PFI_CREDIT_63 (9 << 28) /* chv only */ |
3674 | #define PFI_CREDIT_31 (8 << 28) /* chv only */ | |
3675 | #define PFI_CREDIT(x) (((x) - 8) << 28) /* 8-15 */ | |
3676 | #define PFI_CREDIT_RESEND (1 << 27) | |
3677 | #define VGA_FAST_MODE_DISABLE (1 << 14) | |
3678 | ||
f0f59a00 | 3679 | #define GMBUSFREQ_VLV _MMIO(VLV_DISPLAY_BASE + 0x6510) |
24eb2d59 | 3680 | |
585fb111 JB |
3681 | /* |
3682 | * Palette regs | |
3683 | */ | |
74c1e826 JN |
3684 | #define _PALETTE_A 0xa000 |
3685 | #define _PALETTE_B 0xa800 | |
3686 | #define _CHV_PALETTE_C 0xc000 | |
8efd0698 SS |
3687 | #define PALETTE_RED_MASK REG_GENMASK(23, 16) |
3688 | #define PALETTE_GREEN_MASK REG_GENMASK(15, 8) | |
3689 | #define PALETTE_BLUE_MASK REG_GENMASK(7, 0) | |
ed5eb1b7 | 3690 | #define PALETTE(pipe, i) _MMIO(DISPLAY_MMIO_BASE(dev_priv) + \ |
74c1e826 JN |
3691 | _PICK((pipe), _PALETTE_A, \ |
3692 | _PALETTE_B, _CHV_PALETTE_C) + \ | |
3693 | (i) * 4) | |
585fb111 | 3694 | |
673a394b EA |
3695 | /* MCH MMIO space */ |
3696 | ||
3697 | /* | |
3698 | * MCHBAR mirror. | |
3699 | * | |
3700 | * This mirrors the MCHBAR MMIO space whose location is determined by | |
3701 | * device 0 function 0's pci config register 0x44 or 0x48 and matches it in | |
3702 | * every way. It is not accessible from the CP register read instructions. | |
3703 | * | |
515b2392 PZ |
3704 | * Starting from Haswell, you can't write registers using the MCHBAR mirror, |
3705 | * just read. | |
673a394b EA |
3706 | */ |
3707 | #define MCHBAR_MIRROR_BASE 0x10000 | |
3708 | ||
1398261a YL |
3709 | #define MCHBAR_MIRROR_BASE_SNB 0x140000 |
3710 | ||
f0f59a00 VS |
3711 | #define CTG_STOLEN_RESERVED _MMIO(MCHBAR_MIRROR_BASE + 0x34) |
3712 | #define ELK_STOLEN_RESERVED _MMIO(MCHBAR_MIRROR_BASE + 0x48) | |
7d316aec VS |
3713 | #define G4X_STOLEN_RESERVED_ADDR1_MASK (0xFFFF << 16) |
3714 | #define G4X_STOLEN_RESERVED_ADDR2_MASK (0xFFF << 4) | |
db7fb605 | 3715 | #define G4X_STOLEN_RESERVED_ENABLE (1 << 0) |
7d316aec | 3716 | |
3ebecd07 | 3717 | /* Memory controller frequency in MCHBAR for Haswell (possible SNB+) */ |
f0f59a00 | 3718 | #define DCLK _MMIO(MCHBAR_MIRROR_BASE_SNB + 0x5e04) |
3ebecd07 | 3719 | |
646b4269 | 3720 | /* 915-945 and GM965 MCH register controlling DRAM channel access */ |
f0f59a00 | 3721 | #define DCC _MMIO(MCHBAR_MIRROR_BASE + 0x200) |
673a394b EA |
3722 | #define DCC_ADDRESSING_MODE_SINGLE_CHANNEL (0 << 0) |
3723 | #define DCC_ADDRESSING_MODE_DUAL_CHANNEL_ASYMMETRIC (1 << 0) | |
3724 | #define DCC_ADDRESSING_MODE_DUAL_CHANNEL_INTERLEAVED (2 << 0) | |
3725 | #define DCC_ADDRESSING_MODE_MASK (3 << 0) | |
3726 | #define DCC_CHANNEL_XOR_DISABLE (1 << 10) | |
a7f014f2 | 3727 | #define DCC_CHANNEL_XOR_BIT_17 (1 << 9) |
f0f59a00 | 3728 | #define DCC2 _MMIO(MCHBAR_MIRROR_BASE + 0x204) |
656bfa3a | 3729 | #define DCC2_MODIFIED_ENHANCED_DISABLE (1 << 20) |
673a394b | 3730 | |
646b4269 | 3731 | /* Pineview MCH register contains DDR3 setting */ |
f0f59a00 | 3732 | #define CSHRDDR3CTL _MMIO(MCHBAR_MIRROR_BASE + 0x1a8) |
95534263 LP |
3733 | #define CSHRDDR3CTL_DDR3 (1 << 2) |
3734 | ||
646b4269 | 3735 | /* 965 MCH register controlling DRAM channel configuration */ |
f0f59a00 VS |
3736 | #define C0DRB3 _MMIO(MCHBAR_MIRROR_BASE + 0x206) |
3737 | #define C1DRB3 _MMIO(MCHBAR_MIRROR_BASE + 0x606) | |
673a394b | 3738 | |
646b4269 | 3739 | /* snb MCH registers for reading the DRAM channel configuration */ |
f0f59a00 VS |
3740 | #define MAD_DIMM_C0 _MMIO(MCHBAR_MIRROR_BASE_SNB + 0x5004) |
3741 | #define MAD_DIMM_C1 _MMIO(MCHBAR_MIRROR_BASE_SNB + 0x5008) | |
3742 | #define MAD_DIMM_C2 _MMIO(MCHBAR_MIRROR_BASE_SNB + 0x500C) | |
f691e2f4 DV |
3743 | #define MAD_DIMM_ECC_MASK (0x3 << 24) |
3744 | #define MAD_DIMM_ECC_OFF (0x0 << 24) | |
3745 | #define MAD_DIMM_ECC_IO_ON_LOGIC_OFF (0x1 << 24) | |
3746 | #define MAD_DIMM_ECC_IO_OFF_LOGIC_ON (0x2 << 24) | |
3747 | #define MAD_DIMM_ECC_ON (0x3 << 24) | |
3748 | #define MAD_DIMM_ENH_INTERLEAVE (0x1 << 22) | |
3749 | #define MAD_DIMM_RANK_INTERLEAVE (0x1 << 21) | |
3750 | #define MAD_DIMM_B_WIDTH_X16 (0x1 << 20) /* X8 chips if unset */ | |
3751 | #define MAD_DIMM_A_WIDTH_X16 (0x1 << 19) /* X8 chips if unset */ | |
3752 | #define MAD_DIMM_B_DUAL_RANK (0x1 << 18) | |
3753 | #define MAD_DIMM_A_DUAL_RANK (0x1 << 17) | |
3754 | #define MAD_DIMM_A_SELECT (0x1 << 16) | |
3755 | /* DIMM sizes are in multiples of 256mb. */ | |
3756 | #define MAD_DIMM_B_SIZE_SHIFT 8 | |
3757 | #define MAD_DIMM_B_SIZE_MASK (0xff << MAD_DIMM_B_SIZE_SHIFT) | |
3758 | #define MAD_DIMM_A_SIZE_SHIFT 0 | |
3759 | #define MAD_DIMM_A_SIZE_MASK (0xff << MAD_DIMM_A_SIZE_SHIFT) | |
3760 | ||
646b4269 | 3761 | /* snb MCH registers for priority tuning */ |
f0f59a00 | 3762 | #define MCH_SSKPD _MMIO(MCHBAR_MIRROR_BASE_SNB + 0x5d10) |
1d7aaa0c DV |
3763 | #define MCH_SSKPD_WM0_MASK 0x3f |
3764 | #define MCH_SSKPD_WM0_VAL 0xc | |
f691e2f4 | 3765 | |
f0f59a00 | 3766 | #define MCH_SECP_NRG_STTS _MMIO(MCHBAR_MIRROR_BASE_SNB + 0x592c) |
ec013e7f | 3767 | |
b11248df | 3768 | /* Clocking configuration register */ |
f0f59a00 | 3769 | #define CLKCFG _MMIO(MCHBAR_MIRROR_BASE + 0xc00) |
7662c8bd | 3770 | #define CLKCFG_FSB_400 (5 << 0) /* hrawclk 100 */ |
b11248df KP |
3771 | #define CLKCFG_FSB_533 (1 << 0) /* hrawclk 133 */ |
3772 | #define CLKCFG_FSB_667 (3 << 0) /* hrawclk 166 */ | |
3773 | #define CLKCFG_FSB_800 (2 << 0) /* hrawclk 200 */ | |
3774 | #define CLKCFG_FSB_1067 (6 << 0) /* hrawclk 266 */ | |
6f38123e | 3775 | #define CLKCFG_FSB_1067_ALT (0 << 0) /* hrawclk 266 */ |
b11248df | 3776 | #define CLKCFG_FSB_1333 (7 << 0) /* hrawclk 333 */ |
6f38123e VS |
3777 | /* |
3778 | * Note that on at least on ELK the below value is reported for both | |
3779 | * 333 and 400 MHz BIOS FSB setting, but given that the gmch datasheet | |
3780 | * lists only 200/266/333 MHz FSB as supported let's decode it as 333 MHz. | |
3781 | */ | |
3782 | #define CLKCFG_FSB_1333_ALT (4 << 0) /* hrawclk 333 */ | |
b11248df | 3783 | #define CLKCFG_FSB_MASK (7 << 0) |
7662c8bd SL |
3784 | #define CLKCFG_MEM_533 (1 << 4) |
3785 | #define CLKCFG_MEM_667 (2 << 4) | |
3786 | #define CLKCFG_MEM_800 (3 << 4) | |
3787 | #define CLKCFG_MEM_MASK (7 << 4) | |
3788 | ||
f0f59a00 VS |
3789 | #define HPLLVCO _MMIO(MCHBAR_MIRROR_BASE + 0xc38) |
3790 | #define HPLLVCO_MOBILE _MMIO(MCHBAR_MIRROR_BASE + 0xc0f) | |
34edce2f | 3791 | |
f0f59a00 | 3792 | #define TSC1 _MMIO(0x11001) |
5ee8ee86 | 3793 | #define TSE (1 << 0) |
f0f59a00 VS |
3794 | #define TR1 _MMIO(0x11006) |
3795 | #define TSFS _MMIO(0x11020) | |
7648fa99 JB |
3796 | #define TSFS_SLOPE_MASK 0x0000ff00 |
3797 | #define TSFS_SLOPE_SHIFT 8 | |
3798 | #define TSFS_INTR_MASK 0x000000ff | |
3799 | ||
f0f59a00 VS |
3800 | #define CRSTANDVID _MMIO(0x11100) |
3801 | #define PXVFREQ(fstart) _MMIO(0x11110 + (fstart) * 4) /* P[0-15]VIDFREQ (0x1114c) (Ironlake) */ | |
f97108d1 JB |
3802 | #define PXVFREQ_PX_MASK 0x7f000000 |
3803 | #define PXVFREQ_PX_SHIFT 24 | |
f0f59a00 VS |
3804 | #define VIDFREQ_BASE _MMIO(0x11110) |
3805 | #define VIDFREQ1 _MMIO(0x11110) /* VIDFREQ1-4 (0x1111c) (Cantiga) */ | |
3806 | #define VIDFREQ2 _MMIO(0x11114) | |
3807 | #define VIDFREQ3 _MMIO(0x11118) | |
3808 | #define VIDFREQ4 _MMIO(0x1111c) | |
f97108d1 JB |
3809 | #define VIDFREQ_P0_MASK 0x1f000000 |
3810 | #define VIDFREQ_P0_SHIFT 24 | |
3811 | #define VIDFREQ_P0_CSCLK_MASK 0x00f00000 | |
3812 | #define VIDFREQ_P0_CSCLK_SHIFT 20 | |
3813 | #define VIDFREQ_P0_CRCLK_MASK 0x000f0000 | |
3814 | #define VIDFREQ_P0_CRCLK_SHIFT 16 | |
3815 | #define VIDFREQ_P1_MASK 0x00001f00 | |
3816 | #define VIDFREQ_P1_SHIFT 8 | |
3817 | #define VIDFREQ_P1_CSCLK_MASK 0x000000f0 | |
3818 | #define VIDFREQ_P1_CSCLK_SHIFT 4 | |
3819 | #define VIDFREQ_P1_CRCLK_MASK 0x0000000f | |
f0f59a00 VS |
3820 | #define INTTOEXT_BASE_ILK _MMIO(0x11300) |
3821 | #define INTTOEXT_BASE _MMIO(0x11120) /* INTTOEXT1-8 (0x1113c) */ | |
f97108d1 JB |
3822 | #define INTTOEXT_MAP3_SHIFT 24 |
3823 | #define INTTOEXT_MAP3_MASK (0x1f << INTTOEXT_MAP3_SHIFT) | |
3824 | #define INTTOEXT_MAP2_SHIFT 16 | |
3825 | #define INTTOEXT_MAP2_MASK (0x1f << INTTOEXT_MAP2_SHIFT) | |
3826 | #define INTTOEXT_MAP1_SHIFT 8 | |
3827 | #define INTTOEXT_MAP1_MASK (0x1f << INTTOEXT_MAP1_SHIFT) | |
3828 | #define INTTOEXT_MAP0_SHIFT 0 | |
3829 | #define INTTOEXT_MAP0_MASK (0x1f << INTTOEXT_MAP0_SHIFT) | |
f0f59a00 | 3830 | #define MEMSWCTL _MMIO(0x11170) /* Ironlake only */ |
f97108d1 JB |
3831 | #define MEMCTL_CMD_MASK 0xe000 |
3832 | #define MEMCTL_CMD_SHIFT 13 | |
3833 | #define MEMCTL_CMD_RCLK_OFF 0 | |
3834 | #define MEMCTL_CMD_RCLK_ON 1 | |
3835 | #define MEMCTL_CMD_CHFREQ 2 | |
3836 | #define MEMCTL_CMD_CHVID 3 | |
3837 | #define MEMCTL_CMD_VMMOFF 4 | |
3838 | #define MEMCTL_CMD_VMMON 5 | |
5ee8ee86 | 3839 | #define MEMCTL_CMD_STS (1 << 12) /* write 1 triggers command, clears |
f97108d1 JB |
3840 | when command complete */ |
3841 | #define MEMCTL_FREQ_MASK 0x0f00 /* jitter, from 0-15 */ | |
3842 | #define MEMCTL_FREQ_SHIFT 8 | |
5ee8ee86 | 3843 | #define MEMCTL_SFCAVM (1 << 7) |
f97108d1 | 3844 | #define MEMCTL_TGT_VID_MASK 0x007f |
f0f59a00 VS |
3845 | #define MEMIHYST _MMIO(0x1117c) |
3846 | #define MEMINTREN _MMIO(0x11180) /* 16 bits */ | |
5ee8ee86 PZ |
3847 | #define MEMINT_RSEXIT_EN (1 << 8) |
3848 | #define MEMINT_CX_SUPR_EN (1 << 7) | |
3849 | #define MEMINT_CONT_BUSY_EN (1 << 6) | |
3850 | #define MEMINT_AVG_BUSY_EN (1 << 5) | |
3851 | #define MEMINT_EVAL_CHG_EN (1 << 4) | |
3852 | #define MEMINT_MON_IDLE_EN (1 << 3) | |
3853 | #define MEMINT_UP_EVAL_EN (1 << 2) | |
3854 | #define MEMINT_DOWN_EVAL_EN (1 << 1) | |
3855 | #define MEMINT_SW_CMD_EN (1 << 0) | |
f0f59a00 | 3856 | #define MEMINTRSTR _MMIO(0x11182) /* 16 bits */ |
f97108d1 JB |
3857 | #define MEM_RSEXIT_MASK 0xc000 |
3858 | #define MEM_RSEXIT_SHIFT 14 | |
3859 | #define MEM_CONT_BUSY_MASK 0x3000 | |
3860 | #define MEM_CONT_BUSY_SHIFT 12 | |
3861 | #define MEM_AVG_BUSY_MASK 0x0c00 | |
3862 | #define MEM_AVG_BUSY_SHIFT 10 | |
3863 | #define MEM_EVAL_CHG_MASK 0x0300 | |
3864 | #define MEM_EVAL_BUSY_SHIFT 8 | |
3865 | #define MEM_MON_IDLE_MASK 0x00c0 | |
3866 | #define MEM_MON_IDLE_SHIFT 6 | |
3867 | #define MEM_UP_EVAL_MASK 0x0030 | |
3868 | #define MEM_UP_EVAL_SHIFT 4 | |
3869 | #define MEM_DOWN_EVAL_MASK 0x000c | |
3870 | #define MEM_DOWN_EVAL_SHIFT 2 | |
3871 | #define MEM_SW_CMD_MASK 0x0003 | |
3872 | #define MEM_INT_STEER_GFX 0 | |
3873 | #define MEM_INT_STEER_CMR 1 | |
3874 | #define MEM_INT_STEER_SMI 2 | |
3875 | #define MEM_INT_STEER_SCI 3 | |
f0f59a00 | 3876 | #define MEMINTRSTS _MMIO(0x11184) |
5ee8ee86 PZ |
3877 | #define MEMINT_RSEXIT (1 << 7) |
3878 | #define MEMINT_CONT_BUSY (1 << 6) | |
3879 | #define MEMINT_AVG_BUSY (1 << 5) | |
3880 | #define MEMINT_EVAL_CHG (1 << 4) | |
3881 | #define MEMINT_MON_IDLE (1 << 3) | |
3882 | #define MEMINT_UP_EVAL (1 << 2) | |
3883 | #define MEMINT_DOWN_EVAL (1 << 1) | |
3884 | #define MEMINT_SW_CMD (1 << 0) | |
f0f59a00 | 3885 | #define MEMMODECTL _MMIO(0x11190) |
5ee8ee86 | 3886 | #define MEMMODE_BOOST_EN (1 << 31) |
f97108d1 JB |
3887 | #define MEMMODE_BOOST_FREQ_MASK 0x0f000000 /* jitter for boost, 0-15 */ |
3888 | #define MEMMODE_BOOST_FREQ_SHIFT 24 | |
3889 | #define MEMMODE_IDLE_MODE_MASK 0x00030000 | |
3890 | #define MEMMODE_IDLE_MODE_SHIFT 16 | |
3891 | #define MEMMODE_IDLE_MODE_EVAL 0 | |
3892 | #define MEMMODE_IDLE_MODE_CONT 1 | |
5ee8ee86 PZ |
3893 | #define MEMMODE_HWIDLE_EN (1 << 15) |
3894 | #define MEMMODE_SWMODE_EN (1 << 14) | |
3895 | #define MEMMODE_RCLK_GATE (1 << 13) | |
3896 | #define MEMMODE_HW_UPDATE (1 << 12) | |
f97108d1 JB |
3897 | #define MEMMODE_FSTART_MASK 0x00000f00 /* starting jitter, 0-15 */ |
3898 | #define MEMMODE_FSTART_SHIFT 8 | |
3899 | #define MEMMODE_FMAX_MASK 0x000000f0 /* max jitter, 0-15 */ | |
3900 | #define MEMMODE_FMAX_SHIFT 4 | |
3901 | #define MEMMODE_FMIN_MASK 0x0000000f /* min jitter, 0-15 */ | |
f0f59a00 VS |
3902 | #define RCBMAXAVG _MMIO(0x1119c) |
3903 | #define MEMSWCTL2 _MMIO(0x1119e) /* Cantiga only */ | |
f97108d1 JB |
3904 | #define SWMEMCMD_RENDER_OFF (0 << 13) |
3905 | #define SWMEMCMD_RENDER_ON (1 << 13) | |
3906 | #define SWMEMCMD_SWFREQ (2 << 13) | |
3907 | #define SWMEMCMD_TARVID (3 << 13) | |
3908 | #define SWMEMCMD_VRM_OFF (4 << 13) | |
3909 | #define SWMEMCMD_VRM_ON (5 << 13) | |
5ee8ee86 PZ |
3910 | #define CMDSTS (1 << 12) |
3911 | #define SFCAVM (1 << 11) | |
f97108d1 JB |
3912 | #define SWFREQ_MASK 0x0380 /* P0-7 */ |
3913 | #define SWFREQ_SHIFT 7 | |
3914 | #define TARVID_MASK 0x001f | |
f0f59a00 VS |
3915 | #define MEMSTAT_CTG _MMIO(0x111a0) |
3916 | #define RCBMINAVG _MMIO(0x111a0) | |
3917 | #define RCUPEI _MMIO(0x111b0) | |
3918 | #define RCDNEI _MMIO(0x111b4) | |
3919 | #define RSTDBYCTL _MMIO(0x111b8) | |
5ee8ee86 PZ |
3920 | #define RS1EN (1 << 31) |
3921 | #define RS2EN (1 << 30) | |
3922 | #define RS3EN (1 << 29) | |
3923 | #define D3RS3EN (1 << 28) /* Display D3 imlies RS3 */ | |
3924 | #define SWPROMORSX (1 << 27) /* RSx promotion timers ignored */ | |
3925 | #define RCWAKERW (1 << 26) /* Resetwarn from PCH causes wakeup */ | |
3926 | #define DPRSLPVREN (1 << 25) /* Fast voltage ramp enable */ | |
3927 | #define GFXTGHYST (1 << 24) /* Hysteresis to allow trunk gating */ | |
3928 | #define RCX_SW_EXIT (1 << 23) /* Leave RSx and prevent re-entry */ | |
3929 | #define RSX_STATUS_MASK (7 << 20) | |
3930 | #define RSX_STATUS_ON (0 << 20) | |
3931 | #define RSX_STATUS_RC1 (1 << 20) | |
3932 | #define RSX_STATUS_RC1E (2 << 20) | |
3933 | #define RSX_STATUS_RS1 (3 << 20) | |
3934 | #define RSX_STATUS_RS2 (4 << 20) /* aka rc6 */ | |
3935 | #define RSX_STATUS_RSVD (5 << 20) /* deep rc6 unsupported on ilk */ | |
3936 | #define RSX_STATUS_RS3 (6 << 20) /* rs3 unsupported on ilk */ | |
3937 | #define RSX_STATUS_RSVD2 (7 << 20) | |
3938 | #define UWRCRSXE (1 << 19) /* wake counter limit prevents rsx */ | |
3939 | #define RSCRP (1 << 18) /* rs requests control on rs1/2 reqs */ | |
3940 | #define JRSC (1 << 17) /* rsx coupled to cpu c-state */ | |
3941 | #define RS2INC0 (1 << 16) /* allow rs2 in cpu c0 */ | |
3942 | #define RS1CONTSAV_MASK (3 << 14) | |
3943 | #define RS1CONTSAV_NO_RS1 (0 << 14) /* rs1 doesn't save/restore context */ | |
3944 | #define RS1CONTSAV_RSVD (1 << 14) | |
3945 | #define RS1CONTSAV_SAVE_RS1 (2 << 14) /* rs1 saves context */ | |
3946 | #define RS1CONTSAV_FULL_RS1 (3 << 14) /* rs1 saves and restores context */ | |
3947 | #define NORMSLEXLAT_MASK (3 << 12) | |
3948 | #define SLOW_RS123 (0 << 12) | |
3949 | #define SLOW_RS23 (1 << 12) | |
3950 | #define SLOW_RS3 (2 << 12) | |
3951 | #define NORMAL_RS123 (3 << 12) | |
3952 | #define RCMODE_TIMEOUT (1 << 11) /* 0 is eval interval method */ | |
3953 | #define IMPROMOEN (1 << 10) /* promo is immediate or delayed until next idle interval (only for timeout method above) */ | |
3954 | #define RCENTSYNC (1 << 9) /* rs coupled to cpu c-state (3/6/7) */ | |
3955 | #define STATELOCK (1 << 7) /* locked to rs_cstate if 0 */ | |
3956 | #define RS_CSTATE_MASK (3 << 4) | |
3957 | #define RS_CSTATE_C367_RS1 (0 << 4) | |
3958 | #define RS_CSTATE_C36_RS1_C7_RS2 (1 << 4) | |
3959 | #define RS_CSTATE_RSVD (2 << 4) | |
3960 | #define RS_CSTATE_C367_RS2 (3 << 4) | |
3961 | #define REDSAVES (1 << 3) /* no context save if was idle during rs0 */ | |
3962 | #define REDRESTORES (1 << 2) /* no restore if was idle during rs0 */ | |
f0f59a00 VS |
3963 | #define VIDCTL _MMIO(0x111c0) |
3964 | #define VIDSTS _MMIO(0x111c8) | |
3965 | #define VIDSTART _MMIO(0x111cc) /* 8 bits */ | |
3966 | #define MEMSTAT_ILK _MMIO(0x111f8) | |
f97108d1 JB |
3967 | #define MEMSTAT_VID_MASK 0x7f00 |
3968 | #define MEMSTAT_VID_SHIFT 8 | |
3969 | #define MEMSTAT_PSTATE_MASK 0x00f8 | |
3970 | #define MEMSTAT_PSTATE_SHIFT 3 | |
5ee8ee86 | 3971 | #define MEMSTAT_MON_ACTV (1 << 2) |
f97108d1 JB |
3972 | #define MEMSTAT_SRC_CTL_MASK 0x0003 |
3973 | #define MEMSTAT_SRC_CTL_CORE 0 | |
3974 | #define MEMSTAT_SRC_CTL_TRB 1 | |
3975 | #define MEMSTAT_SRC_CTL_THM 2 | |
3976 | #define MEMSTAT_SRC_CTL_STDBY 3 | |
f0f59a00 VS |
3977 | #define RCPREVBSYTUPAVG _MMIO(0x113b8) |
3978 | #define RCPREVBSYTDNAVG _MMIO(0x113bc) | |
3979 | #define PMMISC _MMIO(0x11214) | |
5ee8ee86 | 3980 | #define MCPPCE_EN (1 << 0) /* enable PM_MSG from PCH->MPC */ |
f0f59a00 VS |
3981 | #define SDEW _MMIO(0x1124c) |
3982 | #define CSIEW0 _MMIO(0x11250) | |
3983 | #define CSIEW1 _MMIO(0x11254) | |
3984 | #define CSIEW2 _MMIO(0x11258) | |
3985 | #define PEW(i) _MMIO(0x1125c + (i) * 4) /* 5 registers */ | |
3986 | #define DEW(i) _MMIO(0x11270 + (i) * 4) /* 3 registers */ | |
3987 | #define MCHAFE _MMIO(0x112c0) | |
3988 | #define CSIEC _MMIO(0x112e0) | |
3989 | #define DMIEC _MMIO(0x112e4) | |
3990 | #define DDREC _MMIO(0x112e8) | |
3991 | #define PEG0EC _MMIO(0x112ec) | |
3992 | #define PEG1EC _MMIO(0x112f0) | |
3993 | #define GFXEC _MMIO(0x112f4) | |
3994 | #define RPPREVBSYTUPAVG _MMIO(0x113b8) | |
3995 | #define RPPREVBSYTDNAVG _MMIO(0x113bc) | |
3996 | #define ECR _MMIO(0x11600) | |
5ee8ee86 PZ |
3997 | #define ECR_GPFE (1 << 31) |
3998 | #define ECR_IMONE (1 << 30) | |
7648fa99 | 3999 | #define ECR_CAP_MASK 0x0000001f /* Event range, 0-31 */ |
f0f59a00 VS |
4000 | #define OGW0 _MMIO(0x11608) |
4001 | #define OGW1 _MMIO(0x1160c) | |
4002 | #define EG0 _MMIO(0x11610) | |
4003 | #define EG1 _MMIO(0x11614) | |
4004 | #define EG2 _MMIO(0x11618) | |
4005 | #define EG3 _MMIO(0x1161c) | |
4006 | #define EG4 _MMIO(0x11620) | |
4007 | #define EG5 _MMIO(0x11624) | |
4008 | #define EG6 _MMIO(0x11628) | |
4009 | #define EG7 _MMIO(0x1162c) | |
4010 | #define PXW(i) _MMIO(0x11664 + (i) * 4) /* 4 registers */ | |
4011 | #define PXWL(i) _MMIO(0x11680 + (i) * 8) /* 8 registers */ | |
4012 | #define LCFUSE02 _MMIO(0x116c0) | |
7648fa99 | 4013 | #define LCFUSE_HIV_MASK 0x000000ff |
f0f59a00 VS |
4014 | #define CSIPLL0 _MMIO(0x12c10) |
4015 | #define DDRMPLL1 _MMIO(0X12c20) | |
4016 | #define PEG_BAND_GAP_DATA _MMIO(0x14d68) | |
7d57382e | 4017 | |
f0f59a00 | 4018 | #define GEN6_GT_THREAD_STATUS_REG _MMIO(0x13805c) |
c4de7b0f | 4019 | #define GEN6_GT_THREAD_STATUS_CORE_MASK 0x7 |
c4de7b0f | 4020 | |
f0f59a00 VS |
4021 | #define GEN6_GT_PERF_STATUS _MMIO(MCHBAR_MIRROR_BASE_SNB + 0x5948) |
4022 | #define BXT_GT_PERF_STATUS _MMIO(MCHBAR_MIRROR_BASE_SNB + 0x7070) | |
4023 | #define GEN6_RP_STATE_LIMITS _MMIO(MCHBAR_MIRROR_BASE_SNB + 0x5994) | |
4024 | #define GEN6_RP_STATE_CAP _MMIO(MCHBAR_MIRROR_BASE_SNB + 0x5998) | |
4025 | #define BXT_RP_STATE_CAP _MMIO(0x138170) | |
3b8d8d91 | 4026 | |
8a292d01 VS |
4027 | /* |
4028 | * Make these a multiple of magic 25 to avoid SNB (eg. Dell XPS | |
4029 | * 8300) freezing up around GPU hangs. Looks as if even | |
4030 | * scheduling/timer interrupts start misbehaving if the RPS | |
4031 | * EI/thresholds are "bad", leading to a very sluggish or even | |
4032 | * frozen machine. | |
4033 | */ | |
4034 | #define INTERVAL_1_28_US(us) roundup(((us) * 100) >> 7, 25) | |
de43ae9d | 4035 | #define INTERVAL_1_33_US(us) (((us) * 3) >> 2) |
26148bd3 | 4036 | #define INTERVAL_0_833_US(us) (((us) * 6) / 5) |
35ceabf3 | 4037 | #define GT_INTERVAL_FROM_US(dev_priv, us) (INTEL_GEN(dev_priv) >= 9 ? \ |
cc3f90f0 | 4038 | (IS_GEN9_LP(dev_priv) ? \ |
26148bd3 AG |
4039 | INTERVAL_0_833_US(us) : \ |
4040 | INTERVAL_1_33_US(us)) : \ | |
de43ae9d AG |
4041 | INTERVAL_1_28_US(us)) |
4042 | ||
52530cba AG |
4043 | #define INTERVAL_1_28_TO_US(interval) (((interval) << 7) / 100) |
4044 | #define INTERVAL_1_33_TO_US(interval) (((interval) << 2) / 3) | |
4045 | #define INTERVAL_0_833_TO_US(interval) (((interval) * 5) / 6) | |
35ceabf3 | 4046 | #define GT_PM_INTERVAL_TO_US(dev_priv, interval) (INTEL_GEN(dev_priv) >= 9 ? \ |
cc3f90f0 | 4047 | (IS_GEN9_LP(dev_priv) ? \ |
52530cba AG |
4048 | INTERVAL_0_833_TO_US(interval) : \ |
4049 | INTERVAL_1_33_TO_US(interval)) : \ | |
4050 | INTERVAL_1_28_TO_US(interval)) | |
4051 | ||
aa40d6bb ZN |
4052 | /* |
4053 | * Logical Context regs | |
4054 | */ | |
baba6e57 | 4055 | #define CCID(base) _MMIO((base) + 0x180) |
ec62ed3e CW |
4056 | #define CCID_EN BIT(0) |
4057 | #define CCID_EXTENDED_STATE_RESTORE BIT(2) | |
4058 | #define CCID_EXTENDED_STATE_SAVE BIT(3) | |
e8016055 VS |
4059 | /* |
4060 | * Notes on SNB/IVB/VLV context size: | |
4061 | * - Power context is saved elsewhere (LLC or stolen) | |
4062 | * - Ring/execlist context is saved on SNB, not on IVB | |
4063 | * - Extended context size already includes render context size | |
4064 | * - We always need to follow the extended context size. | |
4065 | * SNB BSpec has comments indicating that we should use the | |
4066 | * render context size instead if execlists are disabled, but | |
4067 | * based on empirical testing that's just nonsense. | |
4068 | * - Pipelined/VF state is saved on SNB/IVB respectively | |
4069 | * - GT1 size just indicates how much of render context | |
4070 | * doesn't need saving on GT1 | |
4071 | */ | |
f0f59a00 | 4072 | #define CXT_SIZE _MMIO(0x21a0) |
68d97538 VS |
4073 | #define GEN6_CXT_POWER_SIZE(cxt_reg) (((cxt_reg) >> 24) & 0x3f) |
4074 | #define GEN6_CXT_RING_SIZE(cxt_reg) (((cxt_reg) >> 18) & 0x3f) | |
4075 | #define GEN6_CXT_RENDER_SIZE(cxt_reg) (((cxt_reg) >> 12) & 0x3f) | |
4076 | #define GEN6_CXT_EXTENDED_SIZE(cxt_reg) (((cxt_reg) >> 6) & 0x3f) | |
4077 | #define GEN6_CXT_PIPELINE_SIZE(cxt_reg) (((cxt_reg) >> 0) & 0x3f) | |
e8016055 | 4078 | #define GEN6_CXT_TOTAL_SIZE(cxt_reg) (GEN6_CXT_RING_SIZE(cxt_reg) + \ |
fe1cc68f BW |
4079 | GEN6_CXT_EXTENDED_SIZE(cxt_reg) + \ |
4080 | GEN6_CXT_PIPELINE_SIZE(cxt_reg)) | |
f0f59a00 | 4081 | #define GEN7_CXT_SIZE _MMIO(0x21a8) |
68d97538 VS |
4082 | #define GEN7_CXT_POWER_SIZE(ctx_reg) (((ctx_reg) >> 25) & 0x7f) |
4083 | #define GEN7_CXT_RING_SIZE(ctx_reg) (((ctx_reg) >> 22) & 0x7) | |
4084 | #define GEN7_CXT_RENDER_SIZE(ctx_reg) (((ctx_reg) >> 16) & 0x3f) | |
4085 | #define GEN7_CXT_EXTENDED_SIZE(ctx_reg) (((ctx_reg) >> 9) & 0x7f) | |
4086 | #define GEN7_CXT_GT1_SIZE(ctx_reg) (((ctx_reg) >> 6) & 0x7) | |
4087 | #define GEN7_CXT_VFSTATE_SIZE(ctx_reg) (((ctx_reg) >> 0) & 0x3f) | |
e8016055 | 4088 | #define GEN7_CXT_TOTAL_SIZE(ctx_reg) (GEN7_CXT_EXTENDED_SIZE(ctx_reg) + \ |
4f91dd6f | 4089 | GEN7_CXT_VFSTATE_SIZE(ctx_reg)) |
8897644a | 4090 | |
c01fc532 ZW |
4091 | enum { |
4092 | INTEL_ADVANCED_CONTEXT = 0, | |
4093 | INTEL_LEGACY_32B_CONTEXT, | |
4094 | INTEL_ADVANCED_AD_CONTEXT, | |
4095 | INTEL_LEGACY_64B_CONTEXT | |
4096 | }; | |
4097 | ||
2355cf08 MK |
4098 | enum { |
4099 | FAULT_AND_HANG = 0, | |
4100 | FAULT_AND_HALT, /* Debug only */ | |
4101 | FAULT_AND_STREAM, | |
4102 | FAULT_AND_CONTINUE /* Unsupported */ | |
4103 | }; | |
4104 | ||
5ee8ee86 PZ |
4105 | #define GEN8_CTX_VALID (1 << 0) |
4106 | #define GEN8_CTX_FORCE_PD_RESTORE (1 << 1) | |
4107 | #define GEN8_CTX_FORCE_RESTORE (1 << 2) | |
4108 | #define GEN8_CTX_L3LLC_COHERENT (1 << 5) | |
4109 | #define GEN8_CTX_PRIVILEGE (1 << 8) | |
c01fc532 | 4110 | #define GEN8_CTX_ADDRESSING_MODE_SHIFT 3 |
c01fc532 | 4111 | |
2355cf08 MK |
4112 | #define GEN8_CTX_ID_SHIFT 32 |
4113 | #define GEN8_CTX_ID_WIDTH 21 | |
ac52da6a DCS |
4114 | #define GEN11_SW_CTX_ID_SHIFT 37 |
4115 | #define GEN11_SW_CTX_ID_WIDTH 11 | |
4116 | #define GEN11_ENGINE_CLASS_SHIFT 61 | |
4117 | #define GEN11_ENGINE_CLASS_WIDTH 3 | |
4118 | #define GEN11_ENGINE_INSTANCE_SHIFT 48 | |
4119 | #define GEN11_ENGINE_INSTANCE_WIDTH 6 | |
c01fc532 | 4120 | |
f0f59a00 VS |
4121 | #define CHV_CLK_CTL1 _MMIO(0x101100) |
4122 | #define VLV_CLK_CTL2 _MMIO(0x101104) | |
e454a05d JB |
4123 | #define CLK_CTL2_CZCOUNT_30NS_SHIFT 28 |
4124 | ||
585fb111 JB |
4125 | /* |
4126 | * Overlay regs | |
4127 | */ | |
4128 | ||
f0f59a00 VS |
4129 | #define OVADD _MMIO(0x30000) |
4130 | #define DOVSTA _MMIO(0x30008) | |
5ee8ee86 | 4131 | #define OC_BUF (0x3 << 20) |
f0f59a00 VS |
4132 | #define OGAMC5 _MMIO(0x30010) |
4133 | #define OGAMC4 _MMIO(0x30014) | |
4134 | #define OGAMC3 _MMIO(0x30018) | |
4135 | #define OGAMC2 _MMIO(0x3001c) | |
4136 | #define OGAMC1 _MMIO(0x30020) | |
4137 | #define OGAMC0 _MMIO(0x30024) | |
585fb111 | 4138 | |
d965e7ac ID |
4139 | /* |
4140 | * GEN9 clock gating regs | |
4141 | */ | |
4142 | #define GEN9_CLKGATE_DIS_0 _MMIO(0x46530) | |
df49ec82 | 4143 | #define DARBF_GATING_DIS (1 << 27) |
d965e7ac ID |
4144 | #define PWM2_GATING_DIS (1 << 14) |
4145 | #define PWM1_GATING_DIS (1 << 13) | |
4146 | ||
6481d5ed VS |
4147 | #define GEN9_CLKGATE_DIS_4 _MMIO(0x4653C) |
4148 | #define BXT_GMBUS_GATING_DIS (1 << 14) | |
4149 | ||
ed69cd40 ID |
4150 | #define _CLKGATE_DIS_PSL_A 0x46520 |
4151 | #define _CLKGATE_DIS_PSL_B 0x46524 | |
4152 | #define _CLKGATE_DIS_PSL_C 0x46528 | |
c4a4efa9 VS |
4153 | #define DUPS1_GATING_DIS (1 << 15) |
4154 | #define DUPS2_GATING_DIS (1 << 19) | |
4155 | #define DUPS3_GATING_DIS (1 << 23) | |
ed69cd40 ID |
4156 | #define DPF_GATING_DIS (1 << 10) |
4157 | #define DPF_RAM_GATING_DIS (1 << 9) | |
4158 | #define DPFR_GATING_DIS (1 << 8) | |
4159 | ||
4160 | #define CLKGATE_DIS_PSL(pipe) \ | |
4161 | _MMIO_PIPE(pipe, _CLKGATE_DIS_PSL_A, _CLKGATE_DIS_PSL_B) | |
4162 | ||
90007bca RV |
4163 | /* |
4164 | * GEN10 clock gating regs | |
4165 | */ | |
4166 | #define SLICE_UNIT_LEVEL_CLKGATE _MMIO(0x94d4) | |
4167 | #define SARBUNIT_CLKGATE_DIS (1 << 5) | |
0a60797a | 4168 | #define RCCUNIT_CLKGATE_DIS (1 << 7) |
0a437d49 | 4169 | #define MSCUNIT_CLKGATE_DIS (1 << 10) |
da5d2ca8 MK |
4170 | #define L3_CLKGATE_DIS REG_BIT(16) |
4171 | #define L3_CR2X_CLKGATE_DIS REG_BIT(17) | |
90007bca | 4172 | |
a4713c5a RV |
4173 | #define SUBSLICE_UNIT_LEVEL_CLKGATE _MMIO(0x9524) |
4174 | #define GWUNIT_CLKGATE_DIS (1 << 16) | |
4175 | ||
65df78bd MK |
4176 | #define SUBSLICE_UNIT_LEVEL_CLKGATE2 _MMIO(0x9528) |
4177 | #define CPSSUNIT_CLKGATE_DIS REG_BIT(9) | |
4178 | ||
01ab0f92 RA |
4179 | #define UNSLICE_UNIT_LEVEL_CLKGATE _MMIO(0x9434) |
4180 | #define VFUNIT_CLKGATE_DIS (1 << 20) | |
4181 | ||
5ba700c7 OM |
4182 | #define INF_UNIT_LEVEL_CLKGATE _MMIO(0x9560) |
4183 | #define CGPSF_CLKGATE_DIS (1 << 3) | |
4184 | ||
585fb111 JB |
4185 | /* |
4186 | * Display engine regs | |
4187 | */ | |
4188 | ||
8bf1e9f1 | 4189 | /* Pipe A CRC regs */ |
a57c774a | 4190 | #define _PIPE_CRC_CTL_A 0x60050 |
8bf1e9f1 | 4191 | #define PIPE_CRC_ENABLE (1 << 31) |
207a815d VS |
4192 | /* skl+ source selection */ |
4193 | #define PIPE_CRC_SOURCE_PLANE_1_SKL (0 << 28) | |
4194 | #define PIPE_CRC_SOURCE_PLANE_2_SKL (2 << 28) | |
4195 | #define PIPE_CRC_SOURCE_DMUX_SKL (4 << 28) | |
4196 | #define PIPE_CRC_SOURCE_PLANE_3_SKL (6 << 28) | |
4197 | #define PIPE_CRC_SOURCE_PLANE_4_SKL (7 << 28) | |
4198 | #define PIPE_CRC_SOURCE_PLANE_5_SKL (5 << 28) | |
4199 | #define PIPE_CRC_SOURCE_PLANE_6_SKL (3 << 28) | |
4200 | #define PIPE_CRC_SOURCE_PLANE_7_SKL (1 << 28) | |
b4437a41 | 4201 | /* ivb+ source selection */ |
8bf1e9f1 SH |
4202 | #define PIPE_CRC_SOURCE_PRIMARY_IVB (0 << 29) |
4203 | #define PIPE_CRC_SOURCE_SPRITE_IVB (1 << 29) | |
4204 | #define PIPE_CRC_SOURCE_PF_IVB (2 << 29) | |
b4437a41 | 4205 | /* ilk+ source selection */ |
5a6b5c84 DV |
4206 | #define PIPE_CRC_SOURCE_PRIMARY_ILK (0 << 28) |
4207 | #define PIPE_CRC_SOURCE_SPRITE_ILK (1 << 28) | |
4208 | #define PIPE_CRC_SOURCE_PIPE_ILK (2 << 28) | |
4209 | /* embedded DP port on the north display block, reserved on ivb */ | |
4210 | #define PIPE_CRC_SOURCE_PORT_A_ILK (4 << 28) | |
4211 | #define PIPE_CRC_SOURCE_FDI_ILK (5 << 28) /* reserved on ivb */ | |
b4437a41 DV |
4212 | /* vlv source selection */ |
4213 | #define PIPE_CRC_SOURCE_PIPE_VLV (0 << 27) | |
4214 | #define PIPE_CRC_SOURCE_HDMIB_VLV (1 << 27) | |
4215 | #define PIPE_CRC_SOURCE_HDMIC_VLV (2 << 27) | |
4216 | /* with DP port the pipe source is invalid */ | |
4217 | #define PIPE_CRC_SOURCE_DP_D_VLV (3 << 27) | |
4218 | #define PIPE_CRC_SOURCE_DP_B_VLV (6 << 27) | |
4219 | #define PIPE_CRC_SOURCE_DP_C_VLV (7 << 27) | |
4220 | /* gen3+ source selection */ | |
4221 | #define PIPE_CRC_SOURCE_PIPE_I9XX (0 << 28) | |
4222 | #define PIPE_CRC_SOURCE_SDVOB_I9XX (1 << 28) | |
4223 | #define PIPE_CRC_SOURCE_SDVOC_I9XX (2 << 28) | |
4224 | /* with DP/TV port the pipe source is invalid */ | |
4225 | #define PIPE_CRC_SOURCE_DP_D_G4X (3 << 28) | |
4226 | #define PIPE_CRC_SOURCE_TV_PRE (4 << 28) | |
4227 | #define PIPE_CRC_SOURCE_TV_POST (5 << 28) | |
4228 | #define PIPE_CRC_SOURCE_DP_B_G4X (6 << 28) | |
4229 | #define PIPE_CRC_SOURCE_DP_C_G4X (7 << 28) | |
4230 | /* gen2 doesn't have source selection bits */ | |
52f843f6 | 4231 | #define PIPE_CRC_INCLUDE_BORDER_I8XX (1 << 30) |
b4437a41 | 4232 | |
5a6b5c84 DV |
4233 | #define _PIPE_CRC_RES_1_A_IVB 0x60064 |
4234 | #define _PIPE_CRC_RES_2_A_IVB 0x60068 | |
4235 | #define _PIPE_CRC_RES_3_A_IVB 0x6006c | |
4236 | #define _PIPE_CRC_RES_4_A_IVB 0x60070 | |
4237 | #define _PIPE_CRC_RES_5_A_IVB 0x60074 | |
4238 | ||
a57c774a AK |
4239 | #define _PIPE_CRC_RES_RED_A 0x60060 |
4240 | #define _PIPE_CRC_RES_GREEN_A 0x60064 | |
4241 | #define _PIPE_CRC_RES_BLUE_A 0x60068 | |
4242 | #define _PIPE_CRC_RES_RES1_A_I915 0x6006c | |
4243 | #define _PIPE_CRC_RES_RES2_A_G4X 0x60080 | |
8bf1e9f1 SH |
4244 | |
4245 | /* Pipe B CRC regs */ | |
5a6b5c84 DV |
4246 | #define _PIPE_CRC_RES_1_B_IVB 0x61064 |
4247 | #define _PIPE_CRC_RES_2_B_IVB 0x61068 | |
4248 | #define _PIPE_CRC_RES_3_B_IVB 0x6106c | |
4249 | #define _PIPE_CRC_RES_4_B_IVB 0x61070 | |
4250 | #define _PIPE_CRC_RES_5_B_IVB 0x61074 | |
8bf1e9f1 | 4251 | |
f0f59a00 VS |
4252 | #define PIPE_CRC_CTL(pipe) _MMIO_TRANS2(pipe, _PIPE_CRC_CTL_A) |
4253 | #define PIPE_CRC_RES_1_IVB(pipe) _MMIO_TRANS2(pipe, _PIPE_CRC_RES_1_A_IVB) | |
4254 | #define PIPE_CRC_RES_2_IVB(pipe) _MMIO_TRANS2(pipe, _PIPE_CRC_RES_2_A_IVB) | |
4255 | #define PIPE_CRC_RES_3_IVB(pipe) _MMIO_TRANS2(pipe, _PIPE_CRC_RES_3_A_IVB) | |
4256 | #define PIPE_CRC_RES_4_IVB(pipe) _MMIO_TRANS2(pipe, _PIPE_CRC_RES_4_A_IVB) | |
4257 | #define PIPE_CRC_RES_5_IVB(pipe) _MMIO_TRANS2(pipe, _PIPE_CRC_RES_5_A_IVB) | |
4258 | ||
4259 | #define PIPE_CRC_RES_RED(pipe) _MMIO_TRANS2(pipe, _PIPE_CRC_RES_RED_A) | |
4260 | #define PIPE_CRC_RES_GREEN(pipe) _MMIO_TRANS2(pipe, _PIPE_CRC_RES_GREEN_A) | |
4261 | #define PIPE_CRC_RES_BLUE(pipe) _MMIO_TRANS2(pipe, _PIPE_CRC_RES_BLUE_A) | |
4262 | #define PIPE_CRC_RES_RES1_I915(pipe) _MMIO_TRANS2(pipe, _PIPE_CRC_RES_RES1_A_I915) | |
4263 | #define PIPE_CRC_RES_RES2_G4X(pipe) _MMIO_TRANS2(pipe, _PIPE_CRC_RES_RES2_A_G4X) | |
5a6b5c84 | 4264 | |
585fb111 | 4265 | /* Pipe A timing regs */ |
a57c774a AK |
4266 | #define _HTOTAL_A 0x60000 |
4267 | #define _HBLANK_A 0x60004 | |
4268 | #define _HSYNC_A 0x60008 | |
4269 | #define _VTOTAL_A 0x6000c | |
4270 | #define _VBLANK_A 0x60010 | |
4271 | #define _VSYNC_A 0x60014 | |
e45e0003 | 4272 | #define _EXITLINE_A 0x60018 |
a57c774a AK |
4273 | #define _PIPEASRC 0x6001c |
4274 | #define _BCLRPAT_A 0x60020 | |
4275 | #define _VSYNCSHIFT_A 0x60028 | |
ebb69c95 | 4276 | #define _PIPE_MULT_A 0x6002c |
585fb111 JB |
4277 | |
4278 | /* Pipe B timing regs */ | |
a57c774a AK |
4279 | #define _HTOTAL_B 0x61000 |
4280 | #define _HBLANK_B 0x61004 | |
4281 | #define _HSYNC_B 0x61008 | |
4282 | #define _VTOTAL_B 0x6100c | |
4283 | #define _VBLANK_B 0x61010 | |
4284 | #define _VSYNC_B 0x61014 | |
4285 | #define _PIPEBSRC 0x6101c | |
4286 | #define _BCLRPAT_B 0x61020 | |
4287 | #define _VSYNCSHIFT_B 0x61028 | |
ebb69c95 | 4288 | #define _PIPE_MULT_B 0x6102c |
a57c774a | 4289 | |
7b56caf3 MC |
4290 | /* DSI 0 timing regs */ |
4291 | #define _HTOTAL_DSI0 0x6b000 | |
4292 | #define _HSYNC_DSI0 0x6b008 | |
4293 | #define _VTOTAL_DSI0 0x6b00c | |
4294 | #define _VSYNC_DSI0 0x6b014 | |
4295 | #define _VSYNCSHIFT_DSI0 0x6b028 | |
4296 | ||
4297 | /* DSI 1 timing regs */ | |
4298 | #define _HTOTAL_DSI1 0x6b800 | |
4299 | #define _HSYNC_DSI1 0x6b808 | |
4300 | #define _VTOTAL_DSI1 0x6b80c | |
4301 | #define _VSYNC_DSI1 0x6b814 | |
4302 | #define _VSYNCSHIFT_DSI1 0x6b828 | |
4303 | ||
a57c774a AK |
4304 | #define TRANSCODER_A_OFFSET 0x60000 |
4305 | #define TRANSCODER_B_OFFSET 0x61000 | |
4306 | #define TRANSCODER_C_OFFSET 0x62000 | |
84fd4f4e | 4307 | #define CHV_TRANSCODER_C_OFFSET 0x63000 |
f1f1d4fa | 4308 | #define TRANSCODER_D_OFFSET 0x63000 |
a57c774a | 4309 | #define TRANSCODER_EDP_OFFSET 0x6f000 |
49edbd49 MC |
4310 | #define TRANSCODER_DSI0_OFFSET 0x6b000 |
4311 | #define TRANSCODER_DSI1_OFFSET 0x6b800 | |
a57c774a | 4312 | |
f0f59a00 VS |
4313 | #define HTOTAL(trans) _MMIO_TRANS2(trans, _HTOTAL_A) |
4314 | #define HBLANK(trans) _MMIO_TRANS2(trans, _HBLANK_A) | |
4315 | #define HSYNC(trans) _MMIO_TRANS2(trans, _HSYNC_A) | |
4316 | #define VTOTAL(trans) _MMIO_TRANS2(trans, _VTOTAL_A) | |
4317 | #define VBLANK(trans) _MMIO_TRANS2(trans, _VBLANK_A) | |
4318 | #define VSYNC(trans) _MMIO_TRANS2(trans, _VSYNC_A) | |
4319 | #define BCLRPAT(trans) _MMIO_TRANS2(trans, _BCLRPAT_A) | |
4320 | #define VSYNCSHIFT(trans) _MMIO_TRANS2(trans, _VSYNCSHIFT_A) | |
4321 | #define PIPESRC(trans) _MMIO_TRANS2(trans, _PIPEASRC) | |
4322 | #define PIPE_MULT(trans) _MMIO_TRANS2(trans, _PIPE_MULT_A) | |
5eddb70b | 4323 | |
e45e0003 AG |
4324 | #define EXITLINE(trans) _MMIO_TRANS2(trans, _EXITLINE_A) |
4325 | #define EXITLINE_ENABLE REG_BIT(31) | |
4326 | #define EXITLINE_MASK REG_GENMASK(12, 0) | |
4327 | #define EXITLINE_SHIFT 0 | |
4328 | ||
4ab4fa10 JRS |
4329 | /* |
4330 | * HSW+ eDP PSR registers | |
4331 | * | |
4332 | * HSW PSR registers are relative to DDIA(_DDI_BUF_CTL_A + 0x800) with just one | |
4333 | * instance of it | |
4334 | */ | |
4335 | #define _HSW_EDP_PSR_BASE 0x64800 | |
4336 | #define _SRD_CTL_A 0x60800 | |
4337 | #define _SRD_CTL_EDP 0x6f800 | |
4338 | #define _PSR_ADJ(tran, reg) (_TRANS2(tran, reg) - dev_priv->hsw_psr_mmio_adjust) | |
4339 | #define EDP_PSR_CTL(tran) _MMIO(_PSR_ADJ(tran, _SRD_CTL_A)) | |
5ee8ee86 PZ |
4340 | #define EDP_PSR_ENABLE (1 << 31) |
4341 | #define BDW_PSR_SINGLE_FRAME (1 << 30) | |
4342 | #define EDP_PSR_RESTORE_PSR_ACTIVE_CTX_MASK (1 << 29) /* SW can't modify */ | |
4343 | #define EDP_PSR_LINK_STANDBY (1 << 27) | |
4344 | #define EDP_PSR_MIN_LINK_ENTRY_TIME_MASK (3 << 25) | |
4345 | #define EDP_PSR_MIN_LINK_ENTRY_TIME_8_LINES (0 << 25) | |
4346 | #define EDP_PSR_MIN_LINK_ENTRY_TIME_4_LINES (1 << 25) | |
4347 | #define EDP_PSR_MIN_LINK_ENTRY_TIME_2_LINES (2 << 25) | |
4348 | #define EDP_PSR_MIN_LINK_ENTRY_TIME_0_LINES (3 << 25) | |
2b28bb1b | 4349 | #define EDP_PSR_MAX_SLEEP_TIME_SHIFT 20 |
5ee8ee86 PZ |
4350 | #define EDP_PSR_SKIP_AUX_EXIT (1 << 12) |
4351 | #define EDP_PSR_TP1_TP2_SEL (0 << 11) | |
4352 | #define EDP_PSR_TP1_TP3_SEL (1 << 11) | |
00c8f194 | 4353 | #define EDP_PSR_CRC_ENABLE (1 << 10) /* BDW+ */ |
5ee8ee86 PZ |
4354 | #define EDP_PSR_TP2_TP3_TIME_500us (0 << 8) |
4355 | #define EDP_PSR_TP2_TP3_TIME_100us (1 << 8) | |
4356 | #define EDP_PSR_TP2_TP3_TIME_2500us (2 << 8) | |
4357 | #define EDP_PSR_TP2_TP3_TIME_0us (3 << 8) | |
8a9a5608 | 4358 | #define EDP_PSR_TP4_TIME_0US (3 << 6) /* ICL+ */ |
5ee8ee86 PZ |
4359 | #define EDP_PSR_TP1_TIME_500us (0 << 4) |
4360 | #define EDP_PSR_TP1_TIME_100us (1 << 4) | |
4361 | #define EDP_PSR_TP1_TIME_2500us (2 << 4) | |
4362 | #define EDP_PSR_TP1_TIME_0us (3 << 4) | |
2b28bb1b RV |
4363 | #define EDP_PSR_IDLE_FRAME_SHIFT 0 |
4364 | ||
8241cfbe JRS |
4365 | /* |
4366 | * Until TGL, IMR/IIR are fixed at 0x648xx. On TGL+ those registers are relative | |
4367 | * to transcoder and bits defined for each one as if using no shift (i.e. as if | |
4368 | * it was for TRANSCODER_EDP) | |
4369 | */ | |
fc340442 DV |
4370 | #define EDP_PSR_IMR _MMIO(0x64834) |
4371 | #define EDP_PSR_IIR _MMIO(0x64838) | |
8241cfbe JRS |
4372 | #define _PSR_IMR_A 0x60814 |
4373 | #define _PSR_IIR_A 0x60818 | |
4374 | #define TRANS_PSR_IMR(tran) _MMIO_TRANS2(tran, _PSR_IMR_A) | |
4375 | #define TRANS_PSR_IIR(tran) _MMIO_TRANS2(tran, _PSR_IIR_A) | |
2f3b8712 JRS |
4376 | #define _EDP_PSR_TRANS_SHIFT(trans) ((trans) == TRANSCODER_EDP ? \ |
4377 | 0 : ((trans) - TRANSCODER_A + 1) * 8) | |
4378 | #define EDP_PSR_TRANS_MASK(trans) (0x7 << _EDP_PSR_TRANS_SHIFT(trans)) | |
4379 | #define EDP_PSR_ERROR(trans) (0x4 << _EDP_PSR_TRANS_SHIFT(trans)) | |
4380 | #define EDP_PSR_POST_EXIT(trans) (0x2 << _EDP_PSR_TRANS_SHIFT(trans)) | |
4381 | #define EDP_PSR_PRE_ENTRY(trans) (0x1 << _EDP_PSR_TRANS_SHIFT(trans)) | |
fc340442 | 4382 | |
4ab4fa10 JRS |
4383 | #define _SRD_AUX_CTL_A 0x60810 |
4384 | #define _SRD_AUX_CTL_EDP 0x6f810 | |
4385 | #define EDP_PSR_AUX_CTL(tran) _MMIO(_PSR_ADJ(tran, _SRD_AUX_CTL_A)) | |
d544e918 DP |
4386 | #define EDP_PSR_AUX_CTL_TIME_OUT_MASK (3 << 26) |
4387 | #define EDP_PSR_AUX_CTL_MESSAGE_SIZE_MASK (0x1f << 20) | |
4388 | #define EDP_PSR_AUX_CTL_PRECHARGE_2US_MASK (0xf << 16) | |
4389 | #define EDP_PSR_AUX_CTL_ERROR_INTERRUPT (1 << 11) | |
4390 | #define EDP_PSR_AUX_CTL_BIT_CLOCK_2X_MASK (0x7ff) | |
4391 | ||
4ab4fa10 JRS |
4392 | #define _SRD_AUX_DATA_A 0x60814 |
4393 | #define _SRD_AUX_DATA_EDP 0x6f814 | |
4394 | #define EDP_PSR_AUX_DATA(tran, i) _MMIO(_PSR_ADJ(tran, _SRD_AUX_DATA_A) + (i) + 4) /* 5 registers */ | |
2b28bb1b | 4395 | |
4ab4fa10 JRS |
4396 | #define _SRD_STATUS_A 0x60840 |
4397 | #define _SRD_STATUS_EDP 0x6f840 | |
4398 | #define EDP_PSR_STATUS(tran) _MMIO(_PSR_ADJ(tran, _SRD_STATUS_A)) | |
5ee8ee86 | 4399 | #define EDP_PSR_STATUS_STATE_MASK (7 << 29) |
00b06296 | 4400 | #define EDP_PSR_STATUS_STATE_SHIFT 29 |
5ee8ee86 PZ |
4401 | #define EDP_PSR_STATUS_STATE_IDLE (0 << 29) |
4402 | #define EDP_PSR_STATUS_STATE_SRDONACK (1 << 29) | |
4403 | #define EDP_PSR_STATUS_STATE_SRDENT (2 << 29) | |
4404 | #define EDP_PSR_STATUS_STATE_BUFOFF (3 << 29) | |
4405 | #define EDP_PSR_STATUS_STATE_BUFON (4 << 29) | |
4406 | #define EDP_PSR_STATUS_STATE_AUXACK (5 << 29) | |
4407 | #define EDP_PSR_STATUS_STATE_SRDOFFACK (6 << 29) | |
4408 | #define EDP_PSR_STATUS_LINK_MASK (3 << 26) | |
4409 | #define EDP_PSR_STATUS_LINK_FULL_OFF (0 << 26) | |
4410 | #define EDP_PSR_STATUS_LINK_FULL_ON (1 << 26) | |
4411 | #define EDP_PSR_STATUS_LINK_STANDBY (2 << 26) | |
e91fd8c6 RV |
4412 | #define EDP_PSR_STATUS_MAX_SLEEP_TIMER_SHIFT 20 |
4413 | #define EDP_PSR_STATUS_MAX_SLEEP_TIMER_MASK 0x1f | |
4414 | #define EDP_PSR_STATUS_COUNT_SHIFT 16 | |
4415 | #define EDP_PSR_STATUS_COUNT_MASK 0xf | |
5ee8ee86 PZ |
4416 | #define EDP_PSR_STATUS_AUX_ERROR (1 << 15) |
4417 | #define EDP_PSR_STATUS_AUX_SENDING (1 << 12) | |
4418 | #define EDP_PSR_STATUS_SENDING_IDLE (1 << 9) | |
4419 | #define EDP_PSR_STATUS_SENDING_TP2_TP3 (1 << 8) | |
4420 | #define EDP_PSR_STATUS_SENDING_TP1 (1 << 4) | |
e91fd8c6 RV |
4421 | #define EDP_PSR_STATUS_IDLE_MASK 0xf |
4422 | ||
4ab4fa10 JRS |
4423 | #define _SRD_PERF_CNT_A 0x60844 |
4424 | #define _SRD_PERF_CNT_EDP 0x6f844 | |
4425 | #define EDP_PSR_PERF_CNT(tran) _MMIO(_PSR_ADJ(tran, _SRD_PERF_CNT_A)) | |
e91fd8c6 | 4426 | #define EDP_PSR_PERF_CNT_MASK 0xffffff |
2b28bb1b | 4427 | |
4ab4fa10 JRS |
4428 | /* PSR_MASK on SKL+ */ |
4429 | #define _SRD_DEBUG_A 0x60860 | |
4430 | #define _SRD_DEBUG_EDP 0x6f860 | |
4431 | #define EDP_PSR_DEBUG(tran) _MMIO(_PSR_ADJ(tran, _SRD_DEBUG_A)) | |
5ee8ee86 PZ |
4432 | #define EDP_PSR_DEBUG_MASK_MAX_SLEEP (1 << 28) |
4433 | #define EDP_PSR_DEBUG_MASK_LPSP (1 << 27) | |
4434 | #define EDP_PSR_DEBUG_MASK_MEMUP (1 << 26) | |
4435 | #define EDP_PSR_DEBUG_MASK_HPD (1 << 25) | |
fc6ff9dc | 4436 | #define EDP_PSR_DEBUG_MASK_DISP_REG_WRITE (1 << 16) /* Reserved in ICL+ */ |
5ee8ee86 | 4437 | #define EDP_PSR_DEBUG_EXIT_ON_PIXEL_UNDERRUN (1 << 15) /* SKL+ */ |
2b28bb1b | 4438 | |
4ab4fa10 JRS |
4439 | #define _PSR2_CTL_A 0x60900 |
4440 | #define _PSR2_CTL_EDP 0x6f900 | |
4441 | #define EDP_PSR2_CTL(tran) _MMIO_TRANS2(tran, _PSR2_CTL_A) | |
5ee8ee86 PZ |
4442 | #define EDP_PSR2_ENABLE (1 << 31) |
4443 | #define EDP_SU_TRACK_ENABLE (1 << 30) | |
4444 | #define EDP_Y_COORDINATE_VALID (1 << 26) /* GLK and CNL+ */ | |
4445 | #define EDP_Y_COORDINATE_ENABLE (1 << 25) /* GLK and CNL+ */ | |
4446 | #define EDP_MAX_SU_DISABLE_TIME(t) ((t) << 20) | |
4447 | #define EDP_MAX_SU_DISABLE_TIME_MASK (0x1f << 20) | |
4448 | #define EDP_PSR2_TP2_TIME_500us (0 << 8) | |
4449 | #define EDP_PSR2_TP2_TIME_100us (1 << 8) | |
4450 | #define EDP_PSR2_TP2_TIME_2500us (2 << 8) | |
4451 | #define EDP_PSR2_TP2_TIME_50us (3 << 8) | |
4452 | #define EDP_PSR2_TP2_TIME_MASK (3 << 8) | |
474d1ec4 | 4453 | #define EDP_PSR2_FRAME_BEFORE_SU_SHIFT 4 |
5ee8ee86 PZ |
4454 | #define EDP_PSR2_FRAME_BEFORE_SU_MASK (0xf << 4) |
4455 | #define EDP_PSR2_FRAME_BEFORE_SU(a) ((a) << 4) | |
fe36181b JRS |
4456 | #define EDP_PSR2_IDLE_FRAME_MASK 0xf |
4457 | #define EDP_PSR2_IDLE_FRAME_SHIFT 0 | |
474d1ec4 | 4458 | |
bc18b4df JRS |
4459 | #define _PSR_EVENT_TRANS_A 0x60848 |
4460 | #define _PSR_EVENT_TRANS_B 0x61848 | |
4461 | #define _PSR_EVENT_TRANS_C 0x62848 | |
4462 | #define _PSR_EVENT_TRANS_D 0x63848 | |
4ab4fa10 JRS |
4463 | #define _PSR_EVENT_TRANS_EDP 0x6f848 |
4464 | #define PSR_EVENT(tran) _MMIO_TRANS2(tran, _PSR_EVENT_TRANS_A) | |
bc18b4df JRS |
4465 | #define PSR_EVENT_PSR2_WD_TIMER_EXPIRE (1 << 17) |
4466 | #define PSR_EVENT_PSR2_DISABLED (1 << 16) | |
4467 | #define PSR_EVENT_SU_DIRTY_FIFO_UNDERRUN (1 << 15) | |
4468 | #define PSR_EVENT_SU_CRC_FIFO_UNDERRUN (1 << 14) | |
4469 | #define PSR_EVENT_GRAPHICS_RESET (1 << 12) | |
4470 | #define PSR_EVENT_PCH_INTERRUPT (1 << 11) | |
4471 | #define PSR_EVENT_MEMORY_UP (1 << 10) | |
4472 | #define PSR_EVENT_FRONT_BUFFER_MODIFY (1 << 9) | |
4473 | #define PSR_EVENT_WD_TIMER_EXPIRE (1 << 8) | |
4474 | #define PSR_EVENT_PIPE_REGISTERS_UPDATE (1 << 6) | |
fc6ff9dc | 4475 | #define PSR_EVENT_REGISTER_UPDATE (1 << 5) /* Reserved in ICL+ */ |
bc18b4df JRS |
4476 | #define PSR_EVENT_HDCP_ENABLE (1 << 4) |
4477 | #define PSR_EVENT_KVMR_SESSION_ENABLE (1 << 3) | |
4478 | #define PSR_EVENT_VBI_ENABLE (1 << 2) | |
4479 | #define PSR_EVENT_LPSP_MODE_EXIT (1 << 1) | |
4480 | #define PSR_EVENT_PSR_DISABLE (1 << 0) | |
4481 | ||
4ab4fa10 JRS |
4482 | #define _PSR2_STATUS_A 0x60940 |
4483 | #define _PSR2_STATUS_EDP 0x6f940 | |
4484 | #define EDP_PSR2_STATUS(tran) _MMIO_TRANS2(tran, _PSR2_STATUS_A) | |
5ee8ee86 | 4485 | #define EDP_PSR2_STATUS_STATE_MASK (0xf << 28) |
6ba1f9e1 | 4486 | #define EDP_PSR2_STATUS_STATE_SHIFT 28 |
474d1ec4 | 4487 | |
4ab4fa10 JRS |
4488 | #define _PSR2_SU_STATUS_A 0x60914 |
4489 | #define _PSR2_SU_STATUS_EDP 0x6f914 | |
4490 | #define _PSR2_SU_STATUS(tran, index) _MMIO(_TRANS2(tran, _PSR2_SU_STATUS_A) + (index) * 4) | |
4491 | #define PSR2_SU_STATUS(tran, frame) (_PSR2_SU_STATUS(tran, (frame) / 3)) | |
cc8853f5 JRS |
4492 | #define PSR2_SU_STATUS_SHIFT(frame) (((frame) % 3) * 10) |
4493 | #define PSR2_SU_STATUS_MASK(frame) (0x3ff << PSR2_SU_STATUS_SHIFT(frame)) | |
4494 | #define PSR2_SU_STATUS_FRAMES 8 | |
4495 | ||
585fb111 | 4496 | /* VGA port control */ |
f0f59a00 VS |
4497 | #define ADPA _MMIO(0x61100) |
4498 | #define PCH_ADPA _MMIO(0xe1100) | |
4499 | #define VLV_ADPA _MMIO(VLV_DISPLAY_BASE + 0x61100) | |
ebc0fd88 | 4500 | |
5ee8ee86 | 4501 | #define ADPA_DAC_ENABLE (1 << 31) |
585fb111 | 4502 | #define ADPA_DAC_DISABLE 0 |
6102a8ee | 4503 | #define ADPA_PIPE_SEL_SHIFT 30 |
5ee8ee86 | 4504 | #define ADPA_PIPE_SEL_MASK (1 << 30) |
6102a8ee VS |
4505 | #define ADPA_PIPE_SEL(pipe) ((pipe) << 30) |
4506 | #define ADPA_PIPE_SEL_SHIFT_CPT 29 | |
5ee8ee86 | 4507 | #define ADPA_PIPE_SEL_MASK_CPT (3 << 29) |
6102a8ee | 4508 | #define ADPA_PIPE_SEL_CPT(pipe) ((pipe) << 29) |
ebc0fd88 | 4509 | #define ADPA_CRT_HOTPLUG_MASK 0x03ff0000 /* bit 25-16 */ |
5ee8ee86 PZ |
4510 | #define ADPA_CRT_HOTPLUG_MONITOR_NONE (0 << 24) |
4511 | #define ADPA_CRT_HOTPLUG_MONITOR_MASK (3 << 24) | |
4512 | #define ADPA_CRT_HOTPLUG_MONITOR_COLOR (3 << 24) | |
4513 | #define ADPA_CRT_HOTPLUG_MONITOR_MONO (2 << 24) | |
4514 | #define ADPA_CRT_HOTPLUG_ENABLE (1 << 23) | |
4515 | #define ADPA_CRT_HOTPLUG_PERIOD_64 (0 << 22) | |
4516 | #define ADPA_CRT_HOTPLUG_PERIOD_128 (1 << 22) | |
4517 | #define ADPA_CRT_HOTPLUG_WARMUP_5MS (0 << 21) | |
4518 | #define ADPA_CRT_HOTPLUG_WARMUP_10MS (1 << 21) | |
4519 | #define ADPA_CRT_HOTPLUG_SAMPLE_2S (0 << 20) | |
4520 | #define ADPA_CRT_HOTPLUG_SAMPLE_4S (1 << 20) | |
4521 | #define ADPA_CRT_HOTPLUG_VOLTAGE_40 (0 << 18) | |
4522 | #define ADPA_CRT_HOTPLUG_VOLTAGE_50 (1 << 18) | |
4523 | #define ADPA_CRT_HOTPLUG_VOLTAGE_60 (2 << 18) | |
4524 | #define ADPA_CRT_HOTPLUG_VOLTAGE_70 (3 << 18) | |
4525 | #define ADPA_CRT_HOTPLUG_VOLREF_325MV (0 << 17) | |
4526 | #define ADPA_CRT_HOTPLUG_VOLREF_475MV (1 << 17) | |
4527 | #define ADPA_CRT_HOTPLUG_FORCE_TRIGGER (1 << 16) | |
4528 | #define ADPA_USE_VGA_HVPOLARITY (1 << 15) | |
585fb111 | 4529 | #define ADPA_SETS_HVPOLARITY 0 |
5ee8ee86 | 4530 | #define ADPA_VSYNC_CNTL_DISABLE (1 << 10) |
585fb111 | 4531 | #define ADPA_VSYNC_CNTL_ENABLE 0 |
5ee8ee86 | 4532 | #define ADPA_HSYNC_CNTL_DISABLE (1 << 11) |
585fb111 | 4533 | #define ADPA_HSYNC_CNTL_ENABLE 0 |
5ee8ee86 | 4534 | #define ADPA_VSYNC_ACTIVE_HIGH (1 << 4) |
585fb111 | 4535 | #define ADPA_VSYNC_ACTIVE_LOW 0 |
5ee8ee86 | 4536 | #define ADPA_HSYNC_ACTIVE_HIGH (1 << 3) |
585fb111 | 4537 | #define ADPA_HSYNC_ACTIVE_LOW 0 |
5ee8ee86 PZ |
4538 | #define ADPA_DPMS_MASK (~(3 << 10)) |
4539 | #define ADPA_DPMS_ON (0 << 10) | |
4540 | #define ADPA_DPMS_SUSPEND (1 << 10) | |
4541 | #define ADPA_DPMS_STANDBY (2 << 10) | |
4542 | #define ADPA_DPMS_OFF (3 << 10) | |
585fb111 | 4543 | |
939fe4d7 | 4544 | |
585fb111 | 4545 | /* Hotplug control (945+ only) */ |
ed5eb1b7 | 4546 | #define PORT_HOTPLUG_EN _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x61110) |
26739f12 DV |
4547 | #define PORTB_HOTPLUG_INT_EN (1 << 29) |
4548 | #define PORTC_HOTPLUG_INT_EN (1 << 28) | |
4549 | #define PORTD_HOTPLUG_INT_EN (1 << 27) | |
585fb111 JB |
4550 | #define SDVOB_HOTPLUG_INT_EN (1 << 26) |
4551 | #define SDVOC_HOTPLUG_INT_EN (1 << 25) | |
4552 | #define TV_HOTPLUG_INT_EN (1 << 18) | |
4553 | #define CRT_HOTPLUG_INT_EN (1 << 9) | |
e5868a31 EE |
4554 | #define HOTPLUG_INT_EN_MASK (PORTB_HOTPLUG_INT_EN | \ |
4555 | PORTC_HOTPLUG_INT_EN | \ | |
4556 | PORTD_HOTPLUG_INT_EN | \ | |
4557 | SDVOC_HOTPLUG_INT_EN | \ | |
4558 | SDVOB_HOTPLUG_INT_EN | \ | |
4559 | CRT_HOTPLUG_INT_EN) | |
585fb111 | 4560 | #define CRT_HOTPLUG_FORCE_DETECT (1 << 3) |
771cb081 ZY |
4561 | #define CRT_HOTPLUG_ACTIVATION_PERIOD_32 (0 << 8) |
4562 | /* must use period 64 on GM45 according to docs */ | |
4563 | #define CRT_HOTPLUG_ACTIVATION_PERIOD_64 (1 << 8) | |
4564 | #define CRT_HOTPLUG_DAC_ON_TIME_2M (0 << 7) | |
4565 | #define CRT_HOTPLUG_DAC_ON_TIME_4M (1 << 7) | |
4566 | #define CRT_HOTPLUG_VOLTAGE_COMPARE_40 (0 << 5) | |
4567 | #define CRT_HOTPLUG_VOLTAGE_COMPARE_50 (1 << 5) | |
4568 | #define CRT_HOTPLUG_VOLTAGE_COMPARE_60 (2 << 5) | |
4569 | #define CRT_HOTPLUG_VOLTAGE_COMPARE_70 (3 << 5) | |
4570 | #define CRT_HOTPLUG_VOLTAGE_COMPARE_MASK (3 << 5) | |
4571 | #define CRT_HOTPLUG_DETECT_DELAY_1G (0 << 4) | |
4572 | #define CRT_HOTPLUG_DETECT_DELAY_2G (1 << 4) | |
4573 | #define CRT_HOTPLUG_DETECT_VOLTAGE_325MV (0 << 2) | |
4574 | #define CRT_HOTPLUG_DETECT_VOLTAGE_475MV (1 << 2) | |
585fb111 | 4575 | |
ed5eb1b7 | 4576 | #define PORT_HOTPLUG_STAT _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x61114) |
0ce99f74 | 4577 | /* |
0780cd36 | 4578 | * HDMI/DP bits are g4x+ |
0ce99f74 DV |
4579 | * |
4580 | * WARNING: Bspec for hpd status bits on gen4 seems to be completely confused. | |
4581 | * Please check the detailed lore in the commit message for for experimental | |
4582 | * evidence. | |
4583 | */ | |
0780cd36 VS |
4584 | /* Bspec says GM45 should match G4X/VLV/CHV, but reality disagrees */ |
4585 | #define PORTD_HOTPLUG_LIVE_STATUS_GM45 (1 << 29) | |
4586 | #define PORTC_HOTPLUG_LIVE_STATUS_GM45 (1 << 28) | |
4587 | #define PORTB_HOTPLUG_LIVE_STATUS_GM45 (1 << 27) | |
4588 | /* G4X/VLV/CHV DP/HDMI bits again match Bspec */ | |
4589 | #define PORTD_HOTPLUG_LIVE_STATUS_G4X (1 << 27) | |
232a6ee9 | 4590 | #define PORTC_HOTPLUG_LIVE_STATUS_G4X (1 << 28) |
0780cd36 | 4591 | #define PORTB_HOTPLUG_LIVE_STATUS_G4X (1 << 29) |
26739f12 | 4592 | #define PORTD_HOTPLUG_INT_STATUS (3 << 21) |
a211b497 DV |
4593 | #define PORTD_HOTPLUG_INT_LONG_PULSE (2 << 21) |
4594 | #define PORTD_HOTPLUG_INT_SHORT_PULSE (1 << 21) | |
26739f12 | 4595 | #define PORTC_HOTPLUG_INT_STATUS (3 << 19) |
a211b497 DV |
4596 | #define PORTC_HOTPLUG_INT_LONG_PULSE (2 << 19) |
4597 | #define PORTC_HOTPLUG_INT_SHORT_PULSE (1 << 19) | |
26739f12 | 4598 | #define PORTB_HOTPLUG_INT_STATUS (3 << 17) |
a211b497 DV |
4599 | #define PORTB_HOTPLUG_INT_LONG_PULSE (2 << 17) |
4600 | #define PORTB_HOTPLUG_INT_SHORT_PLUSE (1 << 17) | |
084b612e | 4601 | /* CRT/TV common between gen3+ */ |
585fb111 JB |
4602 | #define CRT_HOTPLUG_INT_STATUS (1 << 11) |
4603 | #define TV_HOTPLUG_INT_STATUS (1 << 10) | |
4604 | #define CRT_HOTPLUG_MONITOR_MASK (3 << 8) | |
4605 | #define CRT_HOTPLUG_MONITOR_COLOR (3 << 8) | |
4606 | #define CRT_HOTPLUG_MONITOR_MONO (2 << 8) | |
4607 | #define CRT_HOTPLUG_MONITOR_NONE (0 << 8) | |
4aeebd74 DV |
4608 | #define DP_AUX_CHANNEL_D_INT_STATUS_G4X (1 << 6) |
4609 | #define DP_AUX_CHANNEL_C_INT_STATUS_G4X (1 << 5) | |
4610 | #define DP_AUX_CHANNEL_B_INT_STATUS_G4X (1 << 4) | |
bfbdb420 ID |
4611 | #define DP_AUX_CHANNEL_MASK_INT_STATUS_G4X (7 << 4) |
4612 | ||
084b612e CW |
4613 | /* SDVO is different across gen3/4 */ |
4614 | #define SDVOC_HOTPLUG_INT_STATUS_G4X (1 << 3) | |
4615 | #define SDVOB_HOTPLUG_INT_STATUS_G4X (1 << 2) | |
4f7fd709 DV |
4616 | /* |
4617 | * Bspec seems to be seriously misleaded about the SDVO hpd bits on i965g/gm, | |
4618 | * since reality corrobates that they're the same as on gen3. But keep these | |
4619 | * bits here (and the comment!) to help any other lost wanderers back onto the | |
4620 | * right tracks. | |
4621 | */ | |
084b612e CW |
4622 | #define SDVOC_HOTPLUG_INT_STATUS_I965 (3 << 4) |
4623 | #define SDVOB_HOTPLUG_INT_STATUS_I965 (3 << 2) | |
4624 | #define SDVOC_HOTPLUG_INT_STATUS_I915 (1 << 7) | |
4625 | #define SDVOB_HOTPLUG_INT_STATUS_I915 (1 << 6) | |
e5868a31 EE |
4626 | #define HOTPLUG_INT_STATUS_G4X (CRT_HOTPLUG_INT_STATUS | \ |
4627 | SDVOB_HOTPLUG_INT_STATUS_G4X | \ | |
4628 | SDVOC_HOTPLUG_INT_STATUS_G4X | \ | |
4629 | PORTB_HOTPLUG_INT_STATUS | \ | |
4630 | PORTC_HOTPLUG_INT_STATUS | \ | |
4631 | PORTD_HOTPLUG_INT_STATUS) | |
e5868a31 EE |
4632 | |
4633 | #define HOTPLUG_INT_STATUS_I915 (CRT_HOTPLUG_INT_STATUS | \ | |
4634 | SDVOB_HOTPLUG_INT_STATUS_I915 | \ | |
4635 | SDVOC_HOTPLUG_INT_STATUS_I915 | \ | |
4636 | PORTB_HOTPLUG_INT_STATUS | \ | |
4637 | PORTC_HOTPLUG_INT_STATUS | \ | |
4638 | PORTD_HOTPLUG_INT_STATUS) | |
585fb111 | 4639 | |
c20cd312 PZ |
4640 | /* SDVO and HDMI port control. |
4641 | * The same register may be used for SDVO or HDMI */ | |
f0f59a00 VS |
4642 | #define _GEN3_SDVOB 0x61140 |
4643 | #define _GEN3_SDVOC 0x61160 | |
4644 | #define GEN3_SDVOB _MMIO(_GEN3_SDVOB) | |
4645 | #define GEN3_SDVOC _MMIO(_GEN3_SDVOC) | |
c20cd312 PZ |
4646 | #define GEN4_HDMIB GEN3_SDVOB |
4647 | #define GEN4_HDMIC GEN3_SDVOC | |
f0f59a00 VS |
4648 | #define VLV_HDMIB _MMIO(VLV_DISPLAY_BASE + 0x61140) |
4649 | #define VLV_HDMIC _MMIO(VLV_DISPLAY_BASE + 0x61160) | |
4650 | #define CHV_HDMID _MMIO(VLV_DISPLAY_BASE + 0x6116C) | |
4651 | #define PCH_SDVOB _MMIO(0xe1140) | |
c20cd312 | 4652 | #define PCH_HDMIB PCH_SDVOB |
f0f59a00 VS |
4653 | #define PCH_HDMIC _MMIO(0xe1150) |
4654 | #define PCH_HDMID _MMIO(0xe1160) | |
c20cd312 | 4655 | |
f0f59a00 | 4656 | #define PORT_DFT_I9XX _MMIO(0x61150) |
84093603 | 4657 | #define DC_BALANCE_RESET (1 << 25) |
ed5eb1b7 | 4658 | #define PORT_DFT2_G4X _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x61154) |
84093603 | 4659 | #define DC_BALANCE_RESET_VLV (1 << 31) |
eb736679 VS |
4660 | #define PIPE_SCRAMBLE_RESET_MASK ((1 << 14) | (0x3 << 0)) |
4661 | #define PIPE_C_SCRAMBLE_RESET (1 << 14) /* chv */ | |
84093603 DV |
4662 | #define PIPE_B_SCRAMBLE_RESET (1 << 1) |
4663 | #define PIPE_A_SCRAMBLE_RESET (1 << 0) | |
4664 | ||
c20cd312 PZ |
4665 | /* Gen 3 SDVO bits: */ |
4666 | #define SDVO_ENABLE (1 << 31) | |
76203467 | 4667 | #define SDVO_PIPE_SEL_SHIFT 30 |
dc0fa718 | 4668 | #define SDVO_PIPE_SEL_MASK (1 << 30) |
76203467 | 4669 | #define SDVO_PIPE_SEL(pipe) ((pipe) << 30) |
c20cd312 PZ |
4670 | #define SDVO_STALL_SELECT (1 << 29) |
4671 | #define SDVO_INTERRUPT_ENABLE (1 << 26) | |
646b4269 | 4672 | /* |
585fb111 | 4673 | * 915G/GM SDVO pixel multiplier. |
585fb111 | 4674 | * Programmed value is multiplier - 1, up to 5x. |
585fb111 JB |
4675 | * \sa DPLL_MD_UDI_MULTIPLIER_MASK |
4676 | */ | |
c20cd312 | 4677 | #define SDVO_PORT_MULTIPLY_MASK (7 << 23) |
585fb111 | 4678 | #define SDVO_PORT_MULTIPLY_SHIFT 23 |
c20cd312 PZ |
4679 | #define SDVO_PHASE_SELECT_MASK (15 << 19) |
4680 | #define SDVO_PHASE_SELECT_DEFAULT (6 << 19) | |
4681 | #define SDVO_CLOCK_OUTPUT_INVERT (1 << 18) | |
4682 | #define SDVOC_GANG_MODE (1 << 16) /* Port C only */ | |
4683 | #define SDVO_BORDER_ENABLE (1 << 7) /* SDVO only */ | |
4684 | #define SDVOB_PCIE_CONCURRENCY (1 << 3) /* Port B only */ | |
4685 | #define SDVO_DETECTED (1 << 2) | |
585fb111 | 4686 | /* Bits to be preserved when writing */ |
c20cd312 PZ |
4687 | #define SDVOB_PRESERVE_MASK ((1 << 17) | (1 << 16) | (1 << 14) | \ |
4688 | SDVO_INTERRUPT_ENABLE) | |
4689 | #define SDVOC_PRESERVE_MASK ((1 << 17) | SDVO_INTERRUPT_ENABLE) | |
4690 | ||
4691 | /* Gen 4 SDVO/HDMI bits: */ | |
4f3a8bc7 | 4692 | #define SDVO_COLOR_FORMAT_8bpc (0 << 26) |
18442d08 | 4693 | #define SDVO_COLOR_FORMAT_MASK (7 << 26) |
c20cd312 PZ |
4694 | #define SDVO_ENCODING_SDVO (0 << 10) |
4695 | #define SDVO_ENCODING_HDMI (2 << 10) | |
dc0fa718 PZ |
4696 | #define HDMI_MODE_SELECT_HDMI (1 << 9) /* HDMI only */ |
4697 | #define HDMI_MODE_SELECT_DVI (0 << 9) /* HDMI only */ | |
4f3a8bc7 | 4698 | #define HDMI_COLOR_RANGE_16_235 (1 << 8) /* HDMI only */ |
dd6090f8 | 4699 | #define HDMI_AUDIO_ENABLE (1 << 6) /* HDMI only */ |
c20cd312 PZ |
4700 | /* VSYNC/HSYNC bits new with 965, default is to be set */ |
4701 | #define SDVO_VSYNC_ACTIVE_HIGH (1 << 4) | |
4702 | #define SDVO_HSYNC_ACTIVE_HIGH (1 << 3) | |
4703 | ||
4704 | /* Gen 5 (IBX) SDVO/HDMI bits: */ | |
4f3a8bc7 | 4705 | #define HDMI_COLOR_FORMAT_12bpc (3 << 26) /* HDMI only */ |
c20cd312 PZ |
4706 | #define SDVOB_HOTPLUG_ENABLE (1 << 23) /* SDVO only */ |
4707 | ||
4708 | /* Gen 6 (CPT) SDVO/HDMI bits: */ | |
76203467 | 4709 | #define SDVO_PIPE_SEL_SHIFT_CPT 29 |
dc0fa718 | 4710 | #define SDVO_PIPE_SEL_MASK_CPT (3 << 29) |
76203467 | 4711 | #define SDVO_PIPE_SEL_CPT(pipe) ((pipe) << 29) |
c20cd312 | 4712 | |
44f37d1f | 4713 | /* CHV SDVO/HDMI bits: */ |
76203467 | 4714 | #define SDVO_PIPE_SEL_SHIFT_CHV 24 |
44f37d1f | 4715 | #define SDVO_PIPE_SEL_MASK_CHV (3 << 24) |
76203467 | 4716 | #define SDVO_PIPE_SEL_CHV(pipe) ((pipe) << 24) |
44f37d1f | 4717 | |
585fb111 JB |
4718 | |
4719 | /* DVO port control */ | |
f0f59a00 VS |
4720 | #define _DVOA 0x61120 |
4721 | #define DVOA _MMIO(_DVOA) | |
4722 | #define _DVOB 0x61140 | |
4723 | #define DVOB _MMIO(_DVOB) | |
4724 | #define _DVOC 0x61160 | |
4725 | #define DVOC _MMIO(_DVOC) | |
585fb111 | 4726 | #define DVO_ENABLE (1 << 31) |
b45a2588 VS |
4727 | #define DVO_PIPE_SEL_SHIFT 30 |
4728 | #define DVO_PIPE_SEL_MASK (1 << 30) | |
4729 | #define DVO_PIPE_SEL(pipe) ((pipe) << 30) | |
585fb111 JB |
4730 | #define DVO_PIPE_STALL_UNUSED (0 << 28) |
4731 | #define DVO_PIPE_STALL (1 << 28) | |
4732 | #define DVO_PIPE_STALL_TV (2 << 28) | |
4733 | #define DVO_PIPE_STALL_MASK (3 << 28) | |
4734 | #define DVO_USE_VGA_SYNC (1 << 15) | |
4735 | #define DVO_DATA_ORDER_I740 (0 << 14) | |
4736 | #define DVO_DATA_ORDER_FP (1 << 14) | |
4737 | #define DVO_VSYNC_DISABLE (1 << 11) | |
4738 | #define DVO_HSYNC_DISABLE (1 << 10) | |
4739 | #define DVO_VSYNC_TRISTATE (1 << 9) | |
4740 | #define DVO_HSYNC_TRISTATE (1 << 8) | |
4741 | #define DVO_BORDER_ENABLE (1 << 7) | |
4742 | #define DVO_DATA_ORDER_GBRG (1 << 6) | |
4743 | #define DVO_DATA_ORDER_RGGB (0 << 6) | |
4744 | #define DVO_DATA_ORDER_GBRG_ERRATA (0 << 6) | |
4745 | #define DVO_DATA_ORDER_RGGB_ERRATA (1 << 6) | |
4746 | #define DVO_VSYNC_ACTIVE_HIGH (1 << 4) | |
4747 | #define DVO_HSYNC_ACTIVE_HIGH (1 << 3) | |
4748 | #define DVO_BLANK_ACTIVE_HIGH (1 << 2) | |
4749 | #define DVO_OUTPUT_CSTATE_PIXELS (1 << 1) /* SDG only */ | |
4750 | #define DVO_OUTPUT_SOURCE_SIZE_PIXELS (1 << 0) /* SDG only */ | |
5ee8ee86 | 4751 | #define DVO_PRESERVE_MASK (0x7 << 24) |
f0f59a00 VS |
4752 | #define DVOA_SRCDIM _MMIO(0x61124) |
4753 | #define DVOB_SRCDIM _MMIO(0x61144) | |
4754 | #define DVOC_SRCDIM _MMIO(0x61164) | |
585fb111 JB |
4755 | #define DVO_SRCDIM_HORIZONTAL_SHIFT 12 |
4756 | #define DVO_SRCDIM_VERTICAL_SHIFT 0 | |
4757 | ||
4758 | /* LVDS port control */ | |
f0f59a00 | 4759 | #define LVDS _MMIO(0x61180) |
585fb111 JB |
4760 | /* |
4761 | * Enables the LVDS port. This bit must be set before DPLLs are enabled, as | |
4762 | * the DPLL semantics change when the LVDS is assigned to that pipe. | |
4763 | */ | |
4764 | #define LVDS_PORT_EN (1 << 31) | |
4765 | /* Selects pipe B for LVDS data. Must be set on pre-965. */ | |
a44628b9 VS |
4766 | #define LVDS_PIPE_SEL_SHIFT 30 |
4767 | #define LVDS_PIPE_SEL_MASK (1 << 30) | |
4768 | #define LVDS_PIPE_SEL(pipe) ((pipe) << 30) | |
4769 | #define LVDS_PIPE_SEL_SHIFT_CPT 29 | |
4770 | #define LVDS_PIPE_SEL_MASK_CPT (3 << 29) | |
4771 | #define LVDS_PIPE_SEL_CPT(pipe) ((pipe) << 29) | |
898822ce ZY |
4772 | /* LVDS dithering flag on 965/g4x platform */ |
4773 | #define LVDS_ENABLE_DITHER (1 << 25) | |
aa9b500d BF |
4774 | /* LVDS sync polarity flags. Set to invert (i.e. negative) */ |
4775 | #define LVDS_VSYNC_POLARITY (1 << 21) | |
4776 | #define LVDS_HSYNC_POLARITY (1 << 20) | |
4777 | ||
a3e17eb8 ZY |
4778 | /* Enable border for unscaled (or aspect-scaled) display */ |
4779 | #define LVDS_BORDER_ENABLE (1 << 15) | |
585fb111 JB |
4780 | /* |
4781 | * Enables the A0-A2 data pairs and CLKA, containing 18 bits of color data per | |
4782 | * pixel. | |
4783 | */ | |
4784 | #define LVDS_A0A2_CLKA_POWER_MASK (3 << 8) | |
4785 | #define LVDS_A0A2_CLKA_POWER_DOWN (0 << 8) | |
4786 | #define LVDS_A0A2_CLKA_POWER_UP (3 << 8) | |
4787 | /* | |
4788 | * Controls the A3 data pair, which contains the additional LSBs for 24 bit | |
4789 | * mode. Only enabled if LVDS_A0A2_CLKA_POWER_UP also indicates it should be | |
4790 | * on. | |
4791 | */ | |
4792 | #define LVDS_A3_POWER_MASK (3 << 6) | |
4793 | #define LVDS_A3_POWER_DOWN (0 << 6) | |
4794 | #define LVDS_A3_POWER_UP (3 << 6) | |
4795 | /* | |
4796 | * Controls the CLKB pair. This should only be set when LVDS_B0B3_POWER_UP | |
4797 | * is set. | |
4798 | */ | |
4799 | #define LVDS_CLKB_POWER_MASK (3 << 4) | |
4800 | #define LVDS_CLKB_POWER_DOWN (0 << 4) | |
4801 | #define LVDS_CLKB_POWER_UP (3 << 4) | |
4802 | /* | |
4803 | * Controls the B0-B3 data pairs. This must be set to match the DPLL p2 | |
4804 | * setting for whether we are in dual-channel mode. The B3 pair will | |
4805 | * additionally only be powered up when LVDS_A3_POWER_UP is set. | |
4806 | */ | |
4807 | #define LVDS_B0B3_POWER_MASK (3 << 2) | |
4808 | #define LVDS_B0B3_POWER_DOWN (0 << 2) | |
4809 | #define LVDS_B0B3_POWER_UP (3 << 2) | |
4810 | ||
3c17fe4b | 4811 | /* Video Data Island Packet control */ |
f0f59a00 | 4812 | #define VIDEO_DIP_DATA _MMIO(0x61178) |
fd0753cf | 4813 | /* Read the description of VIDEO_DIP_DATA (before Haswell) or VIDEO_DIP_ECC |
adf00b26 PZ |
4814 | * (Haswell and newer) to see which VIDEO_DIP_DATA byte corresponds to each byte |
4815 | * of the infoframe structure specified by CEA-861. */ | |
4816 | #define VIDEO_DIP_DATA_SIZE 32 | |
922430dd | 4817 | #define VIDEO_DIP_GMP_DATA_SIZE 36 |
2b28bb1b | 4818 | #define VIDEO_DIP_VSC_DATA_SIZE 36 |
4c614831 | 4819 | #define VIDEO_DIP_PPS_DATA_SIZE 132 |
f0f59a00 | 4820 | #define VIDEO_DIP_CTL _MMIO(0x61170) |
2da8af54 | 4821 | /* Pre HSW: */ |
3c17fe4b | 4822 | #define VIDEO_DIP_ENABLE (1 << 31) |
822cdc52 | 4823 | #define VIDEO_DIP_PORT(port) ((port) << 29) |
3e6e6395 | 4824 | #define VIDEO_DIP_PORT_MASK (3 << 29) |
5cb3c1a1 | 4825 | #define VIDEO_DIP_ENABLE_GCP (1 << 25) /* ilk+ */ |
3c17fe4b DH |
4826 | #define VIDEO_DIP_ENABLE_AVI (1 << 21) |
4827 | #define VIDEO_DIP_ENABLE_VENDOR (2 << 21) | |
5cb3c1a1 | 4828 | #define VIDEO_DIP_ENABLE_GAMUT (4 << 21) /* ilk+ */ |
3c17fe4b DH |
4829 | #define VIDEO_DIP_ENABLE_SPD (8 << 21) |
4830 | #define VIDEO_DIP_SELECT_AVI (0 << 19) | |
4831 | #define VIDEO_DIP_SELECT_VENDOR (1 << 19) | |
5cb3c1a1 | 4832 | #define VIDEO_DIP_SELECT_GAMUT (2 << 19) |
3c17fe4b | 4833 | #define VIDEO_DIP_SELECT_SPD (3 << 19) |
45187ace | 4834 | #define VIDEO_DIP_SELECT_MASK (3 << 19) |
3c17fe4b DH |
4835 | #define VIDEO_DIP_FREQ_ONCE (0 << 16) |
4836 | #define VIDEO_DIP_FREQ_VSYNC (1 << 16) | |
4837 | #define VIDEO_DIP_FREQ_2VSYNC (2 << 16) | |
60c5ea2d | 4838 | #define VIDEO_DIP_FREQ_MASK (3 << 16) |
2da8af54 | 4839 | /* HSW and later: */ |
44b42ebf | 4840 | #define VIDEO_DIP_ENABLE_DRM_GLK (1 << 28) |
a670be33 DP |
4841 | #define PSR_VSC_BIT_7_SET (1 << 27) |
4842 | #define VSC_SELECT_MASK (0x3 << 25) | |
4843 | #define VSC_SELECT_SHIFT 25 | |
4844 | #define VSC_DIP_HW_HEA_DATA (0 << 25) | |
4845 | #define VSC_DIP_HW_HEA_SW_DATA (1 << 25) | |
4846 | #define VSC_DIP_HW_DATA_SW_HEA (2 << 25) | |
4847 | #define VSC_DIP_SW_HEA_DATA (3 << 25) | |
4848 | #define VDIP_ENABLE_PPS (1 << 24) | |
0dd87d20 PZ |
4849 | #define VIDEO_DIP_ENABLE_VSC_HSW (1 << 20) |
4850 | #define VIDEO_DIP_ENABLE_GCP_HSW (1 << 16) | |
2da8af54 | 4851 | #define VIDEO_DIP_ENABLE_AVI_HSW (1 << 12) |
0dd87d20 PZ |
4852 | #define VIDEO_DIP_ENABLE_VS_HSW (1 << 8) |
4853 | #define VIDEO_DIP_ENABLE_GMP_HSW (1 << 4) | |
2da8af54 | 4854 | #define VIDEO_DIP_ENABLE_SPD_HSW (1 << 0) |
3c17fe4b | 4855 | |
585fb111 | 4856 | /* Panel power sequencing */ |
44cb734c ID |
4857 | #define PPS_BASE 0x61200 |
4858 | #define VLV_PPS_BASE (VLV_DISPLAY_BASE + PPS_BASE) | |
4859 | #define PCH_PPS_BASE 0xC7200 | |
4860 | ||
4861 | #define _MMIO_PPS(pps_idx, reg) _MMIO(dev_priv->pps_mmio_base - \ | |
4862 | PPS_BASE + (reg) + \ | |
4863 | (pps_idx) * 0x100) | |
4864 | ||
4865 | #define _PP_STATUS 0x61200 | |
4866 | #define PP_STATUS(pps_idx) _MMIO_PPS(pps_idx, _PP_STATUS) | |
09b434d4 | 4867 | #define PP_ON REG_BIT(31) |
f4ff2120 MC |
4868 | |
4869 | #define _PP_CONTROL_1 0xc7204 | |
4870 | #define _PP_CONTROL_2 0xc7304 | |
4871 | #define ICP_PP_CONTROL(x) _MMIO(((x) == 1) ? _PP_CONTROL_1 : \ | |
4872 | _PP_CONTROL_2) | |
09b434d4 | 4873 | #define POWER_CYCLE_DELAY_MASK REG_GENMASK(8, 4) |
09b434d4 JN |
4874 | #define VDD_OVERRIDE_FORCE REG_BIT(3) |
4875 | #define BACKLIGHT_ENABLE REG_BIT(2) | |
4876 | #define PWR_DOWN_ON_RESET REG_BIT(1) | |
4877 | #define PWR_STATE_TARGET REG_BIT(0) | |
585fb111 JB |
4878 | /* |
4879 | * Indicates that all dependencies of the panel are on: | |
4880 | * | |
4881 | * - PLL enabled | |
4882 | * - pipe enabled | |
4883 | * - LVDS/DVOB/DVOC on | |
4884 | */ | |
09b434d4 JN |
4885 | #define PP_READY REG_BIT(30) |
4886 | #define PP_SEQUENCE_MASK REG_GENMASK(29, 28) | |
baa09e7d JN |
4887 | #define PP_SEQUENCE_NONE REG_FIELD_PREP(PP_SEQUENCE_MASK, 0) |
4888 | #define PP_SEQUENCE_POWER_UP REG_FIELD_PREP(PP_SEQUENCE_MASK, 1) | |
4889 | #define PP_SEQUENCE_POWER_DOWN REG_FIELD_PREP(PP_SEQUENCE_MASK, 2) | |
09b434d4 JN |
4890 | #define PP_CYCLE_DELAY_ACTIVE REG_BIT(27) |
4891 | #define PP_SEQUENCE_STATE_MASK REG_GENMASK(3, 0) | |
baa09e7d JN |
4892 | #define PP_SEQUENCE_STATE_OFF_IDLE REG_FIELD_PREP(PP_SEQUENCE_STATE_MASK, 0x0) |
4893 | #define PP_SEQUENCE_STATE_OFF_S0_1 REG_FIELD_PREP(PP_SEQUENCE_STATE_MASK, 0x1) | |
4894 | #define PP_SEQUENCE_STATE_OFF_S0_2 REG_FIELD_PREP(PP_SEQUENCE_STATE_MASK, 0x2) | |
4895 | #define PP_SEQUENCE_STATE_OFF_S0_3 REG_FIELD_PREP(PP_SEQUENCE_STATE_MASK, 0x3) | |
4896 | #define PP_SEQUENCE_STATE_ON_IDLE REG_FIELD_PREP(PP_SEQUENCE_STATE_MASK, 0x8) | |
4897 | #define PP_SEQUENCE_STATE_ON_S1_1 REG_FIELD_PREP(PP_SEQUENCE_STATE_MASK, 0x9) | |
4898 | #define PP_SEQUENCE_STATE_ON_S1_2 REG_FIELD_PREP(PP_SEQUENCE_STATE_MASK, 0xa) | |
4899 | #define PP_SEQUENCE_STATE_ON_S1_3 REG_FIELD_PREP(PP_SEQUENCE_STATE_MASK, 0xb) | |
4900 | #define PP_SEQUENCE_STATE_RESET REG_FIELD_PREP(PP_SEQUENCE_STATE_MASK, 0xf) | |
44cb734c ID |
4901 | |
4902 | #define _PP_CONTROL 0x61204 | |
4903 | #define PP_CONTROL(pps_idx) _MMIO_PPS(pps_idx, _PP_CONTROL) | |
09b434d4 | 4904 | #define PANEL_UNLOCK_MASK REG_GENMASK(31, 16) |
baa09e7d | 4905 | #define PANEL_UNLOCK_REGS REG_FIELD_PREP(PANEL_UNLOCK_MASK, 0xabcd) |
09b434d4 | 4906 | #define BXT_POWER_CYCLE_DELAY_MASK REG_GENMASK(8, 4) |
09b434d4 JN |
4907 | #define EDP_FORCE_VDD REG_BIT(3) |
4908 | #define EDP_BLC_ENABLE REG_BIT(2) | |
4909 | #define PANEL_POWER_RESET REG_BIT(1) | |
4910 | #define PANEL_POWER_ON REG_BIT(0) | |
44cb734c ID |
4911 | |
4912 | #define _PP_ON_DELAYS 0x61208 | |
4913 | #define PP_ON_DELAYS(pps_idx) _MMIO_PPS(pps_idx, _PP_ON_DELAYS) | |
09b434d4 | 4914 | #define PANEL_PORT_SELECT_MASK REG_GENMASK(31, 30) |
baa09e7d JN |
4915 | #define PANEL_PORT_SELECT_LVDS REG_FIELD_PREP(PANEL_PORT_SELECT_MASK, 0) |
4916 | #define PANEL_PORT_SELECT_DPA REG_FIELD_PREP(PANEL_PORT_SELECT_MASK, 1) | |
4917 | #define PANEL_PORT_SELECT_DPC REG_FIELD_PREP(PANEL_PORT_SELECT_MASK, 2) | |
4918 | #define PANEL_PORT_SELECT_DPD REG_FIELD_PREP(PANEL_PORT_SELECT_MASK, 3) | |
4919 | #define PANEL_PORT_SELECT_VLV(port) REG_FIELD_PREP(PANEL_PORT_SELECT_MASK, port) | |
09b434d4 | 4920 | #define PANEL_POWER_UP_DELAY_MASK REG_GENMASK(28, 16) |
09b434d4 | 4921 | #define PANEL_LIGHT_ON_DELAY_MASK REG_GENMASK(12, 0) |
44cb734c ID |
4922 | |
4923 | #define _PP_OFF_DELAYS 0x6120C | |
4924 | #define PP_OFF_DELAYS(pps_idx) _MMIO_PPS(pps_idx, _PP_OFF_DELAYS) | |
09b434d4 | 4925 | #define PANEL_POWER_DOWN_DELAY_MASK REG_GENMASK(28, 16) |
09b434d4 | 4926 | #define PANEL_LIGHT_OFF_DELAY_MASK REG_GENMASK(12, 0) |
44cb734c ID |
4927 | |
4928 | #define _PP_DIVISOR 0x61210 | |
4929 | #define PP_DIVISOR(pps_idx) _MMIO_PPS(pps_idx, _PP_DIVISOR) | |
09b434d4 | 4930 | #define PP_REFERENCE_DIVIDER_MASK REG_GENMASK(31, 8) |
09b434d4 | 4931 | #define PANEL_POWER_CYCLE_DELAY_MASK REG_GENMASK(4, 0) |
585fb111 JB |
4932 | |
4933 | /* Panel fitting */ | |
ed5eb1b7 | 4934 | #define PFIT_CONTROL _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x61230) |
585fb111 JB |
4935 | #define PFIT_ENABLE (1 << 31) |
4936 | #define PFIT_PIPE_MASK (3 << 29) | |
4937 | #define PFIT_PIPE_SHIFT 29 | |
4938 | #define VERT_INTERP_DISABLE (0 << 10) | |
4939 | #define VERT_INTERP_BILINEAR (1 << 10) | |
4940 | #define VERT_INTERP_MASK (3 << 10) | |
4941 | #define VERT_AUTO_SCALE (1 << 9) | |
4942 | #define HORIZ_INTERP_DISABLE (0 << 6) | |
4943 | #define HORIZ_INTERP_BILINEAR (1 << 6) | |
4944 | #define HORIZ_INTERP_MASK (3 << 6) | |
4945 | #define HORIZ_AUTO_SCALE (1 << 5) | |
4946 | #define PANEL_8TO6_DITHER_ENABLE (1 << 3) | |
3fbe18d6 ZY |
4947 | #define PFIT_FILTER_FUZZY (0 << 24) |
4948 | #define PFIT_SCALING_AUTO (0 << 26) | |
4949 | #define PFIT_SCALING_PROGRAMMED (1 << 26) | |
4950 | #define PFIT_SCALING_PILLAR (2 << 26) | |
4951 | #define PFIT_SCALING_LETTER (3 << 26) | |
ed5eb1b7 | 4952 | #define PFIT_PGM_RATIOS _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x61234) |
3fbe18d6 ZY |
4953 | /* Pre-965 */ |
4954 | #define PFIT_VERT_SCALE_SHIFT 20 | |
4955 | #define PFIT_VERT_SCALE_MASK 0xfff00000 | |
4956 | #define PFIT_HORIZ_SCALE_SHIFT 4 | |
4957 | #define PFIT_HORIZ_SCALE_MASK 0x0000fff0 | |
4958 | /* 965+ */ | |
4959 | #define PFIT_VERT_SCALE_SHIFT_965 16 | |
4960 | #define PFIT_VERT_SCALE_MASK_965 0x1fff0000 | |
4961 | #define PFIT_HORIZ_SCALE_SHIFT_965 0 | |
4962 | #define PFIT_HORIZ_SCALE_MASK_965 0x00001fff | |
4963 | ||
ed5eb1b7 | 4964 | #define PFIT_AUTO_RATIOS _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x61238) |
585fb111 | 4965 | |
ed5eb1b7 JN |
4966 | #define _VLV_BLC_PWM_CTL2_A (DISPLAY_MMIO_BASE(dev_priv) + 0x61250) |
4967 | #define _VLV_BLC_PWM_CTL2_B (DISPLAY_MMIO_BASE(dev_priv) + 0x61350) | |
f0f59a00 VS |
4968 | #define VLV_BLC_PWM_CTL2(pipe) _MMIO_PIPE(pipe, _VLV_BLC_PWM_CTL2_A, \ |
4969 | _VLV_BLC_PWM_CTL2_B) | |
07bf139b | 4970 | |
ed5eb1b7 JN |
4971 | #define _VLV_BLC_PWM_CTL_A (DISPLAY_MMIO_BASE(dev_priv) + 0x61254) |
4972 | #define _VLV_BLC_PWM_CTL_B (DISPLAY_MMIO_BASE(dev_priv) + 0x61354) | |
f0f59a00 VS |
4973 | #define VLV_BLC_PWM_CTL(pipe) _MMIO_PIPE(pipe, _VLV_BLC_PWM_CTL_A, \ |
4974 | _VLV_BLC_PWM_CTL_B) | |
07bf139b | 4975 | |
ed5eb1b7 JN |
4976 | #define _VLV_BLC_HIST_CTL_A (DISPLAY_MMIO_BASE(dev_priv) + 0x61260) |
4977 | #define _VLV_BLC_HIST_CTL_B (DISPLAY_MMIO_BASE(dev_priv) + 0x61360) | |
f0f59a00 VS |
4978 | #define VLV_BLC_HIST_CTL(pipe) _MMIO_PIPE(pipe, _VLV_BLC_HIST_CTL_A, \ |
4979 | _VLV_BLC_HIST_CTL_B) | |
07bf139b | 4980 | |
585fb111 | 4981 | /* Backlight control */ |
ed5eb1b7 | 4982 | #define BLC_PWM_CTL2 _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x61250) /* 965+ only */ |
7cf41601 DV |
4983 | #define BLM_PWM_ENABLE (1 << 31) |
4984 | #define BLM_COMBINATION_MODE (1 << 30) /* gen4 only */ | |
4985 | #define BLM_PIPE_SELECT (1 << 29) | |
4986 | #define BLM_PIPE_SELECT_IVB (3 << 29) | |
4987 | #define BLM_PIPE_A (0 << 29) | |
4988 | #define BLM_PIPE_B (1 << 29) | |
4989 | #define BLM_PIPE_C (2 << 29) /* ivb + */ | |
35ffda48 JN |
4990 | #define BLM_TRANSCODER_A BLM_PIPE_A /* hsw */ |
4991 | #define BLM_TRANSCODER_B BLM_PIPE_B | |
4992 | #define BLM_TRANSCODER_C BLM_PIPE_C | |
4993 | #define BLM_TRANSCODER_EDP (3 << 29) | |
7cf41601 DV |
4994 | #define BLM_PIPE(pipe) ((pipe) << 29) |
4995 | #define BLM_POLARITY_I965 (1 << 28) /* gen4 only */ | |
4996 | #define BLM_PHASE_IN_INTERUPT_STATUS (1 << 26) | |
4997 | #define BLM_PHASE_IN_ENABLE (1 << 25) | |
4998 | #define BLM_PHASE_IN_INTERUPT_ENABL (1 << 24) | |
4999 | #define BLM_PHASE_IN_TIME_BASE_SHIFT (16) | |
5000 | #define BLM_PHASE_IN_TIME_BASE_MASK (0xff << 16) | |
5001 | #define BLM_PHASE_IN_COUNT_SHIFT (8) | |
5002 | #define BLM_PHASE_IN_COUNT_MASK (0xff << 8) | |
5003 | #define BLM_PHASE_IN_INCR_SHIFT (0) | |
5004 | #define BLM_PHASE_IN_INCR_MASK (0xff << 0) | |
ed5eb1b7 | 5005 | #define BLC_PWM_CTL _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x61254) |
ba3820ad TI |
5006 | /* |
5007 | * This is the most significant 15 bits of the number of backlight cycles in a | |
5008 | * complete cycle of the modulated backlight control. | |
5009 | * | |
5010 | * The actual value is this field multiplied by two. | |
5011 | */ | |
7cf41601 DV |
5012 | #define BACKLIGHT_MODULATION_FREQ_SHIFT (17) |
5013 | #define BACKLIGHT_MODULATION_FREQ_MASK (0x7fff << 17) | |
5014 | #define BLM_LEGACY_MODE (1 << 16) /* gen2 only */ | |
585fb111 JB |
5015 | /* |
5016 | * This is the number of cycles out of the backlight modulation cycle for which | |
5017 | * the backlight is on. | |
5018 | * | |
5019 | * This field must be no greater than the number of cycles in the complete | |
5020 | * backlight modulation cycle. | |
5021 | */ | |
5022 | #define BACKLIGHT_DUTY_CYCLE_SHIFT (0) | |
5023 | #define BACKLIGHT_DUTY_CYCLE_MASK (0xffff) | |
534b5a53 DV |
5024 | #define BACKLIGHT_DUTY_CYCLE_MASK_PNV (0xfffe) |
5025 | #define BLM_POLARITY_PNV (1 << 0) /* pnv only */ | |
585fb111 | 5026 | |
ed5eb1b7 | 5027 | #define BLC_HIST_CTL _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x61260) |
2059ac3b | 5028 | #define BLM_HISTOGRAM_ENABLE (1 << 31) |
0eb96d6e | 5029 | |
7cf41601 DV |
5030 | /* New registers for PCH-split platforms. Safe where new bits show up, the |
5031 | * register layout machtes with gen4 BLC_PWM_CTL[12]. */ | |
f0f59a00 VS |
5032 | #define BLC_PWM_CPU_CTL2 _MMIO(0x48250) |
5033 | #define BLC_PWM_CPU_CTL _MMIO(0x48254) | |
7cf41601 | 5034 | |
f0f59a00 | 5035 | #define HSW_BLC_PWM2_CTL _MMIO(0x48350) |
be256dc7 | 5036 | |
7cf41601 DV |
5037 | /* PCH CTL1 is totally different, all but the below bits are reserved. CTL2 is |
5038 | * like the normal CTL from gen4 and earlier. Hooray for confusing naming. */ | |
f0f59a00 | 5039 | #define BLC_PWM_PCH_CTL1 _MMIO(0xc8250) |
4b4147c3 | 5040 | #define BLM_PCH_PWM_ENABLE (1 << 31) |
7cf41601 DV |
5041 | #define BLM_PCH_OVERRIDE_ENABLE (1 << 30) |
5042 | #define BLM_PCH_POLARITY (1 << 29) | |
f0f59a00 | 5043 | #define BLC_PWM_PCH_CTL2 _MMIO(0xc8254) |
7cf41601 | 5044 | |
64ad532a VK |
5045 | #define UTIL_PIN_CTL _MMIO(0x48400) |
5046 | #define UTIL_PIN_ENABLE (1 << 31) | |
5047 | #define UTIL_PIN_PIPE_MASK (3 << 29) | |
5048 | #define UTIL_PIN_PIPE(x) ((x) << 29) | |
5049 | #define UTIL_PIN_MODE_MASK (0xf << 24) | |
5050 | #define UTIL_PIN_MODE_DATA (0 << 24) | |
5051 | #define UTIL_PIN_MODE_PWM (1 << 24) | |
5052 | #define UTIL_PIN_MODE_VBLANK (4 << 24) | |
5053 | #define UTIL_PIN_MODE_VSYNC (5 << 24) | |
5054 | #define UTIL_PIN_MODE_EYE_LEVEL (8 << 24) | |
5055 | #define UTIL_PIN_OUTPUT_DATA (1 << 23) | |
5056 | #define UTIL_PIN_POLARITY (1 << 22) | |
5057 | #define UTIL_PIN_DIRECTION_INPUT (1 << 19) | |
5058 | #define UTIL_PIN_INPUT_DATA (1 << 16) | |
022e4e52 | 5059 | |
0fb890c0 | 5060 | /* BXT backlight register definition. */ |
022e4e52 | 5061 | #define _BXT_BLC_PWM_CTL1 0xC8250 |
0fb890c0 VK |
5062 | #define BXT_BLC_PWM_ENABLE (1 << 31) |
5063 | #define BXT_BLC_PWM_POLARITY (1 << 29) | |
022e4e52 SK |
5064 | #define _BXT_BLC_PWM_FREQ1 0xC8254 |
5065 | #define _BXT_BLC_PWM_DUTY1 0xC8258 | |
5066 | ||
5067 | #define _BXT_BLC_PWM_CTL2 0xC8350 | |
5068 | #define _BXT_BLC_PWM_FREQ2 0xC8354 | |
5069 | #define _BXT_BLC_PWM_DUTY2 0xC8358 | |
5070 | ||
f0f59a00 | 5071 | #define BXT_BLC_PWM_CTL(controller) _MMIO_PIPE(controller, \ |
022e4e52 | 5072 | _BXT_BLC_PWM_CTL1, _BXT_BLC_PWM_CTL2) |
f0f59a00 | 5073 | #define BXT_BLC_PWM_FREQ(controller) _MMIO_PIPE(controller, \ |
022e4e52 | 5074 | _BXT_BLC_PWM_FREQ1, _BXT_BLC_PWM_FREQ2) |
f0f59a00 | 5075 | #define BXT_BLC_PWM_DUTY(controller) _MMIO_PIPE(controller, \ |
022e4e52 | 5076 | _BXT_BLC_PWM_DUTY1, _BXT_BLC_PWM_DUTY2) |
0fb890c0 | 5077 | |
f0f59a00 | 5078 | #define PCH_GTC_CTL _MMIO(0xe7000) |
be256dc7 PZ |
5079 | #define PCH_GTC_ENABLE (1 << 31) |
5080 | ||
585fb111 | 5081 | /* TV port control */ |
f0f59a00 | 5082 | #define TV_CTL _MMIO(0x68000) |
646b4269 | 5083 | /* Enables the TV encoder */ |
585fb111 | 5084 | # define TV_ENC_ENABLE (1 << 31) |
646b4269 | 5085 | /* Sources the TV encoder input from pipe B instead of A. */ |
4add0f6b VS |
5086 | # define TV_ENC_PIPE_SEL_SHIFT 30 |
5087 | # define TV_ENC_PIPE_SEL_MASK (1 << 30) | |
5088 | # define TV_ENC_PIPE_SEL(pipe) ((pipe) << 30) | |
646b4269 | 5089 | /* Outputs composite video (DAC A only) */ |
585fb111 | 5090 | # define TV_ENC_OUTPUT_COMPOSITE (0 << 28) |
646b4269 | 5091 | /* Outputs SVideo video (DAC B/C) */ |
585fb111 | 5092 | # define TV_ENC_OUTPUT_SVIDEO (1 << 28) |
646b4269 | 5093 | /* Outputs Component video (DAC A/B/C) */ |
585fb111 | 5094 | # define TV_ENC_OUTPUT_COMPONENT (2 << 28) |
646b4269 | 5095 | /* Outputs Composite and SVideo (DAC A/B/C) */ |
585fb111 JB |
5096 | # define TV_ENC_OUTPUT_SVIDEO_COMPOSITE (3 << 28) |
5097 | # define TV_TRILEVEL_SYNC (1 << 21) | |
646b4269 | 5098 | /* Enables slow sync generation (945GM only) */ |
585fb111 | 5099 | # define TV_SLOW_SYNC (1 << 20) |
646b4269 | 5100 | /* Selects 4x oversampling for 480i and 576p */ |
585fb111 | 5101 | # define TV_OVERSAMPLE_4X (0 << 18) |
646b4269 | 5102 | /* Selects 2x oversampling for 720p and 1080i */ |
585fb111 | 5103 | # define TV_OVERSAMPLE_2X (1 << 18) |
646b4269 | 5104 | /* Selects no oversampling for 1080p */ |
585fb111 | 5105 | # define TV_OVERSAMPLE_NONE (2 << 18) |
646b4269 | 5106 | /* Selects 8x oversampling */ |
585fb111 | 5107 | # define TV_OVERSAMPLE_8X (3 << 18) |
e3bb355c | 5108 | # define TV_OVERSAMPLE_MASK (3 << 18) |
646b4269 | 5109 | /* Selects progressive mode rather than interlaced */ |
585fb111 | 5110 | # define TV_PROGRESSIVE (1 << 17) |
646b4269 | 5111 | /* Sets the colorburst to PAL mode. Required for non-M PAL modes. */ |
585fb111 | 5112 | # define TV_PAL_BURST (1 << 16) |
646b4269 | 5113 | /* Field for setting delay of Y compared to C */ |
585fb111 | 5114 | # define TV_YC_SKEW_MASK (7 << 12) |
646b4269 | 5115 | /* Enables a fix for 480p/576p standard definition modes on the 915GM only */ |
585fb111 | 5116 | # define TV_ENC_SDP_FIX (1 << 11) |
646b4269 | 5117 | /* |
585fb111 JB |
5118 | * Enables a fix for the 915GM only. |
5119 | * | |
5120 | * Not sure what it does. | |
5121 | */ | |
5122 | # define TV_ENC_C0_FIX (1 << 10) | |
646b4269 | 5123 | /* Bits that must be preserved by software */ |
d2d9f232 | 5124 | # define TV_CTL_SAVE ((1 << 11) | (3 << 9) | (7 << 6) | 0xf) |
585fb111 | 5125 | # define TV_FUSE_STATE_MASK (3 << 4) |
646b4269 | 5126 | /* Read-only state that reports all features enabled */ |
585fb111 | 5127 | # define TV_FUSE_STATE_ENABLED (0 << 4) |
646b4269 | 5128 | /* Read-only state that reports that Macrovision is disabled in hardware*/ |
585fb111 | 5129 | # define TV_FUSE_STATE_NO_MACROVISION (1 << 4) |
646b4269 | 5130 | /* Read-only state that reports that TV-out is disabled in hardware. */ |
585fb111 | 5131 | # define TV_FUSE_STATE_DISABLED (2 << 4) |
646b4269 | 5132 | /* Normal operation */ |
585fb111 | 5133 | # define TV_TEST_MODE_NORMAL (0 << 0) |
646b4269 | 5134 | /* Encoder test pattern 1 - combo pattern */ |
585fb111 | 5135 | # define TV_TEST_MODE_PATTERN_1 (1 << 0) |
646b4269 | 5136 | /* Encoder test pattern 2 - full screen vertical 75% color bars */ |
585fb111 | 5137 | # define TV_TEST_MODE_PATTERN_2 (2 << 0) |
646b4269 | 5138 | /* Encoder test pattern 3 - full screen horizontal 75% color bars */ |
585fb111 | 5139 | # define TV_TEST_MODE_PATTERN_3 (3 << 0) |
646b4269 | 5140 | /* Encoder test pattern 4 - random noise */ |
585fb111 | 5141 | # define TV_TEST_MODE_PATTERN_4 (4 << 0) |
646b4269 | 5142 | /* Encoder test pattern 5 - linear color ramps */ |
585fb111 | 5143 | # define TV_TEST_MODE_PATTERN_5 (5 << 0) |
646b4269 | 5144 | /* |
585fb111 JB |
5145 | * This test mode forces the DACs to 50% of full output. |
5146 | * | |
5147 | * This is used for load detection in combination with TVDAC_SENSE_MASK | |
5148 | */ | |
5149 | # define TV_TEST_MODE_MONITOR_DETECT (7 << 0) | |
5150 | # define TV_TEST_MODE_MASK (7 << 0) | |
5151 | ||
f0f59a00 | 5152 | #define TV_DAC _MMIO(0x68004) |
b8ed2a4f | 5153 | # define TV_DAC_SAVE 0x00ffff00 |
646b4269 | 5154 | /* |
585fb111 JB |
5155 | * Reports that DAC state change logic has reported change (RO). |
5156 | * | |
5157 | * This gets cleared when TV_DAC_STATE_EN is cleared | |
5158 | */ | |
5159 | # define TVDAC_STATE_CHG (1 << 31) | |
5160 | # define TVDAC_SENSE_MASK (7 << 28) | |
646b4269 | 5161 | /* Reports that DAC A voltage is above the detect threshold */ |
585fb111 | 5162 | # define TVDAC_A_SENSE (1 << 30) |
646b4269 | 5163 | /* Reports that DAC B voltage is above the detect threshold */ |
585fb111 | 5164 | # define TVDAC_B_SENSE (1 << 29) |
646b4269 | 5165 | /* Reports that DAC C voltage is above the detect threshold */ |
585fb111 | 5166 | # define TVDAC_C_SENSE (1 << 28) |
646b4269 | 5167 | /* |
585fb111 JB |
5168 | * Enables DAC state detection logic, for load-based TV detection. |
5169 | * | |
5170 | * The PLL of the chosen pipe (in TV_CTL) must be running, and the encoder set | |
5171 | * to off, for load detection to work. | |
5172 | */ | |
5173 | # define TVDAC_STATE_CHG_EN (1 << 27) | |
646b4269 | 5174 | /* Sets the DAC A sense value to high */ |
585fb111 | 5175 | # define TVDAC_A_SENSE_CTL (1 << 26) |
646b4269 | 5176 | /* Sets the DAC B sense value to high */ |
585fb111 | 5177 | # define TVDAC_B_SENSE_CTL (1 << 25) |
646b4269 | 5178 | /* Sets the DAC C sense value to high */ |
585fb111 | 5179 | # define TVDAC_C_SENSE_CTL (1 << 24) |
646b4269 | 5180 | /* Overrides the ENC_ENABLE and DAC voltage levels */ |
585fb111 | 5181 | # define DAC_CTL_OVERRIDE (1 << 7) |
646b4269 | 5182 | /* Sets the slew rate. Must be preserved in software */ |
585fb111 JB |
5183 | # define ENC_TVDAC_SLEW_FAST (1 << 6) |
5184 | # define DAC_A_1_3_V (0 << 4) | |
5185 | # define DAC_A_1_1_V (1 << 4) | |
5186 | # define DAC_A_0_7_V (2 << 4) | |
cb66c692 | 5187 | # define DAC_A_MASK (3 << 4) |
585fb111 JB |
5188 | # define DAC_B_1_3_V (0 << 2) |
5189 | # define DAC_B_1_1_V (1 << 2) | |
5190 | # define DAC_B_0_7_V (2 << 2) | |
cb66c692 | 5191 | # define DAC_B_MASK (3 << 2) |
585fb111 JB |
5192 | # define DAC_C_1_3_V (0 << 0) |
5193 | # define DAC_C_1_1_V (1 << 0) | |
5194 | # define DAC_C_0_7_V (2 << 0) | |
cb66c692 | 5195 | # define DAC_C_MASK (3 << 0) |
585fb111 | 5196 | |
646b4269 | 5197 | /* |
585fb111 JB |
5198 | * CSC coefficients are stored in a floating point format with 9 bits of |
5199 | * mantissa and 2 or 3 bits of exponent. The exponent is represented as 2**-n, | |
5200 | * where 2-bit exponents are unsigned n, and 3-bit exponents are signed n with | |
5201 | * -1 (0x3) being the only legal negative value. | |
5202 | */ | |
f0f59a00 | 5203 | #define TV_CSC_Y _MMIO(0x68010) |
585fb111 JB |
5204 | # define TV_RY_MASK 0x07ff0000 |
5205 | # define TV_RY_SHIFT 16 | |
5206 | # define TV_GY_MASK 0x00000fff | |
5207 | # define TV_GY_SHIFT 0 | |
5208 | ||
f0f59a00 | 5209 | #define TV_CSC_Y2 _MMIO(0x68014) |
585fb111 JB |
5210 | # define TV_BY_MASK 0x07ff0000 |
5211 | # define TV_BY_SHIFT 16 | |
646b4269 | 5212 | /* |
585fb111 JB |
5213 | * Y attenuation for component video. |
5214 | * | |
5215 | * Stored in 1.9 fixed point. | |
5216 | */ | |
5217 | # define TV_AY_MASK 0x000003ff | |
5218 | # define TV_AY_SHIFT 0 | |
5219 | ||
f0f59a00 | 5220 | #define TV_CSC_U _MMIO(0x68018) |
585fb111 JB |
5221 | # define TV_RU_MASK 0x07ff0000 |
5222 | # define TV_RU_SHIFT 16 | |
5223 | # define TV_GU_MASK 0x000007ff | |
5224 | # define TV_GU_SHIFT 0 | |
5225 | ||
f0f59a00 | 5226 | #define TV_CSC_U2 _MMIO(0x6801c) |
585fb111 JB |
5227 | # define TV_BU_MASK 0x07ff0000 |
5228 | # define TV_BU_SHIFT 16 | |
646b4269 | 5229 | /* |
585fb111 JB |
5230 | * U attenuation for component video. |
5231 | * | |
5232 | * Stored in 1.9 fixed point. | |
5233 | */ | |
5234 | # define TV_AU_MASK 0x000003ff | |
5235 | # define TV_AU_SHIFT 0 | |
5236 | ||
f0f59a00 | 5237 | #define TV_CSC_V _MMIO(0x68020) |
585fb111 JB |
5238 | # define TV_RV_MASK 0x0fff0000 |
5239 | # define TV_RV_SHIFT 16 | |
5240 | # define TV_GV_MASK 0x000007ff | |
5241 | # define TV_GV_SHIFT 0 | |
5242 | ||
f0f59a00 | 5243 | #define TV_CSC_V2 _MMIO(0x68024) |
585fb111 JB |
5244 | # define TV_BV_MASK 0x07ff0000 |
5245 | # define TV_BV_SHIFT 16 | |
646b4269 | 5246 | /* |
585fb111 JB |
5247 | * V attenuation for component video. |
5248 | * | |
5249 | * Stored in 1.9 fixed point. | |
5250 | */ | |
5251 | # define TV_AV_MASK 0x000007ff | |
5252 | # define TV_AV_SHIFT 0 | |
5253 | ||
f0f59a00 | 5254 | #define TV_CLR_KNOBS _MMIO(0x68028) |
646b4269 | 5255 | /* 2s-complement brightness adjustment */ |
585fb111 JB |
5256 | # define TV_BRIGHTNESS_MASK 0xff000000 |
5257 | # define TV_BRIGHTNESS_SHIFT 24 | |
646b4269 | 5258 | /* Contrast adjustment, as a 2.6 unsigned floating point number */ |
585fb111 JB |
5259 | # define TV_CONTRAST_MASK 0x00ff0000 |
5260 | # define TV_CONTRAST_SHIFT 16 | |
646b4269 | 5261 | /* Saturation adjustment, as a 2.6 unsigned floating point number */ |
585fb111 JB |
5262 | # define TV_SATURATION_MASK 0x0000ff00 |
5263 | # define TV_SATURATION_SHIFT 8 | |
646b4269 | 5264 | /* Hue adjustment, as an integer phase angle in degrees */ |
585fb111 JB |
5265 | # define TV_HUE_MASK 0x000000ff |
5266 | # define TV_HUE_SHIFT 0 | |
5267 | ||
f0f59a00 | 5268 | #define TV_CLR_LEVEL _MMIO(0x6802c) |
646b4269 | 5269 | /* Controls the DAC level for black */ |
585fb111 JB |
5270 | # define TV_BLACK_LEVEL_MASK 0x01ff0000 |
5271 | # define TV_BLACK_LEVEL_SHIFT 16 | |
646b4269 | 5272 | /* Controls the DAC level for blanking */ |
585fb111 JB |
5273 | # define TV_BLANK_LEVEL_MASK 0x000001ff |
5274 | # define TV_BLANK_LEVEL_SHIFT 0 | |
5275 | ||
f0f59a00 | 5276 | #define TV_H_CTL_1 _MMIO(0x68030) |
646b4269 | 5277 | /* Number of pixels in the hsync. */ |
585fb111 JB |
5278 | # define TV_HSYNC_END_MASK 0x1fff0000 |
5279 | # define TV_HSYNC_END_SHIFT 16 | |
646b4269 | 5280 | /* Total number of pixels minus one in the line (display and blanking). */ |
585fb111 JB |
5281 | # define TV_HTOTAL_MASK 0x00001fff |
5282 | # define TV_HTOTAL_SHIFT 0 | |
5283 | ||
f0f59a00 | 5284 | #define TV_H_CTL_2 _MMIO(0x68034) |
646b4269 | 5285 | /* Enables the colorburst (needed for non-component color) */ |
585fb111 | 5286 | # define TV_BURST_ENA (1 << 31) |
646b4269 | 5287 | /* Offset of the colorburst from the start of hsync, in pixels minus one. */ |
585fb111 JB |
5288 | # define TV_HBURST_START_SHIFT 16 |
5289 | # define TV_HBURST_START_MASK 0x1fff0000 | |
646b4269 | 5290 | /* Length of the colorburst */ |
585fb111 JB |
5291 | # define TV_HBURST_LEN_SHIFT 0 |
5292 | # define TV_HBURST_LEN_MASK 0x0001fff | |
5293 | ||
f0f59a00 | 5294 | #define TV_H_CTL_3 _MMIO(0x68038) |
646b4269 | 5295 | /* End of hblank, measured in pixels minus one from start of hsync */ |
585fb111 JB |
5296 | # define TV_HBLANK_END_SHIFT 16 |
5297 | # define TV_HBLANK_END_MASK 0x1fff0000 | |
646b4269 | 5298 | /* Start of hblank, measured in pixels minus one from start of hsync */ |
585fb111 JB |
5299 | # define TV_HBLANK_START_SHIFT 0 |
5300 | # define TV_HBLANK_START_MASK 0x0001fff | |
5301 | ||
f0f59a00 | 5302 | #define TV_V_CTL_1 _MMIO(0x6803c) |
646b4269 | 5303 | /* XXX */ |
585fb111 JB |
5304 | # define TV_NBR_END_SHIFT 16 |
5305 | # define TV_NBR_END_MASK 0x07ff0000 | |
646b4269 | 5306 | /* XXX */ |
585fb111 JB |
5307 | # define TV_VI_END_F1_SHIFT 8 |
5308 | # define TV_VI_END_F1_MASK 0x00003f00 | |
646b4269 | 5309 | /* XXX */ |
585fb111 JB |
5310 | # define TV_VI_END_F2_SHIFT 0 |
5311 | # define TV_VI_END_F2_MASK 0x0000003f | |
5312 | ||
f0f59a00 | 5313 | #define TV_V_CTL_2 _MMIO(0x68040) |
646b4269 | 5314 | /* Length of vsync, in half lines */ |
585fb111 JB |
5315 | # define TV_VSYNC_LEN_MASK 0x07ff0000 |
5316 | # define TV_VSYNC_LEN_SHIFT 16 | |
646b4269 | 5317 | /* Offset of the start of vsync in field 1, measured in one less than the |
585fb111 JB |
5318 | * number of half lines. |
5319 | */ | |
5320 | # define TV_VSYNC_START_F1_MASK 0x00007f00 | |
5321 | # define TV_VSYNC_START_F1_SHIFT 8 | |
646b4269 | 5322 | /* |
585fb111 JB |
5323 | * Offset of the start of vsync in field 2, measured in one less than the |
5324 | * number of half lines. | |
5325 | */ | |
5326 | # define TV_VSYNC_START_F2_MASK 0x0000007f | |
5327 | # define TV_VSYNC_START_F2_SHIFT 0 | |
5328 | ||
f0f59a00 | 5329 | #define TV_V_CTL_3 _MMIO(0x68044) |
646b4269 | 5330 | /* Enables generation of the equalization signal */ |
585fb111 | 5331 | # define TV_EQUAL_ENA (1 << 31) |
646b4269 | 5332 | /* Length of vsync, in half lines */ |
585fb111 JB |
5333 | # define TV_VEQ_LEN_MASK 0x007f0000 |
5334 | # define TV_VEQ_LEN_SHIFT 16 | |
646b4269 | 5335 | /* Offset of the start of equalization in field 1, measured in one less than |
585fb111 JB |
5336 | * the number of half lines. |
5337 | */ | |
5338 | # define TV_VEQ_START_F1_MASK 0x0007f00 | |
5339 | # define TV_VEQ_START_F1_SHIFT 8 | |
646b4269 | 5340 | /* |
585fb111 JB |
5341 | * Offset of the start of equalization in field 2, measured in one less than |
5342 | * the number of half lines. | |
5343 | */ | |
5344 | # define TV_VEQ_START_F2_MASK 0x000007f | |
5345 | # define TV_VEQ_START_F2_SHIFT 0 | |
5346 | ||
f0f59a00 | 5347 | #define TV_V_CTL_4 _MMIO(0x68048) |
646b4269 | 5348 | /* |
585fb111 JB |
5349 | * Offset to start of vertical colorburst, measured in one less than the |
5350 | * number of lines from vertical start. | |
5351 | */ | |
5352 | # define TV_VBURST_START_F1_MASK 0x003f0000 | |
5353 | # define TV_VBURST_START_F1_SHIFT 16 | |
646b4269 | 5354 | /* |
585fb111 JB |
5355 | * Offset to the end of vertical colorburst, measured in one less than the |
5356 | * number of lines from the start of NBR. | |
5357 | */ | |
5358 | # define TV_VBURST_END_F1_MASK 0x000000ff | |
5359 | # define TV_VBURST_END_F1_SHIFT 0 | |
5360 | ||
f0f59a00 | 5361 | #define TV_V_CTL_5 _MMIO(0x6804c) |
646b4269 | 5362 | /* |
585fb111 JB |
5363 | * Offset to start of vertical colorburst, measured in one less than the |
5364 | * number of lines from vertical start. | |
5365 | */ | |
5366 | # define TV_VBURST_START_F2_MASK 0x003f0000 | |
5367 | # define TV_VBURST_START_F2_SHIFT 16 | |
646b4269 | 5368 | /* |
585fb111 JB |
5369 | * Offset to the end of vertical colorburst, measured in one less than the |
5370 | * number of lines from the start of NBR. | |
5371 | */ | |
5372 | # define TV_VBURST_END_F2_MASK 0x000000ff | |
5373 | # define TV_VBURST_END_F2_SHIFT 0 | |
5374 | ||
f0f59a00 | 5375 | #define TV_V_CTL_6 _MMIO(0x68050) |
646b4269 | 5376 | /* |
585fb111 JB |
5377 | * Offset to start of vertical colorburst, measured in one less than the |
5378 | * number of lines from vertical start. | |
5379 | */ | |
5380 | # define TV_VBURST_START_F3_MASK 0x003f0000 | |
5381 | # define TV_VBURST_START_F3_SHIFT 16 | |
646b4269 | 5382 | /* |
585fb111 JB |
5383 | * Offset to the end of vertical colorburst, measured in one less than the |
5384 | * number of lines from the start of NBR. | |
5385 | */ | |
5386 | # define TV_VBURST_END_F3_MASK 0x000000ff | |
5387 | # define TV_VBURST_END_F3_SHIFT 0 | |
5388 | ||
f0f59a00 | 5389 | #define TV_V_CTL_7 _MMIO(0x68054) |
646b4269 | 5390 | /* |
585fb111 JB |
5391 | * Offset to start of vertical colorburst, measured in one less than the |
5392 | * number of lines from vertical start. | |
5393 | */ | |
5394 | # define TV_VBURST_START_F4_MASK 0x003f0000 | |
5395 | # define TV_VBURST_START_F4_SHIFT 16 | |
646b4269 | 5396 | /* |
585fb111 JB |
5397 | * Offset to the end of vertical colorburst, measured in one less than the |
5398 | * number of lines from the start of NBR. | |
5399 | */ | |
5400 | # define TV_VBURST_END_F4_MASK 0x000000ff | |
5401 | # define TV_VBURST_END_F4_SHIFT 0 | |
5402 | ||
f0f59a00 | 5403 | #define TV_SC_CTL_1 _MMIO(0x68060) |
646b4269 | 5404 | /* Turns on the first subcarrier phase generation DDA */ |
585fb111 | 5405 | # define TV_SC_DDA1_EN (1 << 31) |
646b4269 | 5406 | /* Turns on the first subcarrier phase generation DDA */ |
585fb111 | 5407 | # define TV_SC_DDA2_EN (1 << 30) |
646b4269 | 5408 | /* Turns on the first subcarrier phase generation DDA */ |
585fb111 | 5409 | # define TV_SC_DDA3_EN (1 << 29) |
646b4269 | 5410 | /* Sets the subcarrier DDA to reset frequency every other field */ |
585fb111 | 5411 | # define TV_SC_RESET_EVERY_2 (0 << 24) |
646b4269 | 5412 | /* Sets the subcarrier DDA to reset frequency every fourth field */ |
585fb111 | 5413 | # define TV_SC_RESET_EVERY_4 (1 << 24) |
646b4269 | 5414 | /* Sets the subcarrier DDA to reset frequency every eighth field */ |
585fb111 | 5415 | # define TV_SC_RESET_EVERY_8 (2 << 24) |
646b4269 | 5416 | /* Sets the subcarrier DDA to never reset the frequency */ |
585fb111 | 5417 | # define TV_SC_RESET_NEVER (3 << 24) |
646b4269 | 5418 | /* Sets the peak amplitude of the colorburst.*/ |
585fb111 JB |
5419 | # define TV_BURST_LEVEL_MASK 0x00ff0000 |
5420 | # define TV_BURST_LEVEL_SHIFT 16 | |
646b4269 | 5421 | /* Sets the increment of the first subcarrier phase generation DDA */ |
585fb111 JB |
5422 | # define TV_SCDDA1_INC_MASK 0x00000fff |
5423 | # define TV_SCDDA1_INC_SHIFT 0 | |
5424 | ||
f0f59a00 | 5425 | #define TV_SC_CTL_2 _MMIO(0x68064) |
646b4269 | 5426 | /* Sets the rollover for the second subcarrier phase generation DDA */ |
585fb111 JB |
5427 | # define TV_SCDDA2_SIZE_MASK 0x7fff0000 |
5428 | # define TV_SCDDA2_SIZE_SHIFT 16 | |
646b4269 | 5429 | /* Sets the increent of the second subcarrier phase generation DDA */ |
585fb111 JB |
5430 | # define TV_SCDDA2_INC_MASK 0x00007fff |
5431 | # define TV_SCDDA2_INC_SHIFT 0 | |
5432 | ||
f0f59a00 | 5433 | #define TV_SC_CTL_3 _MMIO(0x68068) |
646b4269 | 5434 | /* Sets the rollover for the third subcarrier phase generation DDA */ |
585fb111 JB |
5435 | # define TV_SCDDA3_SIZE_MASK 0x7fff0000 |
5436 | # define TV_SCDDA3_SIZE_SHIFT 16 | |
646b4269 | 5437 | /* Sets the increent of the third subcarrier phase generation DDA */ |
585fb111 JB |
5438 | # define TV_SCDDA3_INC_MASK 0x00007fff |
5439 | # define TV_SCDDA3_INC_SHIFT 0 | |
5440 | ||
f0f59a00 | 5441 | #define TV_WIN_POS _MMIO(0x68070) |
646b4269 | 5442 | /* X coordinate of the display from the start of horizontal active */ |
585fb111 JB |
5443 | # define TV_XPOS_MASK 0x1fff0000 |
5444 | # define TV_XPOS_SHIFT 16 | |
646b4269 | 5445 | /* Y coordinate of the display from the start of vertical active (NBR) */ |
585fb111 JB |
5446 | # define TV_YPOS_MASK 0x00000fff |
5447 | # define TV_YPOS_SHIFT 0 | |
5448 | ||
f0f59a00 | 5449 | #define TV_WIN_SIZE _MMIO(0x68074) |
646b4269 | 5450 | /* Horizontal size of the display window, measured in pixels*/ |
585fb111 JB |
5451 | # define TV_XSIZE_MASK 0x1fff0000 |
5452 | # define TV_XSIZE_SHIFT 16 | |
646b4269 | 5453 | /* |
585fb111 JB |
5454 | * Vertical size of the display window, measured in pixels. |
5455 | * | |
5456 | * Must be even for interlaced modes. | |
5457 | */ | |
5458 | # define TV_YSIZE_MASK 0x00000fff | |
5459 | # define TV_YSIZE_SHIFT 0 | |
5460 | ||
f0f59a00 | 5461 | #define TV_FILTER_CTL_1 _MMIO(0x68080) |
646b4269 | 5462 | /* |
585fb111 JB |
5463 | * Enables automatic scaling calculation. |
5464 | * | |
5465 | * If set, the rest of the registers are ignored, and the calculated values can | |
5466 | * be read back from the register. | |
5467 | */ | |
5468 | # define TV_AUTO_SCALE (1 << 31) | |
646b4269 | 5469 | /* |
585fb111 JB |
5470 | * Disables the vertical filter. |
5471 | * | |
5472 | * This is required on modes more than 1024 pixels wide */ | |
5473 | # define TV_V_FILTER_BYPASS (1 << 29) | |
646b4269 | 5474 | /* Enables adaptive vertical filtering */ |
585fb111 JB |
5475 | # define TV_VADAPT (1 << 28) |
5476 | # define TV_VADAPT_MODE_MASK (3 << 26) | |
646b4269 | 5477 | /* Selects the least adaptive vertical filtering mode */ |
585fb111 | 5478 | # define TV_VADAPT_MODE_LEAST (0 << 26) |
646b4269 | 5479 | /* Selects the moderately adaptive vertical filtering mode */ |
585fb111 | 5480 | # define TV_VADAPT_MODE_MODERATE (1 << 26) |
646b4269 | 5481 | /* Selects the most adaptive vertical filtering mode */ |
585fb111 | 5482 | # define TV_VADAPT_MODE_MOST (3 << 26) |
646b4269 | 5483 | /* |
585fb111 JB |
5484 | * Sets the horizontal scaling factor. |
5485 | * | |
5486 | * This should be the fractional part of the horizontal scaling factor divided | |
5487 | * by the oversampling rate. TV_HSCALE should be less than 1, and set to: | |
5488 | * | |
5489 | * (src width - 1) / ((oversample * dest width) - 1) | |
5490 | */ | |
5491 | # define TV_HSCALE_FRAC_MASK 0x00003fff | |
5492 | # define TV_HSCALE_FRAC_SHIFT 0 | |
5493 | ||
f0f59a00 | 5494 | #define TV_FILTER_CTL_2 _MMIO(0x68084) |
646b4269 | 5495 | /* |
585fb111 JB |
5496 | * Sets the integer part of the 3.15 fixed-point vertical scaling factor. |
5497 | * | |
5498 | * TV_VSCALE should be (src height - 1) / ((interlace * dest height) - 1) | |
5499 | */ | |
5500 | # define TV_VSCALE_INT_MASK 0x00038000 | |
5501 | # define TV_VSCALE_INT_SHIFT 15 | |
646b4269 | 5502 | /* |
585fb111 JB |
5503 | * Sets the fractional part of the 3.15 fixed-point vertical scaling factor. |
5504 | * | |
5505 | * \sa TV_VSCALE_INT_MASK | |
5506 | */ | |
5507 | # define TV_VSCALE_FRAC_MASK 0x00007fff | |
5508 | # define TV_VSCALE_FRAC_SHIFT 0 | |
5509 | ||
f0f59a00 | 5510 | #define TV_FILTER_CTL_3 _MMIO(0x68088) |
646b4269 | 5511 | /* |
585fb111 JB |
5512 | * Sets the integer part of the 3.15 fixed-point vertical scaling factor. |
5513 | * | |
5514 | * TV_VSCALE should be (src height - 1) / (1/4 * (dest height - 1)) | |
5515 | * | |
5516 | * For progressive modes, TV_VSCALE_IP_INT should be set to zeroes. | |
5517 | */ | |
5518 | # define TV_VSCALE_IP_INT_MASK 0x00038000 | |
5519 | # define TV_VSCALE_IP_INT_SHIFT 15 | |
646b4269 | 5520 | /* |
585fb111 JB |
5521 | * Sets the fractional part of the 3.15 fixed-point vertical scaling factor. |
5522 | * | |
5523 | * For progressive modes, TV_VSCALE_IP_INT should be set to zeroes. | |
5524 | * | |
5525 | * \sa TV_VSCALE_IP_INT_MASK | |
5526 | */ | |
5527 | # define TV_VSCALE_IP_FRAC_MASK 0x00007fff | |
5528 | # define TV_VSCALE_IP_FRAC_SHIFT 0 | |
5529 | ||
f0f59a00 | 5530 | #define TV_CC_CONTROL _MMIO(0x68090) |
585fb111 | 5531 | # define TV_CC_ENABLE (1 << 31) |
646b4269 | 5532 | /* |
585fb111 JB |
5533 | * Specifies which field to send the CC data in. |
5534 | * | |
5535 | * CC data is usually sent in field 0. | |
5536 | */ | |
5537 | # define TV_CC_FID_MASK (1 << 27) | |
5538 | # define TV_CC_FID_SHIFT 27 | |
646b4269 | 5539 | /* Sets the horizontal position of the CC data. Usually 135. */ |
585fb111 JB |
5540 | # define TV_CC_HOFF_MASK 0x03ff0000 |
5541 | # define TV_CC_HOFF_SHIFT 16 | |
646b4269 | 5542 | /* Sets the vertical position of the CC data. Usually 21 */ |
585fb111 JB |
5543 | # define TV_CC_LINE_MASK 0x0000003f |
5544 | # define TV_CC_LINE_SHIFT 0 | |
5545 | ||
f0f59a00 | 5546 | #define TV_CC_DATA _MMIO(0x68094) |
585fb111 | 5547 | # define TV_CC_RDY (1 << 31) |
646b4269 | 5548 | /* Second word of CC data to be transmitted. */ |
585fb111 JB |
5549 | # define TV_CC_DATA_2_MASK 0x007f0000 |
5550 | # define TV_CC_DATA_2_SHIFT 16 | |
646b4269 | 5551 | /* First word of CC data to be transmitted. */ |
585fb111 JB |
5552 | # define TV_CC_DATA_1_MASK 0x0000007f |
5553 | # define TV_CC_DATA_1_SHIFT 0 | |
5554 | ||
f0f59a00 VS |
5555 | #define TV_H_LUMA(i) _MMIO(0x68100 + (i) * 4) /* 60 registers */ |
5556 | #define TV_H_CHROMA(i) _MMIO(0x68200 + (i) * 4) /* 60 registers */ | |
5557 | #define TV_V_LUMA(i) _MMIO(0x68300 + (i) * 4) /* 43 registers */ | |
5558 | #define TV_V_CHROMA(i) _MMIO(0x68400 + (i) * 4) /* 43 registers */ | |
585fb111 | 5559 | |
040d87f1 | 5560 | /* Display Port */ |
f0f59a00 VS |
5561 | #define DP_A _MMIO(0x64000) /* eDP */ |
5562 | #define DP_B _MMIO(0x64100) | |
5563 | #define DP_C _MMIO(0x64200) | |
5564 | #define DP_D _MMIO(0x64300) | |
040d87f1 | 5565 | |
f0f59a00 VS |
5566 | #define VLV_DP_B _MMIO(VLV_DISPLAY_BASE + 0x64100) |
5567 | #define VLV_DP_C _MMIO(VLV_DISPLAY_BASE + 0x64200) | |
5568 | #define CHV_DP_D _MMIO(VLV_DISPLAY_BASE + 0x64300) | |
e66eb81d | 5569 | |
040d87f1 | 5570 | #define DP_PORT_EN (1 << 31) |
59b74c49 VS |
5571 | #define DP_PIPE_SEL_SHIFT 30 |
5572 | #define DP_PIPE_SEL_MASK (1 << 30) | |
5573 | #define DP_PIPE_SEL(pipe) ((pipe) << 30) | |
5574 | #define DP_PIPE_SEL_SHIFT_IVB 29 | |
5575 | #define DP_PIPE_SEL_MASK_IVB (3 << 29) | |
5576 | #define DP_PIPE_SEL_IVB(pipe) ((pipe) << 29) | |
5577 | #define DP_PIPE_SEL_SHIFT_CHV 16 | |
5578 | #define DP_PIPE_SEL_MASK_CHV (3 << 16) | |
5579 | #define DP_PIPE_SEL_CHV(pipe) ((pipe) << 16) | |
47a05eca | 5580 | |
040d87f1 KP |
5581 | /* Link training mode - select a suitable mode for each stage */ |
5582 | #define DP_LINK_TRAIN_PAT_1 (0 << 28) | |
5583 | #define DP_LINK_TRAIN_PAT_2 (1 << 28) | |
5584 | #define DP_LINK_TRAIN_PAT_IDLE (2 << 28) | |
5585 | #define DP_LINK_TRAIN_OFF (3 << 28) | |
5586 | #define DP_LINK_TRAIN_MASK (3 << 28) | |
5587 | #define DP_LINK_TRAIN_SHIFT 28 | |
5588 | ||
8db9d77b ZW |
5589 | /* CPT Link training mode */ |
5590 | #define DP_LINK_TRAIN_PAT_1_CPT (0 << 8) | |
5591 | #define DP_LINK_TRAIN_PAT_2_CPT (1 << 8) | |
5592 | #define DP_LINK_TRAIN_PAT_IDLE_CPT (2 << 8) | |
5593 | #define DP_LINK_TRAIN_OFF_CPT (3 << 8) | |
5594 | #define DP_LINK_TRAIN_MASK_CPT (7 << 8) | |
5595 | #define DP_LINK_TRAIN_SHIFT_CPT 8 | |
5596 | ||
040d87f1 KP |
5597 | /* Signal voltages. These are mostly controlled by the other end */ |
5598 | #define DP_VOLTAGE_0_4 (0 << 25) | |
5599 | #define DP_VOLTAGE_0_6 (1 << 25) | |
5600 | #define DP_VOLTAGE_0_8 (2 << 25) | |
5601 | #define DP_VOLTAGE_1_2 (3 << 25) | |
5602 | #define DP_VOLTAGE_MASK (7 << 25) | |
5603 | #define DP_VOLTAGE_SHIFT 25 | |
5604 | ||
5605 | /* Signal pre-emphasis levels, like voltages, the other end tells us what | |
5606 | * they want | |
5607 | */ | |
5608 | #define DP_PRE_EMPHASIS_0 (0 << 22) | |
5609 | #define DP_PRE_EMPHASIS_3_5 (1 << 22) | |
5610 | #define DP_PRE_EMPHASIS_6 (2 << 22) | |
5611 | #define DP_PRE_EMPHASIS_9_5 (3 << 22) | |
5612 | #define DP_PRE_EMPHASIS_MASK (7 << 22) | |
5613 | #define DP_PRE_EMPHASIS_SHIFT 22 | |
5614 | ||
5615 | /* How many wires to use. I guess 3 was too hard */ | |
17aa6be9 | 5616 | #define DP_PORT_WIDTH(width) (((width) - 1) << 19) |
040d87f1 | 5617 | #define DP_PORT_WIDTH_MASK (7 << 19) |
90a6b7b0 | 5618 | #define DP_PORT_WIDTH_SHIFT 19 |
040d87f1 KP |
5619 | |
5620 | /* Mystic DPCD version 1.1 special mode */ | |
5621 | #define DP_ENHANCED_FRAMING (1 << 18) | |
5622 | ||
32f9d658 ZW |
5623 | /* eDP */ |
5624 | #define DP_PLL_FREQ_270MHZ (0 << 16) | |
b377e0df | 5625 | #define DP_PLL_FREQ_162MHZ (1 << 16) |
32f9d658 ZW |
5626 | #define DP_PLL_FREQ_MASK (3 << 16) |
5627 | ||
646b4269 | 5628 | /* locked once port is enabled */ |
040d87f1 KP |
5629 | #define DP_PORT_REVERSAL (1 << 15) |
5630 | ||
32f9d658 ZW |
5631 | /* eDP */ |
5632 | #define DP_PLL_ENABLE (1 << 14) | |
5633 | ||
646b4269 | 5634 | /* sends the clock on lane 15 of the PEG for debug */ |
040d87f1 KP |
5635 | #define DP_CLOCK_OUTPUT_ENABLE (1 << 13) |
5636 | ||
5637 | #define DP_SCRAMBLING_DISABLE (1 << 12) | |
f2b115e6 | 5638 | #define DP_SCRAMBLING_DISABLE_IRONLAKE (1 << 7) |
040d87f1 | 5639 | |
646b4269 | 5640 | /* limit RGB values to avoid confusing TVs */ |
040d87f1 KP |
5641 | #define DP_COLOR_RANGE_16_235 (1 << 8) |
5642 | ||
646b4269 | 5643 | /* Turn on the audio link */ |
040d87f1 KP |
5644 | #define DP_AUDIO_OUTPUT_ENABLE (1 << 6) |
5645 | ||
646b4269 | 5646 | /* vs and hs sync polarity */ |
040d87f1 KP |
5647 | #define DP_SYNC_VS_HIGH (1 << 4) |
5648 | #define DP_SYNC_HS_HIGH (1 << 3) | |
5649 | ||
646b4269 | 5650 | /* A fantasy */ |
040d87f1 KP |
5651 | #define DP_DETECTED (1 << 2) |
5652 | ||
646b4269 | 5653 | /* The aux channel provides a way to talk to the |
040d87f1 KP |
5654 | * signal sink for DDC etc. Max packet size supported |
5655 | * is 20 bytes in each direction, hence the 5 fixed | |
5656 | * data registers | |
5657 | */ | |
ed5eb1b7 JN |
5658 | #define _DPA_AUX_CH_CTL (DISPLAY_MMIO_BASE(dev_priv) + 0x64010) |
5659 | #define _DPA_AUX_CH_DATA1 (DISPLAY_MMIO_BASE(dev_priv) + 0x64014) | |
ed5eb1b7 JN |
5660 | |
5661 | #define _DPB_AUX_CH_CTL (DISPLAY_MMIO_BASE(dev_priv) + 0x64110) | |
5662 | #define _DPB_AUX_CH_DATA1 (DISPLAY_MMIO_BASE(dev_priv) + 0x64114) | |
a324fcac | 5663 | |
bdabdb63 VS |
5664 | #define DP_AUX_CH_CTL(aux_ch) _MMIO_PORT(aux_ch, _DPA_AUX_CH_CTL, _DPB_AUX_CH_CTL) |
5665 | #define DP_AUX_CH_DATA(aux_ch, i) _MMIO(_PORT(aux_ch, _DPA_AUX_CH_DATA1, _DPB_AUX_CH_DATA1) + (i) * 4) /* 5 registers */ | |
040d87f1 KP |
5666 | |
5667 | #define DP_AUX_CH_CTL_SEND_BUSY (1 << 31) | |
5668 | #define DP_AUX_CH_CTL_DONE (1 << 30) | |
5669 | #define DP_AUX_CH_CTL_INTERRUPT (1 << 29) | |
5670 | #define DP_AUX_CH_CTL_TIME_OUT_ERROR (1 << 28) | |
5671 | #define DP_AUX_CH_CTL_TIME_OUT_400us (0 << 26) | |
5672 | #define DP_AUX_CH_CTL_TIME_OUT_600us (1 << 26) | |
5673 | #define DP_AUX_CH_CTL_TIME_OUT_800us (2 << 26) | |
6fa228ba | 5674 | #define DP_AUX_CH_CTL_TIME_OUT_MAX (3 << 26) /* Varies per platform */ |
040d87f1 KP |
5675 | #define DP_AUX_CH_CTL_TIME_OUT_MASK (3 << 26) |
5676 | #define DP_AUX_CH_CTL_RECEIVE_ERROR (1 << 25) | |
5677 | #define DP_AUX_CH_CTL_MESSAGE_SIZE_MASK (0x1f << 20) | |
5678 | #define DP_AUX_CH_CTL_MESSAGE_SIZE_SHIFT 20 | |
5679 | #define DP_AUX_CH_CTL_PRECHARGE_2US_MASK (0xf << 16) | |
5680 | #define DP_AUX_CH_CTL_PRECHARGE_2US_SHIFT 16 | |
5681 | #define DP_AUX_CH_CTL_AUX_AKSV_SELECT (1 << 15) | |
5682 | #define DP_AUX_CH_CTL_MANCHESTER_TEST (1 << 14) | |
5683 | #define DP_AUX_CH_CTL_SYNC_TEST (1 << 13) | |
5684 | #define DP_AUX_CH_CTL_DEGLITCH_TEST (1 << 12) | |
5685 | #define DP_AUX_CH_CTL_PRECHARGE_TEST (1 << 11) | |
5686 | #define DP_AUX_CH_CTL_BIT_CLOCK_2X_MASK (0x7ff) | |
5687 | #define DP_AUX_CH_CTL_BIT_CLOCK_2X_SHIFT 0 | |
e3d99845 SJ |
5688 | #define DP_AUX_CH_CTL_PSR_DATA_AUX_REG_SKL (1 << 14) |
5689 | #define DP_AUX_CH_CTL_FS_DATA_AUX_REG_SKL (1 << 13) | |
5690 | #define DP_AUX_CH_CTL_GTC_DATA_AUX_REG_SKL (1 << 12) | |
6f211ed4 | 5691 | #define DP_AUX_CH_CTL_TBT_IO (1 << 11) |
395b2913 | 5692 | #define DP_AUX_CH_CTL_FW_SYNC_PULSE_SKL_MASK (0x1f << 5) |
e3d99845 | 5693 | #define DP_AUX_CH_CTL_FW_SYNC_PULSE_SKL(c) (((c) - 1) << 5) |
b9ca5fad | 5694 | #define DP_AUX_CH_CTL_SYNC_PULSE_SKL(c) ((c) - 1) |
040d87f1 KP |
5695 | |
5696 | /* | |
5697 | * Computing GMCH M and N values for the Display Port link | |
5698 | * | |
5699 | * GMCH M/N = dot clock * bytes per pixel / ls_clk * # of lanes | |
5700 | * | |
5701 | * ls_clk (we assume) is the DP link clock (1.62 or 2.7 GHz) | |
5702 | * | |
5703 | * The GMCH value is used internally | |
5704 | * | |
5705 | * bytes_per_pixel is the number of bytes coming out of the plane, | |
5706 | * which is after the LUTs, so we want the bytes for our color format. | |
5707 | * For our current usage, this is always 3, one byte for R, G and B. | |
5708 | */ | |
e3b95f1e DV |
5709 | #define _PIPEA_DATA_M_G4X 0x70050 |
5710 | #define _PIPEB_DATA_M_G4X 0x71050 | |
040d87f1 KP |
5711 | |
5712 | /* Transfer unit size for display port - 1, default is 0x3f (for TU size 64) */ | |
5ee8ee86 | 5713 | #define TU_SIZE(x) (((x) - 1) << 25) /* default size 64 */ |
72419203 | 5714 | #define TU_SIZE_SHIFT 25 |
a65851af | 5715 | #define TU_SIZE_MASK (0x3f << 25) |
040d87f1 | 5716 | |
a65851af VS |
5717 | #define DATA_LINK_M_N_MASK (0xffffff) |
5718 | #define DATA_LINK_N_MAX (0x800000) | |
040d87f1 | 5719 | |
e3b95f1e DV |
5720 | #define _PIPEA_DATA_N_G4X 0x70054 |
5721 | #define _PIPEB_DATA_N_G4X 0x71054 | |
040d87f1 KP |
5722 | #define PIPE_GMCH_DATA_N_MASK (0xffffff) |
5723 | ||
5724 | /* | |
5725 | * Computing Link M and N values for the Display Port link | |
5726 | * | |
5727 | * Link M / N = pixel_clock / ls_clk | |
5728 | * | |
5729 | * (the DP spec calls pixel_clock the 'strm_clk') | |
5730 | * | |
5731 | * The Link value is transmitted in the Main Stream | |
5732 | * Attributes and VB-ID. | |
5733 | */ | |
5734 | ||
e3b95f1e DV |
5735 | #define _PIPEA_LINK_M_G4X 0x70060 |
5736 | #define _PIPEB_LINK_M_G4X 0x71060 | |
040d87f1 KP |
5737 | #define PIPEA_DP_LINK_M_MASK (0xffffff) |
5738 | ||
e3b95f1e DV |
5739 | #define _PIPEA_LINK_N_G4X 0x70064 |
5740 | #define _PIPEB_LINK_N_G4X 0x71064 | |
040d87f1 KP |
5741 | #define PIPEA_DP_LINK_N_MASK (0xffffff) |
5742 | ||
f0f59a00 VS |
5743 | #define PIPE_DATA_M_G4X(pipe) _MMIO_PIPE(pipe, _PIPEA_DATA_M_G4X, _PIPEB_DATA_M_G4X) |
5744 | #define PIPE_DATA_N_G4X(pipe) _MMIO_PIPE(pipe, _PIPEA_DATA_N_G4X, _PIPEB_DATA_N_G4X) | |
5745 | #define PIPE_LINK_M_G4X(pipe) _MMIO_PIPE(pipe, _PIPEA_LINK_M_G4X, _PIPEB_LINK_M_G4X) | |
5746 | #define PIPE_LINK_N_G4X(pipe) _MMIO_PIPE(pipe, _PIPEA_LINK_N_G4X, _PIPEB_LINK_N_G4X) | |
9db4a9c7 | 5747 | |
585fb111 JB |
5748 | /* Display & cursor control */ |
5749 | ||
5750 | /* Pipe A */ | |
a57c774a | 5751 | #define _PIPEADSL 0x70000 |
837ba00f PZ |
5752 | #define DSL_LINEMASK_GEN2 0x00000fff |
5753 | #define DSL_LINEMASK_GEN3 0x00001fff | |
a57c774a | 5754 | #define _PIPEACONF 0x70008 |
5ee8ee86 | 5755 | #define PIPECONF_ENABLE (1 << 31) |
5eddb70b | 5756 | #define PIPECONF_DISABLE 0 |
5ee8ee86 PZ |
5757 | #define PIPECONF_DOUBLE_WIDE (1 << 30) |
5758 | #define I965_PIPECONF_ACTIVE (1 << 30) | |
5759 | #define PIPECONF_DSI_PLL_LOCKED (1 << 29) /* vlv & pipe A only */ | |
5760 | #define PIPECONF_FRAME_START_DELAY_MASK (3 << 27) | |
5eddb70b CW |
5761 | #define PIPECONF_SINGLE_WIDE 0 |
5762 | #define PIPECONF_PIPE_UNLOCKED 0 | |
5ee8ee86 | 5763 | #define PIPECONF_PIPE_LOCKED (1 << 25) |
5ee8ee86 | 5764 | #define PIPECONF_FORCE_BORDER (1 << 25) |
9d5441de VS |
5765 | #define PIPECONF_GAMMA_MODE_MASK_I9XX (1 << 24) /* gmch */ |
5766 | #define PIPECONF_GAMMA_MODE_MASK_ILK (3 << 24) /* ilk-ivb */ | |
5767 | #define PIPECONF_GAMMA_MODE_8BIT (0 << 24) /* gmch,ilk-ivb */ | |
5768 | #define PIPECONF_GAMMA_MODE_10BIT (1 << 24) /* gmch,ilk-ivb */ | |
5769 | #define PIPECONF_GAMMA_MODE_12BIT (2 << 24) /* ilk-ivb */ | |
5770 | #define PIPECONF_GAMMA_MODE_SPLIT (3 << 24) /* ivb */ | |
5771 | #define PIPECONF_GAMMA_MODE(x) ((x) << 24) /* pass in GAMMA_MODE_MODE_* */ | |
5772 | #define PIPECONF_GAMMA_MODE_SHIFT 24 | |
59df7b17 | 5773 | #define PIPECONF_INTERLACE_MASK (7 << 21) |
ee2b0b38 | 5774 | #define PIPECONF_INTERLACE_MASK_HSW (3 << 21) |
d442ae18 DV |
5775 | /* Note that pre-gen3 does not support interlaced display directly. Panel |
5776 | * fitting must be disabled on pre-ilk for interlaced. */ | |
5777 | #define PIPECONF_PROGRESSIVE (0 << 21) | |
5778 | #define PIPECONF_INTERLACE_W_SYNC_SHIFT_PANEL (4 << 21) /* gen4 only */ | |
5779 | #define PIPECONF_INTERLACE_W_SYNC_SHIFT (5 << 21) /* gen4 only */ | |
5780 | #define PIPECONF_INTERLACE_W_FIELD_INDICATION (6 << 21) | |
5781 | #define PIPECONF_INTERLACE_FIELD_0_ONLY (7 << 21) /* gen3 only */ | |
5782 | /* Ironlake and later have a complete new set of values for interlaced. PFIT | |
5783 | * means panel fitter required, PF means progressive fetch, DBL means power | |
5784 | * saving pixel doubling. */ | |
5785 | #define PIPECONF_PFIT_PF_INTERLACED_ILK (1 << 21) | |
5786 | #define PIPECONF_INTERLACED_ILK (3 << 21) | |
5787 | #define PIPECONF_INTERLACED_DBL_ILK (4 << 21) /* ilk/snb only */ | |
5788 | #define PIPECONF_PFIT_PF_INTERLACED_DBL_ILK (5 << 21) /* ilk/snb only */ | |
1bd1bd80 | 5789 | #define PIPECONF_INTERLACE_MODE_MASK (7 << 21) |
439d7ac0 | 5790 | #define PIPECONF_EDP_RR_MODE_SWITCH (1 << 20) |
5ee8ee86 | 5791 | #define PIPECONF_CXSR_DOWNCLOCK (1 << 16) |
6fa7aec1 | 5792 | #define PIPECONF_EDP_RR_MODE_SWITCH_VLV (1 << 14) |
3685a8f3 | 5793 | #define PIPECONF_COLOR_RANGE_SELECT (1 << 13) |
d1844606 VS |
5794 | #define PIPECONF_OUTPUT_COLORSPACE_MASK (3 << 11) /* ilk-ivb */ |
5795 | #define PIPECONF_OUTPUT_COLORSPACE_RGB (0 << 11) /* ilk-ivb */ | |
5796 | #define PIPECONF_OUTPUT_COLORSPACE_YUV601 (1 << 11) /* ilk-ivb */ | |
5797 | #define PIPECONF_OUTPUT_COLORSPACE_YUV709 (2 << 11) /* ilk-ivb */ | |
ac0f01ce | 5798 | #define PIPECONF_OUTPUT_COLORSPACE_YUV_HSW (1 << 11) /* hsw only */ |
dfd07d72 | 5799 | #define PIPECONF_BPC_MASK (0x7 << 5) |
5ee8ee86 PZ |
5800 | #define PIPECONF_8BPC (0 << 5) |
5801 | #define PIPECONF_10BPC (1 << 5) | |
5802 | #define PIPECONF_6BPC (2 << 5) | |
5803 | #define PIPECONF_12BPC (3 << 5) | |
5804 | #define PIPECONF_DITHER_EN (1 << 4) | |
4f0d1aff | 5805 | #define PIPECONF_DITHER_TYPE_MASK (0x0000000c) |
5ee8ee86 PZ |
5806 | #define PIPECONF_DITHER_TYPE_SP (0 << 2) |
5807 | #define PIPECONF_DITHER_TYPE_ST1 (1 << 2) | |
5808 | #define PIPECONF_DITHER_TYPE_ST2 (2 << 2) | |
5809 | #define PIPECONF_DITHER_TYPE_TEMP (3 << 2) | |
a57c774a | 5810 | #define _PIPEASTAT 0x70024 |
5ee8ee86 PZ |
5811 | #define PIPE_FIFO_UNDERRUN_STATUS (1UL << 31) |
5812 | #define SPRITE1_FLIP_DONE_INT_EN_VLV (1UL << 30) | |
5813 | #define PIPE_CRC_ERROR_ENABLE (1UL << 29) | |
5814 | #define PIPE_CRC_DONE_ENABLE (1UL << 28) | |
5815 | #define PERF_COUNTER2_INTERRUPT_EN (1UL << 27) | |
5816 | #define PIPE_GMBUS_EVENT_ENABLE (1UL << 27) | |
5817 | #define PLANE_FLIP_DONE_INT_EN_VLV (1UL << 26) | |
5818 | #define PIPE_HOTPLUG_INTERRUPT_ENABLE (1UL << 26) | |
5819 | #define PIPE_VSYNC_INTERRUPT_ENABLE (1UL << 25) | |
5820 | #define PIPE_DISPLAY_LINE_COMPARE_ENABLE (1UL << 24) | |
5821 | #define PIPE_DPST_EVENT_ENABLE (1UL << 23) | |
5822 | #define SPRITE0_FLIP_DONE_INT_EN_VLV (1UL << 22) | |
5823 | #define PIPE_LEGACY_BLC_EVENT_ENABLE (1UL << 22) | |
5824 | #define PIPE_ODD_FIELD_INTERRUPT_ENABLE (1UL << 21) | |
5825 | #define PIPE_EVEN_FIELD_INTERRUPT_ENABLE (1UL << 20) | |
5826 | #define PIPE_B_PSR_INTERRUPT_ENABLE_VLV (1UL << 19) | |
5827 | #define PERF_COUNTER_INTERRUPT_EN (1UL << 19) | |
5828 | #define PIPE_HOTPLUG_TV_INTERRUPT_ENABLE (1UL << 18) /* pre-965 */ | |
5829 | #define PIPE_START_VBLANK_INTERRUPT_ENABLE (1UL << 18) /* 965 or later */ | |
5830 | #define PIPE_FRAMESTART_INTERRUPT_ENABLE (1UL << 17) | |
5831 | #define PIPE_VBLANK_INTERRUPT_ENABLE (1UL << 17) | |
5832 | #define PIPEA_HBLANK_INT_EN_VLV (1UL << 16) | |
5833 | #define PIPE_OVERLAY_UPDATED_ENABLE (1UL << 16) | |
5834 | #define SPRITE1_FLIP_DONE_INT_STATUS_VLV (1UL << 15) | |
5835 | #define SPRITE0_FLIP_DONE_INT_STATUS_VLV (1UL << 14) | |
5836 | #define PIPE_CRC_ERROR_INTERRUPT_STATUS (1UL << 13) | |
5837 | #define PIPE_CRC_DONE_INTERRUPT_STATUS (1UL << 12) | |
5838 | #define PERF_COUNTER2_INTERRUPT_STATUS (1UL << 11) | |
5839 | #define PIPE_GMBUS_INTERRUPT_STATUS (1UL << 11) | |
5840 | #define PLANE_FLIP_DONE_INT_STATUS_VLV (1UL << 10) | |
5841 | #define PIPE_HOTPLUG_INTERRUPT_STATUS (1UL << 10) | |
5842 | #define PIPE_VSYNC_INTERRUPT_STATUS (1UL << 9) | |
5843 | #define PIPE_DISPLAY_LINE_COMPARE_STATUS (1UL << 8) | |
5844 | #define PIPE_DPST_EVENT_STATUS (1UL << 7) | |
5845 | #define PIPE_A_PSR_STATUS_VLV (1UL << 6) | |
5846 | #define PIPE_LEGACY_BLC_EVENT_STATUS (1UL << 6) | |
5847 | #define PIPE_ODD_FIELD_INTERRUPT_STATUS (1UL << 5) | |
5848 | #define PIPE_EVEN_FIELD_INTERRUPT_STATUS (1UL << 4) | |
5849 | #define PIPE_B_PSR_STATUS_VLV (1UL << 3) | |
5850 | #define PERF_COUNTER_INTERRUPT_STATUS (1UL << 3) | |
5851 | #define PIPE_HOTPLUG_TV_INTERRUPT_STATUS (1UL << 2) /* pre-965 */ | |
5852 | #define PIPE_START_VBLANK_INTERRUPT_STATUS (1UL << 2) /* 965 or later */ | |
5853 | #define PIPE_FRAMESTART_INTERRUPT_STATUS (1UL << 1) | |
5854 | #define PIPE_VBLANK_INTERRUPT_STATUS (1UL << 1) | |
5855 | #define PIPE_HBLANK_INT_STATUS (1UL << 0) | |
5856 | #define PIPE_OVERLAY_UPDATED_STATUS (1UL << 0) | |
585fb111 | 5857 | |
755e9019 ID |
5858 | #define PIPESTAT_INT_ENABLE_MASK 0x7fff0000 |
5859 | #define PIPESTAT_INT_STATUS_MASK 0x0000ffff | |
5860 | ||
84fd4f4e RB |
5861 | #define PIPE_A_OFFSET 0x70000 |
5862 | #define PIPE_B_OFFSET 0x71000 | |
5863 | #define PIPE_C_OFFSET 0x72000 | |
f1f1d4fa | 5864 | #define PIPE_D_OFFSET 0x73000 |
84fd4f4e | 5865 | #define CHV_PIPE_C_OFFSET 0x74000 |
a57c774a AK |
5866 | /* |
5867 | * There's actually no pipe EDP. Some pipe registers have | |
5868 | * simply shifted from the pipe to the transcoder, while | |
5869 | * keeping their original offset. Thus we need PIPE_EDP_OFFSET | |
5870 | * to access such registers in transcoder EDP. | |
5871 | */ | |
5872 | #define PIPE_EDP_OFFSET 0x7f000 | |
5873 | ||
372610f3 MC |
5874 | /* ICL DSI 0 and 1 */ |
5875 | #define PIPE_DSI0_OFFSET 0x7b000 | |
5876 | #define PIPE_DSI1_OFFSET 0x7b800 | |
5877 | ||
f0f59a00 VS |
5878 | #define PIPECONF(pipe) _MMIO_PIPE2(pipe, _PIPEACONF) |
5879 | #define PIPEDSL(pipe) _MMIO_PIPE2(pipe, _PIPEADSL) | |
5880 | #define PIPEFRAME(pipe) _MMIO_PIPE2(pipe, _PIPEAFRAMEHIGH) | |
5881 | #define PIPEFRAMEPIXEL(pipe) _MMIO_PIPE2(pipe, _PIPEAFRAMEPIXEL) | |
5882 | #define PIPESTAT(pipe) _MMIO_PIPE2(pipe, _PIPEASTAT) | |
5eddb70b | 5883 | |
e262568e VS |
5884 | #define _PIPEAGCMAX 0x70010 |
5885 | #define _PIPEBGCMAX 0x71010 | |
8efd0698 | 5886 | #define PIPEGCMAX_RGB_MASK REG_GENMASK(15, 0) |
e262568e VS |
5887 | #define PIPEGCMAX(pipe, i) _MMIO_PIPE2(pipe, _PIPEAGCMAX + (i) * 4) |
5888 | ||
756f85cf PZ |
5889 | #define _PIPE_MISC_A 0x70030 |
5890 | #define _PIPE_MISC_B 0x71030 | |
b10d1173 VS |
5891 | #define PIPEMISC_YUV420_ENABLE (1 << 27) /* glk+ */ |
5892 | #define PIPEMISC_YUV420_MODE_FULL_BLEND (1 << 26) /* glk+ */ | |
09b25812 | 5893 | #define PIPEMISC_HDR_MODE_PRECISION (1 << 23) /* icl+ */ |
5ee8ee86 PZ |
5894 | #define PIPEMISC_OUTPUT_COLORSPACE_YUV (1 << 11) |
5895 | #define PIPEMISC_DITHER_BPC_MASK (7 << 5) | |
5896 | #define PIPEMISC_DITHER_8_BPC (0 << 5) | |
5897 | #define PIPEMISC_DITHER_10_BPC (1 << 5) | |
5898 | #define PIPEMISC_DITHER_6_BPC (2 << 5) | |
5899 | #define PIPEMISC_DITHER_12_BPC (3 << 5) | |
5900 | #define PIPEMISC_DITHER_ENABLE (1 << 4) | |
5901 | #define PIPEMISC_DITHER_TYPE_MASK (3 << 2) | |
5902 | #define PIPEMISC_DITHER_TYPE_SP (0 << 2) | |
f0f59a00 | 5903 | #define PIPEMISC(pipe) _MMIO_PIPE2(pipe, _PIPE_MISC_A) |
756f85cf | 5904 | |
c0550305 MR |
5905 | /* Skylake+ pipe bottom (background) color */ |
5906 | #define _SKL_BOTTOM_COLOR_A 0x70034 | |
5907 | #define SKL_BOTTOM_COLOR_GAMMA_ENABLE (1 << 31) | |
5908 | #define SKL_BOTTOM_COLOR_CSC_ENABLE (1 << 30) | |
5909 | #define SKL_BOTTOM_COLOR(pipe) _MMIO_PIPE2(pipe, _SKL_BOTTOM_COLOR_A) | |
5910 | ||
f0f59a00 | 5911 | #define VLV_DPFLIPSTAT _MMIO(VLV_DISPLAY_BASE + 0x70028) |
5ee8ee86 PZ |
5912 | #define PIPEB_LINE_COMPARE_INT_EN (1 << 29) |
5913 | #define PIPEB_HLINE_INT_EN (1 << 28) | |
5914 | #define PIPEB_VBLANK_INT_EN (1 << 27) | |
5915 | #define SPRITED_FLIP_DONE_INT_EN (1 << 26) | |
5916 | #define SPRITEC_FLIP_DONE_INT_EN (1 << 25) | |
5917 | #define PLANEB_FLIP_DONE_INT_EN (1 << 24) | |
5918 | #define PIPE_PSR_INT_EN (1 << 22) | |
5919 | #define PIPEA_LINE_COMPARE_INT_EN (1 << 21) | |
5920 | #define PIPEA_HLINE_INT_EN (1 << 20) | |
5921 | #define PIPEA_VBLANK_INT_EN (1 << 19) | |
5922 | #define SPRITEB_FLIP_DONE_INT_EN (1 << 18) | |
5923 | #define SPRITEA_FLIP_DONE_INT_EN (1 << 17) | |
5924 | #define PLANEA_FLIPDONE_INT_EN (1 << 16) | |
5925 | #define PIPEC_LINE_COMPARE_INT_EN (1 << 13) | |
5926 | #define PIPEC_HLINE_INT_EN (1 << 12) | |
5927 | #define PIPEC_VBLANK_INT_EN (1 << 11) | |
5928 | #define SPRITEF_FLIPDONE_INT_EN (1 << 10) | |
5929 | #define SPRITEE_FLIPDONE_INT_EN (1 << 9) | |
5930 | #define PLANEC_FLIPDONE_INT_EN (1 << 8) | |
c46ce4d7 | 5931 | |
f0f59a00 | 5932 | #define DPINVGTT _MMIO(VLV_DISPLAY_BASE + 0x7002c) /* VLV/CHV only */ |
5ee8ee86 PZ |
5933 | #define SPRITEF_INVALID_GTT_INT_EN (1 << 27) |
5934 | #define SPRITEE_INVALID_GTT_INT_EN (1 << 26) | |
5935 | #define PLANEC_INVALID_GTT_INT_EN (1 << 25) | |
5936 | #define CURSORC_INVALID_GTT_INT_EN (1 << 24) | |
5937 | #define CURSORB_INVALID_GTT_INT_EN (1 << 23) | |
5938 | #define CURSORA_INVALID_GTT_INT_EN (1 << 22) | |
5939 | #define SPRITED_INVALID_GTT_INT_EN (1 << 21) | |
5940 | #define SPRITEC_INVALID_GTT_INT_EN (1 << 20) | |
5941 | #define PLANEB_INVALID_GTT_INT_EN (1 << 19) | |
5942 | #define SPRITEB_INVALID_GTT_INT_EN (1 << 18) | |
5943 | #define SPRITEA_INVALID_GTT_INT_EN (1 << 17) | |
5944 | #define PLANEA_INVALID_GTT_INT_EN (1 << 16) | |
c46ce4d7 | 5945 | #define DPINVGTT_EN_MASK 0xff0000 |
bf67a6fd | 5946 | #define DPINVGTT_EN_MASK_CHV 0xfff0000 |
5ee8ee86 PZ |
5947 | #define SPRITEF_INVALID_GTT_STATUS (1 << 11) |
5948 | #define SPRITEE_INVALID_GTT_STATUS (1 << 10) | |
5949 | #define PLANEC_INVALID_GTT_STATUS (1 << 9) | |
5950 | #define CURSORC_INVALID_GTT_STATUS (1 << 8) | |
5951 | #define CURSORB_INVALID_GTT_STATUS (1 << 7) | |
5952 | #define CURSORA_INVALID_GTT_STATUS (1 << 6) | |
5953 | #define SPRITED_INVALID_GTT_STATUS (1 << 5) | |
5954 | #define SPRITEC_INVALID_GTT_STATUS (1 << 4) | |
5955 | #define PLANEB_INVALID_GTT_STATUS (1 << 3) | |
5956 | #define SPRITEB_INVALID_GTT_STATUS (1 << 2) | |
5957 | #define SPRITEA_INVALID_GTT_STATUS (1 << 1) | |
5958 | #define PLANEA_INVALID_GTT_STATUS (1 << 0) | |
c46ce4d7 | 5959 | #define DPINVGTT_STATUS_MASK 0xff |
bf67a6fd | 5960 | #define DPINVGTT_STATUS_MASK_CHV 0xfff |
c46ce4d7 | 5961 | |
ed5eb1b7 | 5962 | #define DSPARB _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x70030) |
585fb111 JB |
5963 | #define DSPARB_CSTART_MASK (0x7f << 7) |
5964 | #define DSPARB_CSTART_SHIFT 7 | |
5965 | #define DSPARB_BSTART_MASK (0x7f) | |
5966 | #define DSPARB_BSTART_SHIFT 0 | |
7662c8bd SL |
5967 | #define DSPARB_BEND_SHIFT 9 /* on 855 */ |
5968 | #define DSPARB_AEND_SHIFT 0 | |
54f1b6e1 VS |
5969 | #define DSPARB_SPRITEA_SHIFT_VLV 0 |
5970 | #define DSPARB_SPRITEA_MASK_VLV (0xff << 0) | |
5971 | #define DSPARB_SPRITEB_SHIFT_VLV 8 | |
5972 | #define DSPARB_SPRITEB_MASK_VLV (0xff << 8) | |
5973 | #define DSPARB_SPRITEC_SHIFT_VLV 16 | |
5974 | #define DSPARB_SPRITEC_MASK_VLV (0xff << 16) | |
5975 | #define DSPARB_SPRITED_SHIFT_VLV 24 | |
5976 | #define DSPARB_SPRITED_MASK_VLV (0xff << 24) | |
f0f59a00 | 5977 | #define DSPARB2 _MMIO(VLV_DISPLAY_BASE + 0x70060) /* vlv/chv */ |
54f1b6e1 VS |
5978 | #define DSPARB_SPRITEA_HI_SHIFT_VLV 0 |
5979 | #define DSPARB_SPRITEA_HI_MASK_VLV (0x1 << 0) | |
5980 | #define DSPARB_SPRITEB_HI_SHIFT_VLV 4 | |
5981 | #define DSPARB_SPRITEB_HI_MASK_VLV (0x1 << 4) | |
5982 | #define DSPARB_SPRITEC_HI_SHIFT_VLV 8 | |
5983 | #define DSPARB_SPRITEC_HI_MASK_VLV (0x1 << 8) | |
5984 | #define DSPARB_SPRITED_HI_SHIFT_VLV 12 | |
5985 | #define DSPARB_SPRITED_HI_MASK_VLV (0x1 << 12) | |
5986 | #define DSPARB_SPRITEE_HI_SHIFT_VLV 16 | |
5987 | #define DSPARB_SPRITEE_HI_MASK_VLV (0x1 << 16) | |
5988 | #define DSPARB_SPRITEF_HI_SHIFT_VLV 20 | |
5989 | #define DSPARB_SPRITEF_HI_MASK_VLV (0x1 << 20) | |
f0f59a00 | 5990 | #define DSPARB3 _MMIO(VLV_DISPLAY_BASE + 0x7006c) /* chv */ |
54f1b6e1 VS |
5991 | #define DSPARB_SPRITEE_SHIFT_VLV 0 |
5992 | #define DSPARB_SPRITEE_MASK_VLV (0xff << 0) | |
5993 | #define DSPARB_SPRITEF_SHIFT_VLV 8 | |
5994 | #define DSPARB_SPRITEF_MASK_VLV (0xff << 8) | |
b5004720 | 5995 | |
0a560674 | 5996 | /* pnv/gen4/g4x/vlv/chv */ |
ed5eb1b7 | 5997 | #define DSPFW1 _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x70034) |
0a560674 | 5998 | #define DSPFW_SR_SHIFT 23 |
5ee8ee86 | 5999 | #define DSPFW_SR_MASK (0x1ff << 23) |
0a560674 | 6000 | #define DSPFW_CURSORB_SHIFT 16 |
5ee8ee86 | 6001 | #define DSPFW_CURSORB_MASK (0x3f << 16) |
0a560674 | 6002 | #define DSPFW_PLANEB_SHIFT 8 |
5ee8ee86 PZ |
6003 | #define DSPFW_PLANEB_MASK (0x7f << 8) |
6004 | #define DSPFW_PLANEB_MASK_VLV (0xff << 8) /* vlv/chv */ | |
0a560674 | 6005 | #define DSPFW_PLANEA_SHIFT 0 |
5ee8ee86 PZ |
6006 | #define DSPFW_PLANEA_MASK (0x7f << 0) |
6007 | #define DSPFW_PLANEA_MASK_VLV (0xff << 0) /* vlv/chv */ | |
ed5eb1b7 | 6008 | #define DSPFW2 _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x70038) |
5ee8ee86 | 6009 | #define DSPFW_FBC_SR_EN (1 << 31) /* g4x */ |
0a560674 | 6010 | #define DSPFW_FBC_SR_SHIFT 28 |
5ee8ee86 | 6011 | #define DSPFW_FBC_SR_MASK (0x7 << 28) /* g4x */ |
0a560674 | 6012 | #define DSPFW_FBC_HPLL_SR_SHIFT 24 |
5ee8ee86 | 6013 | #define DSPFW_FBC_HPLL_SR_MASK (0xf << 24) /* g4x */ |
0a560674 | 6014 | #define DSPFW_SPRITEB_SHIFT (16) |
5ee8ee86 PZ |
6015 | #define DSPFW_SPRITEB_MASK (0x7f << 16) /* g4x */ |
6016 | #define DSPFW_SPRITEB_MASK_VLV (0xff << 16) /* vlv/chv */ | |
0a560674 | 6017 | #define DSPFW_CURSORA_SHIFT 8 |
5ee8ee86 | 6018 | #define DSPFW_CURSORA_MASK (0x3f << 8) |
f4998963 | 6019 | #define DSPFW_PLANEC_OLD_SHIFT 0 |
5ee8ee86 | 6020 | #define DSPFW_PLANEC_OLD_MASK (0x7f << 0) /* pre-gen4 sprite C */ |
0a560674 | 6021 | #define DSPFW_SPRITEA_SHIFT 0 |
5ee8ee86 PZ |
6022 | #define DSPFW_SPRITEA_MASK (0x7f << 0) /* g4x */ |
6023 | #define DSPFW_SPRITEA_MASK_VLV (0xff << 0) /* vlv/chv */ | |
ed5eb1b7 | 6024 | #define DSPFW3 _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x7003c) |
5ee8ee86 PZ |
6025 | #define DSPFW_HPLL_SR_EN (1 << 31) |
6026 | #define PINEVIEW_SELF_REFRESH_EN (1 << 30) | |
0a560674 | 6027 | #define DSPFW_CURSOR_SR_SHIFT 24 |
5ee8ee86 | 6028 | #define DSPFW_CURSOR_SR_MASK (0x3f << 24) |
d4294342 | 6029 | #define DSPFW_HPLL_CURSOR_SHIFT 16 |
5ee8ee86 | 6030 | #define DSPFW_HPLL_CURSOR_MASK (0x3f << 16) |
0a560674 | 6031 | #define DSPFW_HPLL_SR_SHIFT 0 |
5ee8ee86 | 6032 | #define DSPFW_HPLL_SR_MASK (0x1ff << 0) |
0a560674 VS |
6033 | |
6034 | /* vlv/chv */ | |
f0f59a00 | 6035 | #define DSPFW4 _MMIO(VLV_DISPLAY_BASE + 0x70070) |
0a560674 | 6036 | #define DSPFW_SPRITEB_WM1_SHIFT 16 |
5ee8ee86 | 6037 | #define DSPFW_SPRITEB_WM1_MASK (0xff << 16) |
0a560674 | 6038 | #define DSPFW_CURSORA_WM1_SHIFT 8 |
5ee8ee86 | 6039 | #define DSPFW_CURSORA_WM1_MASK (0x3f << 8) |
0a560674 | 6040 | #define DSPFW_SPRITEA_WM1_SHIFT 0 |
5ee8ee86 | 6041 | #define DSPFW_SPRITEA_WM1_MASK (0xff << 0) |
f0f59a00 | 6042 | #define DSPFW5 _MMIO(VLV_DISPLAY_BASE + 0x70074) |
0a560674 | 6043 | #define DSPFW_PLANEB_WM1_SHIFT 24 |
5ee8ee86 | 6044 | #define DSPFW_PLANEB_WM1_MASK (0xff << 24) |
0a560674 | 6045 | #define DSPFW_PLANEA_WM1_SHIFT 16 |
5ee8ee86 | 6046 | #define DSPFW_PLANEA_WM1_MASK (0xff << 16) |
0a560674 | 6047 | #define DSPFW_CURSORB_WM1_SHIFT 8 |
5ee8ee86 | 6048 | #define DSPFW_CURSORB_WM1_MASK (0x3f << 8) |
0a560674 | 6049 | #define DSPFW_CURSOR_SR_WM1_SHIFT 0 |
5ee8ee86 | 6050 | #define DSPFW_CURSOR_SR_WM1_MASK (0x3f << 0) |
f0f59a00 | 6051 | #define DSPFW6 _MMIO(VLV_DISPLAY_BASE + 0x70078) |
0a560674 | 6052 | #define DSPFW_SR_WM1_SHIFT 0 |
5ee8ee86 | 6053 | #define DSPFW_SR_WM1_MASK (0x1ff << 0) |
f0f59a00 VS |
6054 | #define DSPFW7 _MMIO(VLV_DISPLAY_BASE + 0x7007c) |
6055 | #define DSPFW7_CHV _MMIO(VLV_DISPLAY_BASE + 0x700b4) /* wtf #1? */ | |
0a560674 | 6056 | #define DSPFW_SPRITED_WM1_SHIFT 24 |
5ee8ee86 | 6057 | #define DSPFW_SPRITED_WM1_MASK (0xff << 24) |
0a560674 | 6058 | #define DSPFW_SPRITED_SHIFT 16 |
5ee8ee86 | 6059 | #define DSPFW_SPRITED_MASK_VLV (0xff << 16) |
0a560674 | 6060 | #define DSPFW_SPRITEC_WM1_SHIFT 8 |
5ee8ee86 | 6061 | #define DSPFW_SPRITEC_WM1_MASK (0xff << 8) |
0a560674 | 6062 | #define DSPFW_SPRITEC_SHIFT 0 |
5ee8ee86 | 6063 | #define DSPFW_SPRITEC_MASK_VLV (0xff << 0) |
f0f59a00 | 6064 | #define DSPFW8_CHV _MMIO(VLV_DISPLAY_BASE + 0x700b8) |
0a560674 | 6065 | #define DSPFW_SPRITEF_WM1_SHIFT 24 |
5ee8ee86 | 6066 | #define DSPFW_SPRITEF_WM1_MASK (0xff << 24) |
0a560674 | 6067 | #define DSPFW_SPRITEF_SHIFT 16 |
5ee8ee86 | 6068 | #define DSPFW_SPRITEF_MASK_VLV (0xff << 16) |
0a560674 | 6069 | #define DSPFW_SPRITEE_WM1_SHIFT 8 |
5ee8ee86 | 6070 | #define DSPFW_SPRITEE_WM1_MASK (0xff << 8) |
0a560674 | 6071 | #define DSPFW_SPRITEE_SHIFT 0 |
5ee8ee86 | 6072 | #define DSPFW_SPRITEE_MASK_VLV (0xff << 0) |
f0f59a00 | 6073 | #define DSPFW9_CHV _MMIO(VLV_DISPLAY_BASE + 0x7007c) /* wtf #2? */ |
0a560674 | 6074 | #define DSPFW_PLANEC_WM1_SHIFT 24 |
5ee8ee86 | 6075 | #define DSPFW_PLANEC_WM1_MASK (0xff << 24) |
0a560674 | 6076 | #define DSPFW_PLANEC_SHIFT 16 |
5ee8ee86 | 6077 | #define DSPFW_PLANEC_MASK_VLV (0xff << 16) |
0a560674 | 6078 | #define DSPFW_CURSORC_WM1_SHIFT 8 |
5ee8ee86 | 6079 | #define DSPFW_CURSORC_WM1_MASK (0x3f << 16) |
0a560674 | 6080 | #define DSPFW_CURSORC_SHIFT 0 |
5ee8ee86 | 6081 | #define DSPFW_CURSORC_MASK (0x3f << 0) |
0a560674 VS |
6082 | |
6083 | /* vlv/chv high order bits */ | |
f0f59a00 | 6084 | #define DSPHOWM _MMIO(VLV_DISPLAY_BASE + 0x70064) |
0a560674 | 6085 | #define DSPFW_SR_HI_SHIFT 24 |
5ee8ee86 | 6086 | #define DSPFW_SR_HI_MASK (3 << 24) /* 2 bits for chv, 1 for vlv */ |
0a560674 | 6087 | #define DSPFW_SPRITEF_HI_SHIFT 23 |
5ee8ee86 | 6088 | #define DSPFW_SPRITEF_HI_MASK (1 << 23) |
0a560674 | 6089 | #define DSPFW_SPRITEE_HI_SHIFT 22 |
5ee8ee86 | 6090 | #define DSPFW_SPRITEE_HI_MASK (1 << 22) |
0a560674 | 6091 | #define DSPFW_PLANEC_HI_SHIFT 21 |
5ee8ee86 | 6092 | #define DSPFW_PLANEC_HI_MASK (1 << 21) |
0a560674 | 6093 | #define DSPFW_SPRITED_HI_SHIFT 20 |
5ee8ee86 | 6094 | #define DSPFW_SPRITED_HI_MASK (1 << 20) |
0a560674 | 6095 | #define DSPFW_SPRITEC_HI_SHIFT 16 |
5ee8ee86 | 6096 | #define DSPFW_SPRITEC_HI_MASK (1 << 16) |
0a560674 | 6097 | #define DSPFW_PLANEB_HI_SHIFT 12 |
5ee8ee86 | 6098 | #define DSPFW_PLANEB_HI_MASK (1 << 12) |
0a560674 | 6099 | #define DSPFW_SPRITEB_HI_SHIFT 8 |
5ee8ee86 | 6100 | #define DSPFW_SPRITEB_HI_MASK (1 << 8) |
0a560674 | 6101 | #define DSPFW_SPRITEA_HI_SHIFT 4 |
5ee8ee86 | 6102 | #define DSPFW_SPRITEA_HI_MASK (1 << 4) |
0a560674 | 6103 | #define DSPFW_PLANEA_HI_SHIFT 0 |
5ee8ee86 | 6104 | #define DSPFW_PLANEA_HI_MASK (1 << 0) |
f0f59a00 | 6105 | #define DSPHOWM1 _MMIO(VLV_DISPLAY_BASE + 0x70068) |
0a560674 | 6106 | #define DSPFW_SR_WM1_HI_SHIFT 24 |
5ee8ee86 | 6107 | #define DSPFW_SR_WM1_HI_MASK (3 << 24) /* 2 bits for chv, 1 for vlv */ |
0a560674 | 6108 | #define DSPFW_SPRITEF_WM1_HI_SHIFT 23 |
5ee8ee86 | 6109 | #define DSPFW_SPRITEF_WM1_HI_MASK (1 << 23) |
0a560674 | 6110 | #define DSPFW_SPRITEE_WM1_HI_SHIFT 22 |
5ee8ee86 | 6111 | #define DSPFW_SPRITEE_WM1_HI_MASK (1 << 22) |
0a560674 | 6112 | #define DSPFW_PLANEC_WM1_HI_SHIFT 21 |
5ee8ee86 | 6113 | #define DSPFW_PLANEC_WM1_HI_MASK (1 << 21) |
0a560674 | 6114 | #define DSPFW_SPRITED_WM1_HI_SHIFT 20 |
5ee8ee86 | 6115 | #define DSPFW_SPRITED_WM1_HI_MASK (1 << 20) |
0a560674 | 6116 | #define DSPFW_SPRITEC_WM1_HI_SHIFT 16 |
5ee8ee86 | 6117 | #define DSPFW_SPRITEC_WM1_HI_MASK (1 << 16) |
0a560674 | 6118 | #define DSPFW_PLANEB_WM1_HI_SHIFT 12 |
5ee8ee86 | 6119 | #define DSPFW_PLANEB_WM1_HI_MASK (1 << 12) |
0a560674 | 6120 | #define DSPFW_SPRITEB_WM1_HI_SHIFT 8 |
5ee8ee86 | 6121 | #define DSPFW_SPRITEB_WM1_HI_MASK (1 << 8) |
0a560674 | 6122 | #define DSPFW_SPRITEA_WM1_HI_SHIFT 4 |
5ee8ee86 | 6123 | #define DSPFW_SPRITEA_WM1_HI_MASK (1 << 4) |
0a560674 | 6124 | #define DSPFW_PLANEA_WM1_HI_SHIFT 0 |
5ee8ee86 | 6125 | #define DSPFW_PLANEA_WM1_HI_MASK (1 << 0) |
7662c8bd | 6126 | |
12a3c055 | 6127 | /* drain latency register values*/ |
f0f59a00 | 6128 | #define VLV_DDL(pipe) _MMIO(VLV_DISPLAY_BASE + 0x70050 + 4 * (pipe)) |
1abc4dc7 | 6129 | #define DDL_CURSOR_SHIFT 24 |
5ee8ee86 | 6130 | #define DDL_SPRITE_SHIFT(sprite) (8 + 8 * (sprite)) |
1abc4dc7 | 6131 | #define DDL_PLANE_SHIFT 0 |
5ee8ee86 PZ |
6132 | #define DDL_PRECISION_HIGH (1 << 7) |
6133 | #define DDL_PRECISION_LOW (0 << 7) | |
0948c265 | 6134 | #define DRAIN_LATENCY_MASK 0x7f |
12a3c055 | 6135 | |
f0f59a00 | 6136 | #define CBR1_VLV _MMIO(VLV_DISPLAY_BASE + 0x70400) |
5ee8ee86 PZ |
6137 | #define CBR_PND_DEADLINE_DISABLE (1 << 31) |
6138 | #define CBR_PWM_CLOCK_MUX_SELECT (1 << 30) | |
c6beb13e | 6139 | |
c231775c | 6140 | #define CBR4_VLV _MMIO(VLV_DISPLAY_BASE + 0x70450) |
5ee8ee86 | 6141 | #define CBR_DPLLBMD_PIPE(pipe) (1 << (7 + (pipe) * 11)) /* pipes B and C */ |
c231775c | 6142 | |
7662c8bd | 6143 | /* FIFO watermark sizes etc */ |
0e442c60 | 6144 | #define G4X_FIFO_LINE_SIZE 64 |
7662c8bd SL |
6145 | #define I915_FIFO_LINE_SIZE 64 |
6146 | #define I830_FIFO_LINE_SIZE 32 | |
0e442c60 | 6147 | |
ceb04246 | 6148 | #define VALLEYVIEW_FIFO_SIZE 255 |
0e442c60 | 6149 | #define G4X_FIFO_SIZE 127 |
1b07e04e ZY |
6150 | #define I965_FIFO_SIZE 512 |
6151 | #define I945_FIFO_SIZE 127 | |
7662c8bd | 6152 | #define I915_FIFO_SIZE 95 |
dff33cfc | 6153 | #define I855GM_FIFO_SIZE 127 /* In cachelines */ |
7662c8bd | 6154 | #define I830_FIFO_SIZE 95 |
0e442c60 | 6155 | |
ceb04246 | 6156 | #define VALLEYVIEW_MAX_WM 0xff |
0e442c60 | 6157 | #define G4X_MAX_WM 0x3f |
7662c8bd SL |
6158 | #define I915_MAX_WM 0x3f |
6159 | ||
f2b115e6 AJ |
6160 | #define PINEVIEW_DISPLAY_FIFO 512 /* in 64byte unit */ |
6161 | #define PINEVIEW_FIFO_LINE_SIZE 64 | |
6162 | #define PINEVIEW_MAX_WM 0x1ff | |
6163 | #define PINEVIEW_DFT_WM 0x3f | |
6164 | #define PINEVIEW_DFT_HPLLOFF_WM 0 | |
6165 | #define PINEVIEW_GUARD_WM 10 | |
6166 | #define PINEVIEW_CURSOR_FIFO 64 | |
6167 | #define PINEVIEW_CURSOR_MAX_WM 0x3f | |
6168 | #define PINEVIEW_CURSOR_DFT_WM 0 | |
6169 | #define PINEVIEW_CURSOR_GUARD_WM 5 | |
7662c8bd | 6170 | |
ceb04246 | 6171 | #define VALLEYVIEW_CURSOR_MAX_WM 64 |
4fe5e611 ZY |
6172 | #define I965_CURSOR_FIFO 64 |
6173 | #define I965_CURSOR_MAX_WM 32 | |
6174 | #define I965_CURSOR_DFT_WM 8 | |
7f8a8569 | 6175 | |
fae1267d | 6176 | /* Watermark register definitions for SKL */ |
086f8e84 VS |
6177 | #define _CUR_WM_A_0 0x70140 |
6178 | #define _CUR_WM_B_0 0x71140 | |
6179 | #define _PLANE_WM_1_A_0 0x70240 | |
6180 | #define _PLANE_WM_1_B_0 0x71240 | |
6181 | #define _PLANE_WM_2_A_0 0x70340 | |
6182 | #define _PLANE_WM_2_B_0 0x71340 | |
6183 | #define _PLANE_WM_TRANS_1_A_0 0x70268 | |
6184 | #define _PLANE_WM_TRANS_1_B_0 0x71268 | |
6185 | #define _PLANE_WM_TRANS_2_A_0 0x70368 | |
6186 | #define _PLANE_WM_TRANS_2_B_0 0x71368 | |
6187 | #define _CUR_WM_TRANS_A_0 0x70168 | |
6188 | #define _CUR_WM_TRANS_B_0 0x71168 | |
fae1267d | 6189 | #define PLANE_WM_EN (1 << 31) |
2ed8e1f5 | 6190 | #define PLANE_WM_IGNORE_LINES (1 << 30) |
fae1267d PB |
6191 | #define PLANE_WM_LINES_SHIFT 14 |
6192 | #define PLANE_WM_LINES_MASK 0x1f | |
c7e716b8 | 6193 | #define PLANE_WM_BLOCKS_MASK 0x7ff /* skl+: 10 bits, icl+ 11 bits */ |
fae1267d | 6194 | |
086f8e84 | 6195 | #define _CUR_WM_0(pipe) _PIPE(pipe, _CUR_WM_A_0, _CUR_WM_B_0) |
f0f59a00 VS |
6196 | #define CUR_WM(pipe, level) _MMIO(_CUR_WM_0(pipe) + ((4) * (level))) |
6197 | #define CUR_WM_TRANS(pipe) _MMIO_PIPE(pipe, _CUR_WM_TRANS_A_0, _CUR_WM_TRANS_B_0) | |
fae1267d | 6198 | |
086f8e84 VS |
6199 | #define _PLANE_WM_1(pipe) _PIPE(pipe, _PLANE_WM_1_A_0, _PLANE_WM_1_B_0) |
6200 | #define _PLANE_WM_2(pipe) _PIPE(pipe, _PLANE_WM_2_A_0, _PLANE_WM_2_B_0) | |
fae1267d PB |
6201 | #define _PLANE_WM_BASE(pipe, plane) \ |
6202 | _PLANE(plane, _PLANE_WM_1(pipe), _PLANE_WM_2(pipe)) | |
6203 | #define PLANE_WM(pipe, plane, level) \ | |
f0f59a00 | 6204 | _MMIO(_PLANE_WM_BASE(pipe, plane) + ((4) * (level))) |
fae1267d | 6205 | #define _PLANE_WM_TRANS_1(pipe) \ |
086f8e84 | 6206 | _PIPE(pipe, _PLANE_WM_TRANS_1_A_0, _PLANE_WM_TRANS_1_B_0) |
fae1267d | 6207 | #define _PLANE_WM_TRANS_2(pipe) \ |
086f8e84 | 6208 | _PIPE(pipe, _PLANE_WM_TRANS_2_A_0, _PLANE_WM_TRANS_2_B_0) |
fae1267d | 6209 | #define PLANE_WM_TRANS(pipe, plane) \ |
f0f59a00 | 6210 | _MMIO(_PLANE(plane, _PLANE_WM_TRANS_1(pipe), _PLANE_WM_TRANS_2(pipe))) |
fae1267d | 6211 | |
7f8a8569 | 6212 | /* define the Watermark register on Ironlake */ |
f0f59a00 | 6213 | #define WM0_PIPEA_ILK _MMIO(0x45100) |
5ee8ee86 | 6214 | #define WM0_PIPE_PLANE_MASK (0xffff << 16) |
7f8a8569 | 6215 | #define WM0_PIPE_PLANE_SHIFT 16 |
5ee8ee86 | 6216 | #define WM0_PIPE_SPRITE_MASK (0xff << 8) |
7f8a8569 | 6217 | #define WM0_PIPE_SPRITE_SHIFT 8 |
1996d624 | 6218 | #define WM0_PIPE_CURSOR_MASK (0xff) |
7f8a8569 | 6219 | |
f0f59a00 VS |
6220 | #define WM0_PIPEB_ILK _MMIO(0x45104) |
6221 | #define WM0_PIPEC_IVB _MMIO(0x45200) | |
6222 | #define WM1_LP_ILK _MMIO(0x45108) | |
5ee8ee86 | 6223 | #define WM1_LP_SR_EN (1 << 31) |
7f8a8569 | 6224 | #define WM1_LP_LATENCY_SHIFT 24 |
5ee8ee86 PZ |
6225 | #define WM1_LP_LATENCY_MASK (0x7f << 24) |
6226 | #define WM1_LP_FBC_MASK (0xf << 20) | |
4ed765f9 | 6227 | #define WM1_LP_FBC_SHIFT 20 |
416f4727 | 6228 | #define WM1_LP_FBC_SHIFT_BDW 19 |
5ee8ee86 | 6229 | #define WM1_LP_SR_MASK (0x7ff << 8) |
7f8a8569 | 6230 | #define WM1_LP_SR_SHIFT 8 |
1996d624 | 6231 | #define WM1_LP_CURSOR_MASK (0xff) |
f0f59a00 | 6232 | #define WM2_LP_ILK _MMIO(0x4510c) |
5ee8ee86 | 6233 | #define WM2_LP_EN (1 << 31) |
f0f59a00 | 6234 | #define WM3_LP_ILK _MMIO(0x45110) |
5ee8ee86 | 6235 | #define WM3_LP_EN (1 << 31) |
f0f59a00 VS |
6236 | #define WM1S_LP_ILK _MMIO(0x45120) |
6237 | #define WM2S_LP_IVB _MMIO(0x45124) | |
6238 | #define WM3S_LP_IVB _MMIO(0x45128) | |
5ee8ee86 | 6239 | #define WM1S_LP_EN (1 << 31) |
7f8a8569 | 6240 | |
cca32e9a PZ |
6241 | #define HSW_WM_LP_VAL(lat, fbc, pri, cur) \ |
6242 | (WM3_LP_EN | ((lat) << WM1_LP_LATENCY_SHIFT) | \ | |
6243 | ((fbc) << WM1_LP_FBC_SHIFT) | ((pri) << WM1_LP_SR_SHIFT) | (cur)) | |
6244 | ||
7f8a8569 | 6245 | /* Memory latency timer register */ |
f0f59a00 | 6246 | #define MLTR_ILK _MMIO(0x11222) |
b79d4990 JB |
6247 | #define MLTR_WM1_SHIFT 0 |
6248 | #define MLTR_WM2_SHIFT 8 | |
7f8a8569 ZW |
6249 | /* the unit of memory self-refresh latency time is 0.5us */ |
6250 | #define ILK_SRLT_MASK 0x3f | |
6251 | ||
1398261a YL |
6252 | |
6253 | /* the address where we get all kinds of latency value */ | |
f0f59a00 | 6254 | #define SSKPD _MMIO(0x5d10) |
1398261a YL |
6255 | #define SSKPD_WM_MASK 0x3f |
6256 | #define SSKPD_WM0_SHIFT 0 | |
6257 | #define SSKPD_WM1_SHIFT 8 | |
6258 | #define SSKPD_WM2_SHIFT 16 | |
6259 | #define SSKPD_WM3_SHIFT 24 | |
6260 | ||
585fb111 JB |
6261 | /* |
6262 | * The two pipe frame counter registers are not synchronized, so | |
6263 | * reading a stable value is somewhat tricky. The following code | |
6264 | * should work: | |
6265 | * | |
6266 | * do { | |
6267 | * high1 = ((INREG(PIPEAFRAMEHIGH) & PIPE_FRAME_HIGH_MASK) >> | |
6268 | * PIPE_FRAME_HIGH_SHIFT; | |
6269 | * low1 = ((INREG(PIPEAFRAMEPIXEL) & PIPE_FRAME_LOW_MASK) >> | |
6270 | * PIPE_FRAME_LOW_SHIFT); | |
6271 | * high2 = ((INREG(PIPEAFRAMEHIGH) & PIPE_FRAME_HIGH_MASK) >> | |
6272 | * PIPE_FRAME_HIGH_SHIFT); | |
6273 | * } while (high1 != high2); | |
6274 | * frame = (high1 << 8) | low1; | |
6275 | */ | |
25a2e2d0 | 6276 | #define _PIPEAFRAMEHIGH 0x70040 |
585fb111 JB |
6277 | #define PIPE_FRAME_HIGH_MASK 0x0000ffff |
6278 | #define PIPE_FRAME_HIGH_SHIFT 0 | |
25a2e2d0 | 6279 | #define _PIPEAFRAMEPIXEL 0x70044 |
585fb111 JB |
6280 | #define PIPE_FRAME_LOW_MASK 0xff000000 |
6281 | #define PIPE_FRAME_LOW_SHIFT 24 | |
6282 | #define PIPE_PIXEL_MASK 0x00ffffff | |
6283 | #define PIPE_PIXEL_SHIFT 0 | |
9880b7a5 | 6284 | /* GM45+ just has to be different */ |
fd8f507c VS |
6285 | #define _PIPEA_FRMCOUNT_G4X 0x70040 |
6286 | #define _PIPEA_FLIPCOUNT_G4X 0x70044 | |
f0f59a00 VS |
6287 | #define PIPE_FRMCOUNT_G4X(pipe) _MMIO_PIPE2(pipe, _PIPEA_FRMCOUNT_G4X) |
6288 | #define PIPE_FLIPCOUNT_G4X(pipe) _MMIO_PIPE2(pipe, _PIPEA_FLIPCOUNT_G4X) | |
585fb111 JB |
6289 | |
6290 | /* Cursor A & B regs */ | |
5efb3e28 | 6291 | #define _CURACNTR 0x70080 |
14b60391 JB |
6292 | /* Old style CUR*CNTR flags (desktop 8xx) */ |
6293 | #define CURSOR_ENABLE 0x80000000 | |
6294 | #define CURSOR_GAMMA_ENABLE 0x40000000 | |
dc41c154 | 6295 | #define CURSOR_STRIDE_SHIFT 28 |
5ee8ee86 | 6296 | #define CURSOR_STRIDE(x) ((ffs(x) - 9) << CURSOR_STRIDE_SHIFT) /* 256,512,1k,2k */ |
14b60391 JB |
6297 | #define CURSOR_FORMAT_SHIFT 24 |
6298 | #define CURSOR_FORMAT_MASK (0x07 << CURSOR_FORMAT_SHIFT) | |
6299 | #define CURSOR_FORMAT_2C (0x00 << CURSOR_FORMAT_SHIFT) | |
6300 | #define CURSOR_FORMAT_3C (0x01 << CURSOR_FORMAT_SHIFT) | |
6301 | #define CURSOR_FORMAT_4C (0x02 << CURSOR_FORMAT_SHIFT) | |
6302 | #define CURSOR_FORMAT_ARGB (0x04 << CURSOR_FORMAT_SHIFT) | |
6303 | #define CURSOR_FORMAT_XRGB (0x05 << CURSOR_FORMAT_SHIFT) | |
6304 | /* New style CUR*CNTR flags */ | |
b99b9ec1 VS |
6305 | #define MCURSOR_MODE 0x27 |
6306 | #define MCURSOR_MODE_DISABLE 0x00 | |
6307 | #define MCURSOR_MODE_128_32B_AX 0x02 | |
6308 | #define MCURSOR_MODE_256_32B_AX 0x03 | |
6309 | #define MCURSOR_MODE_64_32B_AX 0x07 | |
6310 | #define MCURSOR_MODE_128_ARGB_AX ((1 << 5) | MCURSOR_MODE_128_32B_AX) | |
6311 | #define MCURSOR_MODE_256_ARGB_AX ((1 << 5) | MCURSOR_MODE_256_32B_AX) | |
6312 | #define MCURSOR_MODE_64_ARGB_AX ((1 << 5) | MCURSOR_MODE_64_32B_AX) | |
eade6c89 VS |
6313 | #define MCURSOR_PIPE_SELECT_MASK (0x3 << 28) |
6314 | #define MCURSOR_PIPE_SELECT_SHIFT 28 | |
d509e28b | 6315 | #define MCURSOR_PIPE_SELECT(pipe) ((pipe) << 28) |
585fb111 | 6316 | #define MCURSOR_GAMMA_ENABLE (1 << 26) |
8271b2ef | 6317 | #define MCURSOR_PIPE_CSC_ENABLE (1 << 24) /* ilk+ */ |
5ee8ee86 | 6318 | #define MCURSOR_ROTATE_180 (1 << 15) |
b99b9ec1 | 6319 | #define MCURSOR_TRICKLE_FEED_DISABLE (1 << 14) |
5efb3e28 VS |
6320 | #define _CURABASE 0x70084 |
6321 | #define _CURAPOS 0x70088 | |
585fb111 JB |
6322 | #define CURSOR_POS_MASK 0x007FF |
6323 | #define CURSOR_POS_SIGN 0x8000 | |
6324 | #define CURSOR_X_SHIFT 0 | |
6325 | #define CURSOR_Y_SHIFT 16 | |
024faac7 VS |
6326 | #define CURSIZE _MMIO(0x700a0) /* 845/865 */ |
6327 | #define _CUR_FBC_CTL_A 0x700a0 /* ivb+ */ | |
6328 | #define CUR_FBC_CTL_EN (1 << 31) | |
a8ada068 | 6329 | #define _CURASURFLIVE 0x700ac /* g4x+ */ |
5efb3e28 VS |
6330 | #define _CURBCNTR 0x700c0 |
6331 | #define _CURBBASE 0x700c4 | |
6332 | #define _CURBPOS 0x700c8 | |
585fb111 | 6333 | |
65a21cd6 JB |
6334 | #define _CURBCNTR_IVB 0x71080 |
6335 | #define _CURBBASE_IVB 0x71084 | |
6336 | #define _CURBPOS_IVB 0x71088 | |
6337 | ||
5efb3e28 VS |
6338 | #define CURCNTR(pipe) _CURSOR2(pipe, _CURACNTR) |
6339 | #define CURBASE(pipe) _CURSOR2(pipe, _CURABASE) | |
6340 | #define CURPOS(pipe) _CURSOR2(pipe, _CURAPOS) | |
024faac7 | 6341 | #define CUR_FBC_CTL(pipe) _CURSOR2(pipe, _CUR_FBC_CTL_A) |
a8ada068 | 6342 | #define CURSURFLIVE(pipe) _CURSOR2(pipe, _CURASURFLIVE) |
c4a1d9e4 | 6343 | |
5efb3e28 VS |
6344 | #define CURSOR_A_OFFSET 0x70080 |
6345 | #define CURSOR_B_OFFSET 0x700c0 | |
6346 | #define CHV_CURSOR_C_OFFSET 0x700e0 | |
6347 | #define IVB_CURSOR_B_OFFSET 0x71080 | |
6348 | #define IVB_CURSOR_C_OFFSET 0x72080 | |
6ea3cee6 | 6349 | #define TGL_CURSOR_D_OFFSET 0x73080 |
65a21cd6 | 6350 | |
585fb111 | 6351 | /* Display A control */ |
a57c774a | 6352 | #define _DSPACNTR 0x70180 |
5ee8ee86 | 6353 | #define DISPLAY_PLANE_ENABLE (1 << 31) |
585fb111 | 6354 | #define DISPLAY_PLANE_DISABLE 0 |
5ee8ee86 | 6355 | #define DISPPLANE_GAMMA_ENABLE (1 << 30) |
585fb111 | 6356 | #define DISPPLANE_GAMMA_DISABLE 0 |
5ee8ee86 PZ |
6357 | #define DISPPLANE_PIXFORMAT_MASK (0xf << 26) |
6358 | #define DISPPLANE_YUV422 (0x0 << 26) | |
6359 | #define DISPPLANE_8BPP (0x2 << 26) | |
6360 | #define DISPPLANE_BGRA555 (0x3 << 26) | |
6361 | #define DISPPLANE_BGRX555 (0x4 << 26) | |
6362 | #define DISPPLANE_BGRX565 (0x5 << 26) | |
6363 | #define DISPPLANE_BGRX888 (0x6 << 26) | |
6364 | #define DISPPLANE_BGRA888 (0x7 << 26) | |
6365 | #define DISPPLANE_RGBX101010 (0x8 << 26) | |
6366 | #define DISPPLANE_RGBA101010 (0x9 << 26) | |
6367 | #define DISPPLANE_BGRX101010 (0xa << 26) | |
73263cb6 | 6368 | #define DISPPLANE_BGRA101010 (0xb << 26) |
5ee8ee86 PZ |
6369 | #define DISPPLANE_RGBX161616 (0xc << 26) |
6370 | #define DISPPLANE_RGBX888 (0xe << 26) | |
6371 | #define DISPPLANE_RGBA888 (0xf << 26) | |
6372 | #define DISPPLANE_STEREO_ENABLE (1 << 25) | |
585fb111 | 6373 | #define DISPPLANE_STEREO_DISABLE 0 |
8271b2ef | 6374 | #define DISPPLANE_PIPE_CSC_ENABLE (1 << 24) /* ilk+ */ |
b24e7179 | 6375 | #define DISPPLANE_SEL_PIPE_SHIFT 24 |
5ee8ee86 PZ |
6376 | #define DISPPLANE_SEL_PIPE_MASK (3 << DISPPLANE_SEL_PIPE_SHIFT) |
6377 | #define DISPPLANE_SEL_PIPE(pipe) ((pipe) << DISPPLANE_SEL_PIPE_SHIFT) | |
6378 | #define DISPPLANE_SRC_KEY_ENABLE (1 << 22) | |
585fb111 | 6379 | #define DISPPLANE_SRC_KEY_DISABLE 0 |
5ee8ee86 | 6380 | #define DISPPLANE_LINE_DOUBLE (1 << 20) |
585fb111 JB |
6381 | #define DISPPLANE_NO_LINE_DOUBLE 0 |
6382 | #define DISPPLANE_STEREO_POLARITY_FIRST 0 | |
5ee8ee86 PZ |
6383 | #define DISPPLANE_STEREO_POLARITY_SECOND (1 << 18) |
6384 | #define DISPPLANE_ALPHA_PREMULTIPLY (1 << 16) /* CHV pipe B */ | |
6385 | #define DISPPLANE_ROTATE_180 (1 << 15) | |
6386 | #define DISPPLANE_TRICKLE_FEED_DISABLE (1 << 14) /* Ironlake */ | |
6387 | #define DISPPLANE_TILED (1 << 10) | |
6388 | #define DISPPLANE_MIRROR (1 << 8) /* CHV pipe B */ | |
a57c774a AK |
6389 | #define _DSPAADDR 0x70184 |
6390 | #define _DSPASTRIDE 0x70188 | |
6391 | #define _DSPAPOS 0x7018C /* reserved */ | |
6392 | #define _DSPASIZE 0x70190 | |
6393 | #define _DSPASURF 0x7019C /* 965+ only */ | |
6394 | #define _DSPATILEOFF 0x701A4 /* 965+ only */ | |
6395 | #define _DSPAOFFSET 0x701A4 /* HSW */ | |
6396 | #define _DSPASURFLIVE 0x701AC | |
94e15723 | 6397 | #define _DSPAGAMC 0x701E0 |
a57c774a | 6398 | |
f0f59a00 VS |
6399 | #define DSPCNTR(plane) _MMIO_PIPE2(plane, _DSPACNTR) |
6400 | #define DSPADDR(plane) _MMIO_PIPE2(plane, _DSPAADDR) | |
6401 | #define DSPSTRIDE(plane) _MMIO_PIPE2(plane, _DSPASTRIDE) | |
6402 | #define DSPPOS(plane) _MMIO_PIPE2(plane, _DSPAPOS) | |
6403 | #define DSPSIZE(plane) _MMIO_PIPE2(plane, _DSPASIZE) | |
6404 | #define DSPSURF(plane) _MMIO_PIPE2(plane, _DSPASURF) | |
6405 | #define DSPTILEOFF(plane) _MMIO_PIPE2(plane, _DSPATILEOFF) | |
6406 | #define DSPLINOFF(plane) DSPADDR(plane) | |
6407 | #define DSPOFFSET(plane) _MMIO_PIPE2(plane, _DSPAOFFSET) | |
6408 | #define DSPSURFLIVE(plane) _MMIO_PIPE2(plane, _DSPASURFLIVE) | |
94e15723 | 6409 | #define DSPGAMC(plane, i) _MMIO(_PIPE2(plane, _DSPAGAMC) + (5 - (i)) * 4) /* plane C only, 6 x u0.8 */ |
5eddb70b | 6410 | |
c14b0485 VS |
6411 | /* CHV pipe B blender and primary plane */ |
6412 | #define _CHV_BLEND_A 0x60a00 | |
5ee8ee86 PZ |
6413 | #define CHV_BLEND_LEGACY (0 << 30) |
6414 | #define CHV_BLEND_ANDROID (1 << 30) | |
6415 | #define CHV_BLEND_MPO (2 << 30) | |
6416 | #define CHV_BLEND_MASK (3 << 30) | |
c14b0485 VS |
6417 | #define _CHV_CANVAS_A 0x60a04 |
6418 | #define _PRIMPOS_A 0x60a08 | |
6419 | #define _PRIMSIZE_A 0x60a0c | |
6420 | #define _PRIMCNSTALPHA_A 0x60a10 | |
5ee8ee86 | 6421 | #define PRIM_CONST_ALPHA_ENABLE (1 << 31) |
c14b0485 | 6422 | |
f0f59a00 VS |
6423 | #define CHV_BLEND(pipe) _MMIO_TRANS2(pipe, _CHV_BLEND_A) |
6424 | #define CHV_CANVAS(pipe) _MMIO_TRANS2(pipe, _CHV_CANVAS_A) | |
6425 | #define PRIMPOS(plane) _MMIO_TRANS2(plane, _PRIMPOS_A) | |
6426 | #define PRIMSIZE(plane) _MMIO_TRANS2(plane, _PRIMSIZE_A) | |
6427 | #define PRIMCNSTALPHA(plane) _MMIO_TRANS2(plane, _PRIMCNSTALPHA_A) | |
c14b0485 | 6428 | |
446f2545 AR |
6429 | /* Display/Sprite base address macros */ |
6430 | #define DISP_BASEADDR_MASK (0xfffff000) | |
9e8789ec PZ |
6431 | #define I915_LO_DISPBASE(val) ((val) & ~DISP_BASEADDR_MASK) |
6432 | #define I915_HI_DISPBASE(val) ((val) & DISP_BASEADDR_MASK) | |
446f2545 | 6433 | |
85fa792b VS |
6434 | /* |
6435 | * VBIOS flags | |
6436 | * gen2: | |
6437 | * [00:06] alm,mgm | |
6438 | * [10:16] all | |
6439 | * [30:32] alm,mgm | |
6440 | * gen3+: | |
6441 | * [00:0f] all | |
6442 | * [10:1f] all | |
6443 | * [30:32] all | |
6444 | */ | |
ed5eb1b7 JN |
6445 | #define SWF0(i) _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x70410 + (i) * 4) |
6446 | #define SWF1(i) _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x71410 + (i) * 4) | |
6447 | #define SWF3(i) _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x72414 + (i) * 4) | |
f0f59a00 | 6448 | #define SWF_ILK(i) _MMIO(0x4F000 + (i) * 4) |
585fb111 JB |
6449 | |
6450 | /* Pipe B */ | |
ed5eb1b7 JN |
6451 | #define _PIPEBDSL (DISPLAY_MMIO_BASE(dev_priv) + 0x71000) |
6452 | #define _PIPEBCONF (DISPLAY_MMIO_BASE(dev_priv) + 0x71008) | |
6453 | #define _PIPEBSTAT (DISPLAY_MMIO_BASE(dev_priv) + 0x71024) | |
25a2e2d0 VS |
6454 | #define _PIPEBFRAMEHIGH 0x71040 |
6455 | #define _PIPEBFRAMEPIXEL 0x71044 | |
ed5eb1b7 JN |
6456 | #define _PIPEB_FRMCOUNT_G4X (DISPLAY_MMIO_BASE(dev_priv) + 0x71040) |
6457 | #define _PIPEB_FLIPCOUNT_G4X (DISPLAY_MMIO_BASE(dev_priv) + 0x71044) | |
9880b7a5 | 6458 | |
585fb111 JB |
6459 | |
6460 | /* Display B control */ | |
ed5eb1b7 | 6461 | #define _DSPBCNTR (DISPLAY_MMIO_BASE(dev_priv) + 0x71180) |
5ee8ee86 | 6462 | #define DISPPLANE_ALPHA_TRANS_ENABLE (1 << 15) |
585fb111 JB |
6463 | #define DISPPLANE_ALPHA_TRANS_DISABLE 0 |
6464 | #define DISPPLANE_SPRITE_ABOVE_DISPLAY 0 | |
6465 | #define DISPPLANE_SPRITE_ABOVE_OVERLAY (1) | |
ed5eb1b7 JN |
6466 | #define _DSPBADDR (DISPLAY_MMIO_BASE(dev_priv) + 0x71184) |
6467 | #define _DSPBSTRIDE (DISPLAY_MMIO_BASE(dev_priv) + 0x71188) | |
6468 | #define _DSPBPOS (DISPLAY_MMIO_BASE(dev_priv) + 0x7118C) | |
6469 | #define _DSPBSIZE (DISPLAY_MMIO_BASE(dev_priv) + 0x71190) | |
6470 | #define _DSPBSURF (DISPLAY_MMIO_BASE(dev_priv) + 0x7119C) | |
6471 | #define _DSPBTILEOFF (DISPLAY_MMIO_BASE(dev_priv) + 0x711A4) | |
6472 | #define _DSPBOFFSET (DISPLAY_MMIO_BASE(dev_priv) + 0x711A4) | |
6473 | #define _DSPBSURFLIVE (DISPLAY_MMIO_BASE(dev_priv) + 0x711AC) | |
585fb111 | 6474 | |
372610f3 MC |
6475 | /* ICL DSI 0 and 1 */ |
6476 | #define _PIPEDSI0CONF 0x7b008 | |
6477 | #define _PIPEDSI1CONF 0x7b808 | |
6478 | ||
b840d907 JB |
6479 | /* Sprite A control */ |
6480 | #define _DVSACNTR 0x72180 | |
5ee8ee86 PZ |
6481 | #define DVS_ENABLE (1 << 31) |
6482 | #define DVS_GAMMA_ENABLE (1 << 30) | |
6483 | #define DVS_YUV_RANGE_CORRECTION_DISABLE (1 << 27) | |
6484 | #define DVS_PIXFORMAT_MASK (3 << 25) | |
6485 | #define DVS_FORMAT_YUV422 (0 << 25) | |
6486 | #define DVS_FORMAT_RGBX101010 (1 << 25) | |
6487 | #define DVS_FORMAT_RGBX888 (2 << 25) | |
6488 | #define DVS_FORMAT_RGBX161616 (3 << 25) | |
6489 | #define DVS_PIPE_CSC_ENABLE (1 << 24) | |
6490 | #define DVS_SOURCE_KEY (1 << 22) | |
6491 | #define DVS_RGB_ORDER_XBGR (1 << 20) | |
6492 | #define DVS_YUV_FORMAT_BT709 (1 << 18) | |
6493 | #define DVS_YUV_BYTE_ORDER_MASK (3 << 16) | |
6494 | #define DVS_YUV_ORDER_YUYV (0 << 16) | |
6495 | #define DVS_YUV_ORDER_UYVY (1 << 16) | |
6496 | #define DVS_YUV_ORDER_YVYU (2 << 16) | |
6497 | #define DVS_YUV_ORDER_VYUY (3 << 16) | |
6498 | #define DVS_ROTATE_180 (1 << 15) | |
6499 | #define DVS_DEST_KEY (1 << 2) | |
6500 | #define DVS_TRICKLE_FEED_DISABLE (1 << 14) | |
6501 | #define DVS_TILED (1 << 10) | |
b840d907 JB |
6502 | #define _DVSALINOFF 0x72184 |
6503 | #define _DVSASTRIDE 0x72188 | |
6504 | #define _DVSAPOS 0x7218c | |
6505 | #define _DVSASIZE 0x72190 | |
6506 | #define _DVSAKEYVAL 0x72194 | |
6507 | #define _DVSAKEYMSK 0x72198 | |
6508 | #define _DVSASURF 0x7219c | |
6509 | #define _DVSAKEYMAXVAL 0x721a0 | |
6510 | #define _DVSATILEOFF 0x721a4 | |
6511 | #define _DVSASURFLIVE 0x721ac | |
94e15723 | 6512 | #define _DVSAGAMC_G4X 0x721e0 /* g4x */ |
b840d907 | 6513 | #define _DVSASCALE 0x72204 |
5ee8ee86 PZ |
6514 | #define DVS_SCALE_ENABLE (1 << 31) |
6515 | #define DVS_FILTER_MASK (3 << 29) | |
6516 | #define DVS_FILTER_MEDIUM (0 << 29) | |
6517 | #define DVS_FILTER_ENHANCING (1 << 29) | |
6518 | #define DVS_FILTER_SOFTENING (2 << 29) | |
6519 | #define DVS_VERTICAL_OFFSET_HALF (1 << 28) /* must be enabled below */ | |
6520 | #define DVS_VERTICAL_OFFSET_ENABLE (1 << 27) | |
94e15723 VS |
6521 | #define _DVSAGAMC_ILK 0x72300 /* ilk/snb */ |
6522 | #define _DVSAGAMCMAX_ILK 0x72340 /* ilk/snb */ | |
b840d907 JB |
6523 | |
6524 | #define _DVSBCNTR 0x73180 | |
6525 | #define _DVSBLINOFF 0x73184 | |
6526 | #define _DVSBSTRIDE 0x73188 | |
6527 | #define _DVSBPOS 0x7318c | |
6528 | #define _DVSBSIZE 0x73190 | |
6529 | #define _DVSBKEYVAL 0x73194 | |
6530 | #define _DVSBKEYMSK 0x73198 | |
6531 | #define _DVSBSURF 0x7319c | |
6532 | #define _DVSBKEYMAXVAL 0x731a0 | |
6533 | #define _DVSBTILEOFF 0x731a4 | |
6534 | #define _DVSBSURFLIVE 0x731ac | |
94e15723 | 6535 | #define _DVSBGAMC_G4X 0x731e0 /* g4x */ |
b840d907 | 6536 | #define _DVSBSCALE 0x73204 |
94e15723 VS |
6537 | #define _DVSBGAMC_ILK 0x73300 /* ilk/snb */ |
6538 | #define _DVSBGAMCMAX_ILK 0x73340 /* ilk/snb */ | |
b840d907 | 6539 | |
f0f59a00 VS |
6540 | #define DVSCNTR(pipe) _MMIO_PIPE(pipe, _DVSACNTR, _DVSBCNTR) |
6541 | #define DVSLINOFF(pipe) _MMIO_PIPE(pipe, _DVSALINOFF, _DVSBLINOFF) | |
6542 | #define DVSSTRIDE(pipe) _MMIO_PIPE(pipe, _DVSASTRIDE, _DVSBSTRIDE) | |
6543 | #define DVSPOS(pipe) _MMIO_PIPE(pipe, _DVSAPOS, _DVSBPOS) | |
6544 | #define DVSSURF(pipe) _MMIO_PIPE(pipe, _DVSASURF, _DVSBSURF) | |
6545 | #define DVSKEYMAX(pipe) _MMIO_PIPE(pipe, _DVSAKEYMAXVAL, _DVSBKEYMAXVAL) | |
6546 | #define DVSSIZE(pipe) _MMIO_PIPE(pipe, _DVSASIZE, _DVSBSIZE) | |
6547 | #define DVSSCALE(pipe) _MMIO_PIPE(pipe, _DVSASCALE, _DVSBSCALE) | |
6548 | #define DVSTILEOFF(pipe) _MMIO_PIPE(pipe, _DVSATILEOFF, _DVSBTILEOFF) | |
6549 | #define DVSKEYVAL(pipe) _MMIO_PIPE(pipe, _DVSAKEYVAL, _DVSBKEYVAL) | |
6550 | #define DVSKEYMSK(pipe) _MMIO_PIPE(pipe, _DVSAKEYMSK, _DVSBKEYMSK) | |
6551 | #define DVSSURFLIVE(pipe) _MMIO_PIPE(pipe, _DVSASURFLIVE, _DVSBSURFLIVE) | |
94e15723 VS |
6552 | #define DVSGAMC_G4X(pipe, i) _MMIO(_PIPE(pipe, _DVSAGAMC_G4X, _DVSBGAMC_G4X) + (5 - (i)) * 4) /* 6 x u0.8 */ |
6553 | #define DVSGAMC_ILK(pipe, i) _MMIO(_PIPE(pipe, _DVSAGAMC_ILK, _DVSBGAMC_ILK) + (i) * 4) /* 16 x u0.10 */ | |
6554 | #define DVSGAMCMAX_ILK(pipe, i) _MMIO(_PIPE(pipe, _DVSAGAMCMAX_ILK, _DVSBGAMCMAX_ILK) + (i) * 4) /* 3 x u1.10 */ | |
b840d907 JB |
6555 | |
6556 | #define _SPRA_CTL 0x70280 | |
5ee8ee86 PZ |
6557 | #define SPRITE_ENABLE (1 << 31) |
6558 | #define SPRITE_GAMMA_ENABLE (1 << 30) | |
6559 | #define SPRITE_YUV_RANGE_CORRECTION_DISABLE (1 << 28) | |
6560 | #define SPRITE_PIXFORMAT_MASK (7 << 25) | |
6561 | #define SPRITE_FORMAT_YUV422 (0 << 25) | |
6562 | #define SPRITE_FORMAT_RGBX101010 (1 << 25) | |
6563 | #define SPRITE_FORMAT_RGBX888 (2 << 25) | |
6564 | #define SPRITE_FORMAT_RGBX161616 (3 << 25) | |
6565 | #define SPRITE_FORMAT_YUV444 (4 << 25) | |
6566 | #define SPRITE_FORMAT_XR_BGR101010 (5 << 25) /* Extended range */ | |
6567 | #define SPRITE_PIPE_CSC_ENABLE (1 << 24) | |
6568 | #define SPRITE_SOURCE_KEY (1 << 22) | |
6569 | #define SPRITE_RGB_ORDER_RGBX (1 << 20) /* only for 888 and 161616 */ | |
6570 | #define SPRITE_YUV_TO_RGB_CSC_DISABLE (1 << 19) | |
6571 | #define SPRITE_YUV_TO_RGB_CSC_FORMAT_BT709 (1 << 18) /* 0 is BT601 */ | |
6572 | #define SPRITE_YUV_BYTE_ORDER_MASK (3 << 16) | |
6573 | #define SPRITE_YUV_ORDER_YUYV (0 << 16) | |
6574 | #define SPRITE_YUV_ORDER_UYVY (1 << 16) | |
6575 | #define SPRITE_YUV_ORDER_YVYU (2 << 16) | |
6576 | #define SPRITE_YUV_ORDER_VYUY (3 << 16) | |
6577 | #define SPRITE_ROTATE_180 (1 << 15) | |
6578 | #define SPRITE_TRICKLE_FEED_DISABLE (1 << 14) | |
423ee8e9 | 6579 | #define SPRITE_INT_GAMMA_DISABLE (1 << 13) |
5ee8ee86 PZ |
6580 | #define SPRITE_TILED (1 << 10) |
6581 | #define SPRITE_DEST_KEY (1 << 2) | |
b840d907 JB |
6582 | #define _SPRA_LINOFF 0x70284 |
6583 | #define _SPRA_STRIDE 0x70288 | |
6584 | #define _SPRA_POS 0x7028c | |
6585 | #define _SPRA_SIZE 0x70290 | |
6586 | #define _SPRA_KEYVAL 0x70294 | |
6587 | #define _SPRA_KEYMSK 0x70298 | |
6588 | #define _SPRA_SURF 0x7029c | |
6589 | #define _SPRA_KEYMAX 0x702a0 | |
6590 | #define _SPRA_TILEOFF 0x702a4 | |
c54173a8 | 6591 | #define _SPRA_OFFSET 0x702a4 |
32ae46bf | 6592 | #define _SPRA_SURFLIVE 0x702ac |
b840d907 | 6593 | #define _SPRA_SCALE 0x70304 |
5ee8ee86 PZ |
6594 | #define SPRITE_SCALE_ENABLE (1 << 31) |
6595 | #define SPRITE_FILTER_MASK (3 << 29) | |
6596 | #define SPRITE_FILTER_MEDIUM (0 << 29) | |
6597 | #define SPRITE_FILTER_ENHANCING (1 << 29) | |
6598 | #define SPRITE_FILTER_SOFTENING (2 << 29) | |
6599 | #define SPRITE_VERTICAL_OFFSET_HALF (1 << 28) /* must be enabled below */ | |
6600 | #define SPRITE_VERTICAL_OFFSET_ENABLE (1 << 27) | |
b840d907 | 6601 | #define _SPRA_GAMC 0x70400 |
94e15723 VS |
6602 | #define _SPRA_GAMC16 0x70440 |
6603 | #define _SPRA_GAMC17 0x7044c | |
b840d907 JB |
6604 | |
6605 | #define _SPRB_CTL 0x71280 | |
6606 | #define _SPRB_LINOFF 0x71284 | |
6607 | #define _SPRB_STRIDE 0x71288 | |
6608 | #define _SPRB_POS 0x7128c | |
6609 | #define _SPRB_SIZE 0x71290 | |
6610 | #define _SPRB_KEYVAL 0x71294 | |
6611 | #define _SPRB_KEYMSK 0x71298 | |
6612 | #define _SPRB_SURF 0x7129c | |
6613 | #define _SPRB_KEYMAX 0x712a0 | |
6614 | #define _SPRB_TILEOFF 0x712a4 | |
c54173a8 | 6615 | #define _SPRB_OFFSET 0x712a4 |
32ae46bf | 6616 | #define _SPRB_SURFLIVE 0x712ac |
b840d907 JB |
6617 | #define _SPRB_SCALE 0x71304 |
6618 | #define _SPRB_GAMC 0x71400 | |
94e15723 VS |
6619 | #define _SPRB_GAMC16 0x71440 |
6620 | #define _SPRB_GAMC17 0x7144c | |
b840d907 | 6621 | |
f0f59a00 VS |
6622 | #define SPRCTL(pipe) _MMIO_PIPE(pipe, _SPRA_CTL, _SPRB_CTL) |
6623 | #define SPRLINOFF(pipe) _MMIO_PIPE(pipe, _SPRA_LINOFF, _SPRB_LINOFF) | |
6624 | #define SPRSTRIDE(pipe) _MMIO_PIPE(pipe, _SPRA_STRIDE, _SPRB_STRIDE) | |
6625 | #define SPRPOS(pipe) _MMIO_PIPE(pipe, _SPRA_POS, _SPRB_POS) | |
6626 | #define SPRSIZE(pipe) _MMIO_PIPE(pipe, _SPRA_SIZE, _SPRB_SIZE) | |
6627 | #define SPRKEYVAL(pipe) _MMIO_PIPE(pipe, _SPRA_KEYVAL, _SPRB_KEYVAL) | |
6628 | #define SPRKEYMSK(pipe) _MMIO_PIPE(pipe, _SPRA_KEYMSK, _SPRB_KEYMSK) | |
6629 | #define SPRSURF(pipe) _MMIO_PIPE(pipe, _SPRA_SURF, _SPRB_SURF) | |
6630 | #define SPRKEYMAX(pipe) _MMIO_PIPE(pipe, _SPRA_KEYMAX, _SPRB_KEYMAX) | |
6631 | #define SPRTILEOFF(pipe) _MMIO_PIPE(pipe, _SPRA_TILEOFF, _SPRB_TILEOFF) | |
6632 | #define SPROFFSET(pipe) _MMIO_PIPE(pipe, _SPRA_OFFSET, _SPRB_OFFSET) | |
6633 | #define SPRSCALE(pipe) _MMIO_PIPE(pipe, _SPRA_SCALE, _SPRB_SCALE) | |
94e15723 VS |
6634 | #define SPRGAMC(pipe, i) _MMIO(_PIPE(pipe, _SPRA_GAMC, _SPRB_GAMC) + (i) * 4) /* 16 x u0.10 */ |
6635 | #define SPRGAMC16(pipe, i) _MMIO(_PIPE(pipe, _SPRA_GAMC16, _SPRB_GAMC16) + (i) * 4) /* 3 x u1.10 */ | |
6636 | #define SPRGAMC17(pipe, i) _MMIO(_PIPE(pipe, _SPRA_GAMC17, _SPRB_GAMC17) + (i) * 4) /* 3 x u2.10 */ | |
f0f59a00 | 6637 | #define SPRSURFLIVE(pipe) _MMIO_PIPE(pipe, _SPRA_SURFLIVE, _SPRB_SURFLIVE) |
b840d907 | 6638 | |
921c3b67 | 6639 | #define _SPACNTR (VLV_DISPLAY_BASE + 0x72180) |
5ee8ee86 PZ |
6640 | #define SP_ENABLE (1 << 31) |
6641 | #define SP_GAMMA_ENABLE (1 << 30) | |
6642 | #define SP_PIXFORMAT_MASK (0xf << 26) | |
d8aa1a48 | 6643 | #define SP_FORMAT_YUV422 (0x0 << 26) |
ed94034f | 6644 | #define SP_FORMAT_8BPP (0x2 << 26) |
d8aa1a48 VS |
6645 | #define SP_FORMAT_BGR565 (0x5 << 26) |
6646 | #define SP_FORMAT_BGRX8888 (0x6 << 26) | |
6647 | #define SP_FORMAT_BGRA8888 (0x7 << 26) | |
6648 | #define SP_FORMAT_RGBX1010102 (0x8 << 26) | |
6649 | #define SP_FORMAT_RGBA1010102 (0x9 << 26) | |
6650 | #define SP_FORMAT_BGRX1010102 (0xa << 26) /* CHV pipe B */ | |
6651 | #define SP_FORMAT_BGRA1010102 (0xb << 26) /* CHV pipe B */ | |
5ee8ee86 PZ |
6652 | #define SP_FORMAT_RGBX8888 (0xe << 26) |
6653 | #define SP_FORMAT_RGBA8888 (0xf << 26) | |
6654 | #define SP_ALPHA_PREMULTIPLY (1 << 23) /* CHV pipe B */ | |
6655 | #define SP_SOURCE_KEY (1 << 22) | |
6656 | #define SP_YUV_FORMAT_BT709 (1 << 18) | |
6657 | #define SP_YUV_BYTE_ORDER_MASK (3 << 16) | |
6658 | #define SP_YUV_ORDER_YUYV (0 << 16) | |
6659 | #define SP_YUV_ORDER_UYVY (1 << 16) | |
6660 | #define SP_YUV_ORDER_YVYU (2 << 16) | |
6661 | #define SP_YUV_ORDER_VYUY (3 << 16) | |
6662 | #define SP_ROTATE_180 (1 << 15) | |
6663 | #define SP_TILED (1 << 10) | |
6664 | #define SP_MIRROR (1 << 8) /* CHV pipe B */ | |
921c3b67 VS |
6665 | #define _SPALINOFF (VLV_DISPLAY_BASE + 0x72184) |
6666 | #define _SPASTRIDE (VLV_DISPLAY_BASE + 0x72188) | |
6667 | #define _SPAPOS (VLV_DISPLAY_BASE + 0x7218c) | |
6668 | #define _SPASIZE (VLV_DISPLAY_BASE + 0x72190) | |
6669 | #define _SPAKEYMINVAL (VLV_DISPLAY_BASE + 0x72194) | |
6670 | #define _SPAKEYMSK (VLV_DISPLAY_BASE + 0x72198) | |
6671 | #define _SPASURF (VLV_DISPLAY_BASE + 0x7219c) | |
6672 | #define _SPAKEYMAXVAL (VLV_DISPLAY_BASE + 0x721a0) | |
6673 | #define _SPATILEOFF (VLV_DISPLAY_BASE + 0x721a4) | |
6674 | #define _SPACONSTALPHA (VLV_DISPLAY_BASE + 0x721a8) | |
5ee8ee86 | 6675 | #define SP_CONST_ALPHA_ENABLE (1 << 31) |
5deae919 VS |
6676 | #define _SPACLRC0 (VLV_DISPLAY_BASE + 0x721d0) |
6677 | #define SP_CONTRAST(x) ((x) << 18) /* u3.6 */ | |
6678 | #define SP_BRIGHTNESS(x) ((x) & 0xff) /* s8 */ | |
6679 | #define _SPACLRC1 (VLV_DISPLAY_BASE + 0x721d4) | |
6680 | #define SP_SH_SIN(x) (((x) & 0x7ff) << 16) /* s4.7 */ | |
6681 | #define SP_SH_COS(x) (x) /* u3.7 */ | |
94e15723 | 6682 | #define _SPAGAMC (VLV_DISPLAY_BASE + 0x721e0) |
921c3b67 VS |
6683 | |
6684 | #define _SPBCNTR (VLV_DISPLAY_BASE + 0x72280) | |
6685 | #define _SPBLINOFF (VLV_DISPLAY_BASE + 0x72284) | |
6686 | #define _SPBSTRIDE (VLV_DISPLAY_BASE + 0x72288) | |
6687 | #define _SPBPOS (VLV_DISPLAY_BASE + 0x7228c) | |
6688 | #define _SPBSIZE (VLV_DISPLAY_BASE + 0x72290) | |
6689 | #define _SPBKEYMINVAL (VLV_DISPLAY_BASE + 0x72294) | |
6690 | #define _SPBKEYMSK (VLV_DISPLAY_BASE + 0x72298) | |
6691 | #define _SPBSURF (VLV_DISPLAY_BASE + 0x7229c) | |
6692 | #define _SPBKEYMAXVAL (VLV_DISPLAY_BASE + 0x722a0) | |
6693 | #define _SPBTILEOFF (VLV_DISPLAY_BASE + 0x722a4) | |
6694 | #define _SPBCONSTALPHA (VLV_DISPLAY_BASE + 0x722a8) | |
5deae919 VS |
6695 | #define _SPBCLRC0 (VLV_DISPLAY_BASE + 0x722d0) |
6696 | #define _SPBCLRC1 (VLV_DISPLAY_BASE + 0x722d4) | |
94e15723 | 6697 | #define _SPBGAMC (VLV_DISPLAY_BASE + 0x722e0) |
7f1f3851 | 6698 | |
94e15723 VS |
6699 | #define _VLV_SPR(pipe, plane_id, reg_a, reg_b) \ |
6700 | _PIPE((pipe) * 2 + (plane_id) - PLANE_SPRITE0, (reg_a), (reg_b)) | |
83c04a62 | 6701 | #define _MMIO_VLV_SPR(pipe, plane_id, reg_a, reg_b) \ |
94e15723 | 6702 | _MMIO(_VLV_SPR((pipe), (plane_id), (reg_a), (reg_b))) |
83c04a62 VS |
6703 | |
6704 | #define SPCNTR(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPACNTR, _SPBCNTR) | |
6705 | #define SPLINOFF(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPALINOFF, _SPBLINOFF) | |
6706 | #define SPSTRIDE(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPASTRIDE, _SPBSTRIDE) | |
6707 | #define SPPOS(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPAPOS, _SPBPOS) | |
6708 | #define SPSIZE(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPASIZE, _SPBSIZE) | |
6709 | #define SPKEYMINVAL(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPAKEYMINVAL, _SPBKEYMINVAL) | |
6710 | #define SPKEYMSK(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPAKEYMSK, _SPBKEYMSK) | |
6711 | #define SPSURF(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPASURF, _SPBSURF) | |
6712 | #define SPKEYMAXVAL(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPAKEYMAXVAL, _SPBKEYMAXVAL) | |
6713 | #define SPTILEOFF(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPATILEOFF, _SPBTILEOFF) | |
6714 | #define SPCONSTALPHA(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPACONSTALPHA, _SPBCONSTALPHA) | |
5deae919 VS |
6715 | #define SPCLRC0(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPACLRC0, _SPBCLRC0) |
6716 | #define SPCLRC1(pipe, plane_id) _MMIO_VLV_SPR((pipe), (plane_id), _SPACLRC1, _SPBCLRC1) | |
94e15723 | 6717 | #define SPGAMC(pipe, plane_id, i) _MMIO(_VLV_SPR((pipe), (plane_id), _SPAGAMC, _SPBGAMC) + (5 - (i)) * 4) /* 6 x u0.10 */ |
7f1f3851 | 6718 | |
6ca2aeb2 VS |
6719 | /* |
6720 | * CHV pipe B sprite CSC | |
6721 | * | |
6722 | * |cr| |c0 c1 c2| |cr + cr_ioff| |cr_ooff| | |
6723 | * |yg| = |c3 c4 c5| x |yg + yg_ioff| + |yg_ooff| | |
6724 | * |cb| |c6 c7 c8| |cb + cr_ioff| |cb_ooff| | |
6725 | */ | |
83c04a62 VS |
6726 | #define _MMIO_CHV_SPCSC(plane_id, reg) \ |
6727 | _MMIO(VLV_DISPLAY_BASE + ((plane_id) - PLANE_SPRITE0) * 0x1000 + (reg)) | |
6728 | ||
6729 | #define SPCSCYGOFF(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d900) | |
6730 | #define SPCSCCBOFF(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d904) | |
6731 | #define SPCSCCROFF(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d908) | |
6ca2aeb2 VS |
6732 | #define SPCSC_OOFF(x) (((x) & 0x7ff) << 16) /* s11 */ |
6733 | #define SPCSC_IOFF(x) (((x) & 0x7ff) << 0) /* s11 */ | |
6734 | ||
83c04a62 VS |
6735 | #define SPCSCC01(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d90c) |
6736 | #define SPCSCC23(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d910) | |
6737 | #define SPCSCC45(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d914) | |
6738 | #define SPCSCC67(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d918) | |
6739 | #define SPCSCC8(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d91c) | |
6ca2aeb2 VS |
6740 | #define SPCSC_C1(x) (((x) & 0x7fff) << 16) /* s3.12 */ |
6741 | #define SPCSC_C0(x) (((x) & 0x7fff) << 0) /* s3.12 */ | |
6742 | ||
83c04a62 VS |
6743 | #define SPCSCYGICLAMP(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d920) |
6744 | #define SPCSCCBICLAMP(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d924) | |
6745 | #define SPCSCCRICLAMP(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d928) | |
6ca2aeb2 VS |
6746 | #define SPCSC_IMAX(x) (((x) & 0x7ff) << 16) /* s11 */ |
6747 | #define SPCSC_IMIN(x) (((x) & 0x7ff) << 0) /* s11 */ | |
6748 | ||
83c04a62 VS |
6749 | #define SPCSCYGOCLAMP(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d92c) |
6750 | #define SPCSCCBOCLAMP(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d930) | |
6751 | #define SPCSCCROCLAMP(plane_id) _MMIO_CHV_SPCSC(plane_id, 0x6d934) | |
6ca2aeb2 VS |
6752 | #define SPCSC_OMAX(x) ((x) << 16) /* u10 */ |
6753 | #define SPCSC_OMIN(x) ((x) << 0) /* u10 */ | |
6754 | ||
70d21f0e DL |
6755 | /* Skylake plane registers */ |
6756 | ||
6757 | #define _PLANE_CTL_1_A 0x70180 | |
6758 | #define _PLANE_CTL_2_A 0x70280 | |
6759 | #define _PLANE_CTL_3_A 0x70380 | |
6760 | #define PLANE_CTL_ENABLE (1 << 31) | |
4036c78c | 6761 | #define PLANE_CTL_PIPE_GAMMA_ENABLE (1 << 30) /* Pre-GLK */ |
c8624ede | 6762 | #define PLANE_CTL_YUV_RANGE_CORRECTION_DISABLE (1 << 28) |
b5972776 JA |
6763 | /* |
6764 | * ICL+ uses the same PLANE_CTL_FORMAT bits, but the field definition | |
6765 | * expanded to include bit 23 as well. However, the shift-24 based values | |
6766 | * correctly map to the same formats in ICL, as long as bit 23 is set to 0 | |
6767 | */ | |
70d21f0e | 6768 | #define PLANE_CTL_FORMAT_MASK (0xf << 24) |
5ee8ee86 PZ |
6769 | #define PLANE_CTL_FORMAT_YUV422 (0 << 24) |
6770 | #define PLANE_CTL_FORMAT_NV12 (1 << 24) | |
6771 | #define PLANE_CTL_FORMAT_XRGB_2101010 (2 << 24) | |
e1312211 | 6772 | #define PLANE_CTL_FORMAT_P010 (3 << 24) |
5ee8ee86 | 6773 | #define PLANE_CTL_FORMAT_XRGB_8888 (4 << 24) |
e1312211 | 6774 | #define PLANE_CTL_FORMAT_P012 (5 << 24) |
5ee8ee86 | 6775 | #define PLANE_CTL_FORMAT_XRGB_16161616F (6 << 24) |
e1312211 | 6776 | #define PLANE_CTL_FORMAT_P016 (7 << 24) |
5ee8ee86 PZ |
6777 | #define PLANE_CTL_FORMAT_AYUV (8 << 24) |
6778 | #define PLANE_CTL_FORMAT_INDEXED (12 << 24) | |
6779 | #define PLANE_CTL_FORMAT_RGB_565 (14 << 24) | |
b5972776 | 6780 | #define ICL_PLANE_CTL_FORMAT_MASK (0x1f << 23) |
4036c78c | 6781 | #define PLANE_CTL_PIPE_CSC_ENABLE (1 << 23) /* Pre-GLK */ |
696fa001 SS |
6782 | #define PLANE_CTL_FORMAT_Y210 (1 << 23) |
6783 | #define PLANE_CTL_FORMAT_Y212 (3 << 23) | |
6784 | #define PLANE_CTL_FORMAT_Y216 (5 << 23) | |
6785 | #define PLANE_CTL_FORMAT_Y410 (7 << 23) | |
6786 | #define PLANE_CTL_FORMAT_Y412 (9 << 23) | |
6787 | #define PLANE_CTL_FORMAT_Y416 (0xb << 23) | |
dc2a41b4 | 6788 | #define PLANE_CTL_KEY_ENABLE_MASK (0x3 << 21) |
5ee8ee86 PZ |
6789 | #define PLANE_CTL_KEY_ENABLE_SOURCE (1 << 21) |
6790 | #define PLANE_CTL_KEY_ENABLE_DESTINATION (2 << 21) | |
70d21f0e DL |
6791 | #define PLANE_CTL_ORDER_BGRX (0 << 20) |
6792 | #define PLANE_CTL_ORDER_RGBX (1 << 20) | |
1e364f90 | 6793 | #define PLANE_CTL_YUV420_Y_PLANE (1 << 19) |
b0f5c0ba | 6794 | #define PLANE_CTL_YUV_TO_RGB_CSC_FORMAT_BT709 (1 << 18) |
70d21f0e | 6795 | #define PLANE_CTL_YUV422_ORDER_MASK (0x3 << 16) |
5ee8ee86 PZ |
6796 | #define PLANE_CTL_YUV422_YUYV (0 << 16) |
6797 | #define PLANE_CTL_YUV422_UYVY (1 << 16) | |
6798 | #define PLANE_CTL_YUV422_YVYU (2 << 16) | |
6799 | #define PLANE_CTL_YUV422_VYUY (3 << 16) | |
53867b46 | 6800 | #define PLANE_CTL_RENDER_DECOMPRESSION_ENABLE (1 << 15) |
70d21f0e | 6801 | #define PLANE_CTL_TRICKLE_FEED_DISABLE (1 << 14) |
4036c78c | 6802 | #define PLANE_CTL_PLANE_GAMMA_DISABLE (1 << 13) /* Pre-GLK */ |
70d21f0e | 6803 | #define PLANE_CTL_TILED_MASK (0x7 << 10) |
5ee8ee86 PZ |
6804 | #define PLANE_CTL_TILED_LINEAR (0 << 10) |
6805 | #define PLANE_CTL_TILED_X (1 << 10) | |
6806 | #define PLANE_CTL_TILED_Y (4 << 10) | |
6807 | #define PLANE_CTL_TILED_YF (5 << 10) | |
6808 | #define PLANE_CTL_FLIP_HORIZONTAL (1 << 8) | |
4036c78c | 6809 | #define PLANE_CTL_ALPHA_MASK (0x3 << 4) /* Pre-GLK */ |
5ee8ee86 PZ |
6810 | #define PLANE_CTL_ALPHA_DISABLE (0 << 4) |
6811 | #define PLANE_CTL_ALPHA_SW_PREMULTIPLY (2 << 4) | |
6812 | #define PLANE_CTL_ALPHA_HW_PREMULTIPLY (3 << 4) | |
1447dde0 SJ |
6813 | #define PLANE_CTL_ROTATE_MASK 0x3 |
6814 | #define PLANE_CTL_ROTATE_0 0x0 | |
3b7a5119 | 6815 | #define PLANE_CTL_ROTATE_90 0x1 |
1447dde0 | 6816 | #define PLANE_CTL_ROTATE_180 0x2 |
3b7a5119 | 6817 | #define PLANE_CTL_ROTATE_270 0x3 |
70d21f0e DL |
6818 | #define _PLANE_STRIDE_1_A 0x70188 |
6819 | #define _PLANE_STRIDE_2_A 0x70288 | |
6820 | #define _PLANE_STRIDE_3_A 0x70388 | |
6821 | #define _PLANE_POS_1_A 0x7018c | |
6822 | #define _PLANE_POS_2_A 0x7028c | |
6823 | #define _PLANE_POS_3_A 0x7038c | |
6824 | #define _PLANE_SIZE_1_A 0x70190 | |
6825 | #define _PLANE_SIZE_2_A 0x70290 | |
6826 | #define _PLANE_SIZE_3_A 0x70390 | |
6827 | #define _PLANE_SURF_1_A 0x7019c | |
6828 | #define _PLANE_SURF_2_A 0x7029c | |
6829 | #define _PLANE_SURF_3_A 0x7039c | |
6830 | #define _PLANE_OFFSET_1_A 0x701a4 | |
6831 | #define _PLANE_OFFSET_2_A 0x702a4 | |
6832 | #define _PLANE_OFFSET_3_A 0x703a4 | |
dc2a41b4 DL |
6833 | #define _PLANE_KEYVAL_1_A 0x70194 |
6834 | #define _PLANE_KEYVAL_2_A 0x70294 | |
6835 | #define _PLANE_KEYMSK_1_A 0x70198 | |
6836 | #define _PLANE_KEYMSK_2_A 0x70298 | |
b2081525 | 6837 | #define PLANE_KEYMSK_ALPHA_ENABLE (1 << 31) |
dc2a41b4 DL |
6838 | #define _PLANE_KEYMAX_1_A 0x701a0 |
6839 | #define _PLANE_KEYMAX_2_A 0x702a0 | |
7b012bd6 | 6840 | #define PLANE_KEYMAX_ALPHA(a) ((a) << 24) |
2e2adb05 VS |
6841 | #define _PLANE_AUX_DIST_1_A 0x701c0 |
6842 | #define _PLANE_AUX_DIST_2_A 0x702c0 | |
6843 | #define _PLANE_AUX_OFFSET_1_A 0x701c4 | |
6844 | #define _PLANE_AUX_OFFSET_2_A 0x702c4 | |
cb2458ba ML |
6845 | #define _PLANE_CUS_CTL_1_A 0x701c8 |
6846 | #define _PLANE_CUS_CTL_2_A 0x702c8 | |
6847 | #define PLANE_CUS_ENABLE (1 << 31) | |
6848 | #define PLANE_CUS_PLANE_6 (0 << 30) | |
6849 | #define PLANE_CUS_PLANE_7 (1 << 30) | |
6850 | #define PLANE_CUS_HPHASE_SIGN_NEGATIVE (1 << 19) | |
6851 | #define PLANE_CUS_HPHASE_0 (0 << 16) | |
6852 | #define PLANE_CUS_HPHASE_0_25 (1 << 16) | |
6853 | #define PLANE_CUS_HPHASE_0_5 (2 << 16) | |
6854 | #define PLANE_CUS_VPHASE_SIGN_NEGATIVE (1 << 15) | |
6855 | #define PLANE_CUS_VPHASE_0 (0 << 12) | |
6856 | #define PLANE_CUS_VPHASE_0_25 (1 << 12) | |
6857 | #define PLANE_CUS_VPHASE_0_5 (2 << 12) | |
47f9ea8b ACO |
6858 | #define _PLANE_COLOR_CTL_1_A 0x701CC /* GLK+ */ |
6859 | #define _PLANE_COLOR_CTL_2_A 0x702CC /* GLK+ */ | |
6860 | #define _PLANE_COLOR_CTL_3_A 0x703CC /* GLK+ */ | |
077ef1f0 | 6861 | #define PLANE_COLOR_PIPE_GAMMA_ENABLE (1 << 30) /* Pre-ICL */ |
c8624ede | 6862 | #define PLANE_COLOR_YUV_RANGE_CORRECTION_DISABLE (1 << 28) |
6a255da7 | 6863 | #define PLANE_COLOR_INPUT_CSC_ENABLE (1 << 20) /* ICL+ */ |
077ef1f0 | 6864 | #define PLANE_COLOR_PIPE_CSC_ENABLE (1 << 23) /* Pre-ICL */ |
38f24f21 VS |
6865 | #define PLANE_COLOR_CSC_MODE_BYPASS (0 << 17) |
6866 | #define PLANE_COLOR_CSC_MODE_YUV601_TO_RGB709 (1 << 17) | |
6867 | #define PLANE_COLOR_CSC_MODE_YUV709_TO_RGB709 (2 << 17) | |
6868 | #define PLANE_COLOR_CSC_MODE_YUV2020_TO_RGB2020 (3 << 17) | |
6869 | #define PLANE_COLOR_CSC_MODE_RGB709_TO_RGB2020 (4 << 17) | |
47f9ea8b | 6870 | #define PLANE_COLOR_PLANE_GAMMA_DISABLE (1 << 13) |
4036c78c JA |
6871 | #define PLANE_COLOR_ALPHA_MASK (0x3 << 4) |
6872 | #define PLANE_COLOR_ALPHA_DISABLE (0 << 4) | |
6873 | #define PLANE_COLOR_ALPHA_SW_PREMULTIPLY (2 << 4) | |
6874 | #define PLANE_COLOR_ALPHA_HW_PREMULTIPLY (3 << 4) | |
8211bd5b DL |
6875 | #define _PLANE_BUF_CFG_1_A 0x7027c |
6876 | #define _PLANE_BUF_CFG_2_A 0x7037c | |
2cd601c6 CK |
6877 | #define _PLANE_NV12_BUF_CFG_1_A 0x70278 |
6878 | #define _PLANE_NV12_BUF_CFG_2_A 0x70378 | |
70d21f0e | 6879 | |
6a255da7 US |
6880 | /* Input CSC Register Definitions */ |
6881 | #define _PLANE_INPUT_CSC_RY_GY_1_A 0x701E0 | |
6882 | #define _PLANE_INPUT_CSC_RY_GY_2_A 0x702E0 | |
6883 | ||
6884 | #define _PLANE_INPUT_CSC_RY_GY_1_B 0x711E0 | |
6885 | #define _PLANE_INPUT_CSC_RY_GY_2_B 0x712E0 | |
6886 | ||
6887 | #define _PLANE_INPUT_CSC_RY_GY_1(pipe) \ | |
6888 | _PIPE(pipe, _PLANE_INPUT_CSC_RY_GY_1_A, \ | |
6889 | _PLANE_INPUT_CSC_RY_GY_1_B) | |
6890 | #define _PLANE_INPUT_CSC_RY_GY_2(pipe) \ | |
6891 | _PIPE(pipe, _PLANE_INPUT_CSC_RY_GY_2_A, \ | |
6892 | _PLANE_INPUT_CSC_RY_GY_2_B) | |
6893 | ||
6894 | #define PLANE_INPUT_CSC_COEFF(pipe, plane, index) \ | |
6895 | _MMIO_PLANE(plane, _PLANE_INPUT_CSC_RY_GY_1(pipe) + (index) * 4, \ | |
6896 | _PLANE_INPUT_CSC_RY_GY_2(pipe) + (index) * 4) | |
6897 | ||
6898 | #define _PLANE_INPUT_CSC_PREOFF_HI_1_A 0x701F8 | |
6899 | #define _PLANE_INPUT_CSC_PREOFF_HI_2_A 0x702F8 | |
6900 | ||
6901 | #define _PLANE_INPUT_CSC_PREOFF_HI_1_B 0x711F8 | |
6902 | #define _PLANE_INPUT_CSC_PREOFF_HI_2_B 0x712F8 | |
6903 | ||
6904 | #define _PLANE_INPUT_CSC_PREOFF_HI_1(pipe) \ | |
6905 | _PIPE(pipe, _PLANE_INPUT_CSC_PREOFF_HI_1_A, \ | |
6906 | _PLANE_INPUT_CSC_PREOFF_HI_1_B) | |
6907 | #define _PLANE_INPUT_CSC_PREOFF_HI_2(pipe) \ | |
6908 | _PIPE(pipe, _PLANE_INPUT_CSC_PREOFF_HI_2_A, \ | |
6909 | _PLANE_INPUT_CSC_PREOFF_HI_2_B) | |
6910 | #define PLANE_INPUT_CSC_PREOFF(pipe, plane, index) \ | |
6911 | _MMIO_PLANE(plane, _PLANE_INPUT_CSC_PREOFF_HI_1(pipe) + (index) * 4, \ | |
6912 | _PLANE_INPUT_CSC_PREOFF_HI_2(pipe) + (index) * 4) | |
6913 | ||
6914 | #define _PLANE_INPUT_CSC_POSTOFF_HI_1_A 0x70204 | |
6915 | #define _PLANE_INPUT_CSC_POSTOFF_HI_2_A 0x70304 | |
6916 | ||
6917 | #define _PLANE_INPUT_CSC_POSTOFF_HI_1_B 0x71204 | |
6918 | #define _PLANE_INPUT_CSC_POSTOFF_HI_2_B 0x71304 | |
6919 | ||
6920 | #define _PLANE_INPUT_CSC_POSTOFF_HI_1(pipe) \ | |
6921 | _PIPE(pipe, _PLANE_INPUT_CSC_POSTOFF_HI_1_A, \ | |
6922 | _PLANE_INPUT_CSC_POSTOFF_HI_1_B) | |
6923 | #define _PLANE_INPUT_CSC_POSTOFF_HI_2(pipe) \ | |
6924 | _PIPE(pipe, _PLANE_INPUT_CSC_POSTOFF_HI_2_A, \ | |
6925 | _PLANE_INPUT_CSC_POSTOFF_HI_2_B) | |
6926 | #define PLANE_INPUT_CSC_POSTOFF(pipe, plane, index) \ | |
6927 | _MMIO_PLANE(plane, _PLANE_INPUT_CSC_POSTOFF_HI_1(pipe) + (index) * 4, \ | |
6928 | _PLANE_INPUT_CSC_POSTOFF_HI_2(pipe) + (index) * 4) | |
47f9ea8b | 6929 | |
70d21f0e DL |
6930 | #define _PLANE_CTL_1_B 0x71180 |
6931 | #define _PLANE_CTL_2_B 0x71280 | |
6932 | #define _PLANE_CTL_3_B 0x71380 | |
6933 | #define _PLANE_CTL_1(pipe) _PIPE(pipe, _PLANE_CTL_1_A, _PLANE_CTL_1_B) | |
6934 | #define _PLANE_CTL_2(pipe) _PIPE(pipe, _PLANE_CTL_2_A, _PLANE_CTL_2_B) | |
6935 | #define _PLANE_CTL_3(pipe) _PIPE(pipe, _PLANE_CTL_3_A, _PLANE_CTL_3_B) | |
6936 | #define PLANE_CTL(pipe, plane) \ | |
f0f59a00 | 6937 | _MMIO_PLANE(plane, _PLANE_CTL_1(pipe), _PLANE_CTL_2(pipe)) |
70d21f0e DL |
6938 | |
6939 | #define _PLANE_STRIDE_1_B 0x71188 | |
6940 | #define _PLANE_STRIDE_2_B 0x71288 | |
6941 | #define _PLANE_STRIDE_3_B 0x71388 | |
6942 | #define _PLANE_STRIDE_1(pipe) \ | |
6943 | _PIPE(pipe, _PLANE_STRIDE_1_A, _PLANE_STRIDE_1_B) | |
6944 | #define _PLANE_STRIDE_2(pipe) \ | |
6945 | _PIPE(pipe, _PLANE_STRIDE_2_A, _PLANE_STRIDE_2_B) | |
6946 | #define _PLANE_STRIDE_3(pipe) \ | |
6947 | _PIPE(pipe, _PLANE_STRIDE_3_A, _PLANE_STRIDE_3_B) | |
6948 | #define PLANE_STRIDE(pipe, plane) \ | |
f0f59a00 | 6949 | _MMIO_PLANE(plane, _PLANE_STRIDE_1(pipe), _PLANE_STRIDE_2(pipe)) |
70d21f0e DL |
6950 | |
6951 | #define _PLANE_POS_1_B 0x7118c | |
6952 | #define _PLANE_POS_2_B 0x7128c | |
6953 | #define _PLANE_POS_3_B 0x7138c | |
6954 | #define _PLANE_POS_1(pipe) _PIPE(pipe, _PLANE_POS_1_A, _PLANE_POS_1_B) | |
6955 | #define _PLANE_POS_2(pipe) _PIPE(pipe, _PLANE_POS_2_A, _PLANE_POS_2_B) | |
6956 | #define _PLANE_POS_3(pipe) _PIPE(pipe, _PLANE_POS_3_A, _PLANE_POS_3_B) | |
6957 | #define PLANE_POS(pipe, plane) \ | |
f0f59a00 | 6958 | _MMIO_PLANE(plane, _PLANE_POS_1(pipe), _PLANE_POS_2(pipe)) |
70d21f0e DL |
6959 | |
6960 | #define _PLANE_SIZE_1_B 0x71190 | |
6961 | #define _PLANE_SIZE_2_B 0x71290 | |
6962 | #define _PLANE_SIZE_3_B 0x71390 | |
6963 | #define _PLANE_SIZE_1(pipe) _PIPE(pipe, _PLANE_SIZE_1_A, _PLANE_SIZE_1_B) | |
6964 | #define _PLANE_SIZE_2(pipe) _PIPE(pipe, _PLANE_SIZE_2_A, _PLANE_SIZE_2_B) | |
6965 | #define _PLANE_SIZE_3(pipe) _PIPE(pipe, _PLANE_SIZE_3_A, _PLANE_SIZE_3_B) | |
6966 | #define PLANE_SIZE(pipe, plane) \ | |
f0f59a00 | 6967 | _MMIO_PLANE(plane, _PLANE_SIZE_1(pipe), _PLANE_SIZE_2(pipe)) |
70d21f0e DL |
6968 | |
6969 | #define _PLANE_SURF_1_B 0x7119c | |
6970 | #define _PLANE_SURF_2_B 0x7129c | |
6971 | #define _PLANE_SURF_3_B 0x7139c | |
6972 | #define _PLANE_SURF_1(pipe) _PIPE(pipe, _PLANE_SURF_1_A, _PLANE_SURF_1_B) | |
6973 | #define _PLANE_SURF_2(pipe) _PIPE(pipe, _PLANE_SURF_2_A, _PLANE_SURF_2_B) | |
6974 | #define _PLANE_SURF_3(pipe) _PIPE(pipe, _PLANE_SURF_3_A, _PLANE_SURF_3_B) | |
6975 | #define PLANE_SURF(pipe, plane) \ | |
f0f59a00 | 6976 | _MMIO_PLANE(plane, _PLANE_SURF_1(pipe), _PLANE_SURF_2(pipe)) |
70d21f0e DL |
6977 | |
6978 | #define _PLANE_OFFSET_1_B 0x711a4 | |
6979 | #define _PLANE_OFFSET_2_B 0x712a4 | |
6980 | #define _PLANE_OFFSET_1(pipe) _PIPE(pipe, _PLANE_OFFSET_1_A, _PLANE_OFFSET_1_B) | |
6981 | #define _PLANE_OFFSET_2(pipe) _PIPE(pipe, _PLANE_OFFSET_2_A, _PLANE_OFFSET_2_B) | |
6982 | #define PLANE_OFFSET(pipe, plane) \ | |
f0f59a00 | 6983 | _MMIO_PLANE(plane, _PLANE_OFFSET_1(pipe), _PLANE_OFFSET_2(pipe)) |
70d21f0e | 6984 | |
dc2a41b4 DL |
6985 | #define _PLANE_KEYVAL_1_B 0x71194 |
6986 | #define _PLANE_KEYVAL_2_B 0x71294 | |
6987 | #define _PLANE_KEYVAL_1(pipe) _PIPE(pipe, _PLANE_KEYVAL_1_A, _PLANE_KEYVAL_1_B) | |
6988 | #define _PLANE_KEYVAL_2(pipe) _PIPE(pipe, _PLANE_KEYVAL_2_A, _PLANE_KEYVAL_2_B) | |
6989 | #define PLANE_KEYVAL(pipe, plane) \ | |
f0f59a00 | 6990 | _MMIO_PLANE(plane, _PLANE_KEYVAL_1(pipe), _PLANE_KEYVAL_2(pipe)) |
dc2a41b4 DL |
6991 | |
6992 | #define _PLANE_KEYMSK_1_B 0x71198 | |
6993 | #define _PLANE_KEYMSK_2_B 0x71298 | |
6994 | #define _PLANE_KEYMSK_1(pipe) _PIPE(pipe, _PLANE_KEYMSK_1_A, _PLANE_KEYMSK_1_B) | |
6995 | #define _PLANE_KEYMSK_2(pipe) _PIPE(pipe, _PLANE_KEYMSK_2_A, _PLANE_KEYMSK_2_B) | |
6996 | #define PLANE_KEYMSK(pipe, plane) \ | |
f0f59a00 | 6997 | _MMIO_PLANE(plane, _PLANE_KEYMSK_1(pipe), _PLANE_KEYMSK_2(pipe)) |
dc2a41b4 DL |
6998 | |
6999 | #define _PLANE_KEYMAX_1_B 0x711a0 | |
7000 | #define _PLANE_KEYMAX_2_B 0x712a0 | |
7001 | #define _PLANE_KEYMAX_1(pipe) _PIPE(pipe, _PLANE_KEYMAX_1_A, _PLANE_KEYMAX_1_B) | |
7002 | #define _PLANE_KEYMAX_2(pipe) _PIPE(pipe, _PLANE_KEYMAX_2_A, _PLANE_KEYMAX_2_B) | |
7003 | #define PLANE_KEYMAX(pipe, plane) \ | |
f0f59a00 | 7004 | _MMIO_PLANE(plane, _PLANE_KEYMAX_1(pipe), _PLANE_KEYMAX_2(pipe)) |
dc2a41b4 | 7005 | |
8211bd5b DL |
7006 | #define _PLANE_BUF_CFG_1_B 0x7127c |
7007 | #define _PLANE_BUF_CFG_2_B 0x7137c | |
d7e449a8 | 7008 | #define DDB_ENTRY_MASK 0x7FF /* skl+: 10 bits, icl+ 11 bits */ |
37cde11b | 7009 | #define DDB_ENTRY_END_SHIFT 16 |
8211bd5b DL |
7010 | #define _PLANE_BUF_CFG_1(pipe) \ |
7011 | _PIPE(pipe, _PLANE_BUF_CFG_1_A, _PLANE_BUF_CFG_1_B) | |
7012 | #define _PLANE_BUF_CFG_2(pipe) \ | |
7013 | _PIPE(pipe, _PLANE_BUF_CFG_2_A, _PLANE_BUF_CFG_2_B) | |
7014 | #define PLANE_BUF_CFG(pipe, plane) \ | |
f0f59a00 | 7015 | _MMIO_PLANE(plane, _PLANE_BUF_CFG_1(pipe), _PLANE_BUF_CFG_2(pipe)) |
8211bd5b | 7016 | |
2cd601c6 CK |
7017 | #define _PLANE_NV12_BUF_CFG_1_B 0x71278 |
7018 | #define _PLANE_NV12_BUF_CFG_2_B 0x71378 | |
7019 | #define _PLANE_NV12_BUF_CFG_1(pipe) \ | |
7020 | _PIPE(pipe, _PLANE_NV12_BUF_CFG_1_A, _PLANE_NV12_BUF_CFG_1_B) | |
7021 | #define _PLANE_NV12_BUF_CFG_2(pipe) \ | |
7022 | _PIPE(pipe, _PLANE_NV12_BUF_CFG_2_A, _PLANE_NV12_BUF_CFG_2_B) | |
7023 | #define PLANE_NV12_BUF_CFG(pipe, plane) \ | |
f0f59a00 | 7024 | _MMIO_PLANE(plane, _PLANE_NV12_BUF_CFG_1(pipe), _PLANE_NV12_BUF_CFG_2(pipe)) |
2cd601c6 | 7025 | |
2e2adb05 VS |
7026 | #define _PLANE_AUX_DIST_1_B 0x711c0 |
7027 | #define _PLANE_AUX_DIST_2_B 0x712c0 | |
7028 | #define _PLANE_AUX_DIST_1(pipe) \ | |
7029 | _PIPE(pipe, _PLANE_AUX_DIST_1_A, _PLANE_AUX_DIST_1_B) | |
7030 | #define _PLANE_AUX_DIST_2(pipe) \ | |
7031 | _PIPE(pipe, _PLANE_AUX_DIST_2_A, _PLANE_AUX_DIST_2_B) | |
7032 | #define PLANE_AUX_DIST(pipe, plane) \ | |
7033 | _MMIO_PLANE(plane, _PLANE_AUX_DIST_1(pipe), _PLANE_AUX_DIST_2(pipe)) | |
7034 | ||
7035 | #define _PLANE_AUX_OFFSET_1_B 0x711c4 | |
7036 | #define _PLANE_AUX_OFFSET_2_B 0x712c4 | |
7037 | #define _PLANE_AUX_OFFSET_1(pipe) \ | |
7038 | _PIPE(pipe, _PLANE_AUX_OFFSET_1_A, _PLANE_AUX_OFFSET_1_B) | |
7039 | #define _PLANE_AUX_OFFSET_2(pipe) \ | |
7040 | _PIPE(pipe, _PLANE_AUX_OFFSET_2_A, _PLANE_AUX_OFFSET_2_B) | |
7041 | #define PLANE_AUX_OFFSET(pipe, plane) \ | |
7042 | _MMIO_PLANE(plane, _PLANE_AUX_OFFSET_1(pipe), _PLANE_AUX_OFFSET_2(pipe)) | |
7043 | ||
cb2458ba ML |
7044 | #define _PLANE_CUS_CTL_1_B 0x711c8 |
7045 | #define _PLANE_CUS_CTL_2_B 0x712c8 | |
7046 | #define _PLANE_CUS_CTL_1(pipe) \ | |
7047 | _PIPE(pipe, _PLANE_CUS_CTL_1_A, _PLANE_CUS_CTL_1_B) | |
7048 | #define _PLANE_CUS_CTL_2(pipe) \ | |
7049 | _PIPE(pipe, _PLANE_CUS_CTL_2_A, _PLANE_CUS_CTL_2_B) | |
7050 | #define PLANE_CUS_CTL(pipe, plane) \ | |
7051 | _MMIO_PLANE(plane, _PLANE_CUS_CTL_1(pipe), _PLANE_CUS_CTL_2(pipe)) | |
7052 | ||
47f9ea8b ACO |
7053 | #define _PLANE_COLOR_CTL_1_B 0x711CC |
7054 | #define _PLANE_COLOR_CTL_2_B 0x712CC | |
7055 | #define _PLANE_COLOR_CTL_3_B 0x713CC | |
7056 | #define _PLANE_COLOR_CTL_1(pipe) \ | |
7057 | _PIPE(pipe, _PLANE_COLOR_CTL_1_A, _PLANE_COLOR_CTL_1_B) | |
7058 | #define _PLANE_COLOR_CTL_2(pipe) \ | |
7059 | _PIPE(pipe, _PLANE_COLOR_CTL_2_A, _PLANE_COLOR_CTL_2_B) | |
7060 | #define PLANE_COLOR_CTL(pipe, plane) \ | |
7061 | _MMIO_PLANE(plane, _PLANE_COLOR_CTL_1(pipe), _PLANE_COLOR_CTL_2(pipe)) | |
7062 | ||
7063 | #/* SKL new cursor registers */ | |
8211bd5b DL |
7064 | #define _CUR_BUF_CFG_A 0x7017c |
7065 | #define _CUR_BUF_CFG_B 0x7117c | |
f0f59a00 | 7066 | #define CUR_BUF_CFG(pipe) _MMIO_PIPE(pipe, _CUR_BUF_CFG_A, _CUR_BUF_CFG_B) |
8211bd5b | 7067 | |
585fb111 | 7068 | /* VBIOS regs */ |
f0f59a00 | 7069 | #define VGACNTRL _MMIO(0x71400) |
585fb111 JB |
7070 | # define VGA_DISP_DISABLE (1 << 31) |
7071 | # define VGA_2X_MODE (1 << 30) | |
7072 | # define VGA_PIPE_B_SELECT (1 << 29) | |
7073 | ||
f0f59a00 | 7074 | #define VLV_VGACNTRL _MMIO(VLV_DISPLAY_BASE + 0x71400) |
766aa1c4 | 7075 | |
f2b115e6 | 7076 | /* Ironlake */ |
b9055052 | 7077 | |
f0f59a00 | 7078 | #define CPU_VGACNTRL _MMIO(0x41000) |
b9055052 | 7079 | |
f0f59a00 | 7080 | #define DIGITAL_PORT_HOTPLUG_CNTRL _MMIO(0x44030) |
40bfd7a3 VS |
7081 | #define DIGITAL_PORTA_HOTPLUG_ENABLE (1 << 4) |
7082 | #define DIGITAL_PORTA_PULSE_DURATION_2ms (0 << 2) /* pre-HSW */ | |
7083 | #define DIGITAL_PORTA_PULSE_DURATION_4_5ms (1 << 2) /* pre-HSW */ | |
7084 | #define DIGITAL_PORTA_PULSE_DURATION_6ms (2 << 2) /* pre-HSW */ | |
7085 | #define DIGITAL_PORTA_PULSE_DURATION_100ms (3 << 2) /* pre-HSW */ | |
7086 | #define DIGITAL_PORTA_PULSE_DURATION_MASK (3 << 2) /* pre-HSW */ | |
7087 | #define DIGITAL_PORTA_HOTPLUG_STATUS_MASK (3 << 0) | |
7088 | #define DIGITAL_PORTA_HOTPLUG_NO_DETECT (0 << 0) | |
7089 | #define DIGITAL_PORTA_HOTPLUG_SHORT_DETECT (1 << 0) | |
7090 | #define DIGITAL_PORTA_HOTPLUG_LONG_DETECT (2 << 0) | |
b9055052 ZW |
7091 | |
7092 | /* refresh rate hardware control */ | |
f0f59a00 | 7093 | #define RR_HW_CTL _MMIO(0x45300) |
b9055052 ZW |
7094 | #define RR_HW_LOW_POWER_FRAMES_MASK 0xff |
7095 | #define RR_HW_HIGH_POWER_FRAMES_MASK 0xff00 | |
7096 | ||
f0f59a00 | 7097 | #define FDI_PLL_BIOS_0 _MMIO(0x46000) |
021357ac | 7098 | #define FDI_PLL_FB_CLOCK_MASK 0xff |
f0f59a00 VS |
7099 | #define FDI_PLL_BIOS_1 _MMIO(0x46004) |
7100 | #define FDI_PLL_BIOS_2 _MMIO(0x46008) | |
7101 | #define DISPLAY_PORT_PLL_BIOS_0 _MMIO(0x4600c) | |
7102 | #define DISPLAY_PORT_PLL_BIOS_1 _MMIO(0x46010) | |
7103 | #define DISPLAY_PORT_PLL_BIOS_2 _MMIO(0x46014) | |
b9055052 | 7104 | |
f0f59a00 | 7105 | #define PCH_3DCGDIS0 _MMIO(0x46020) |
8956c8bb EA |
7106 | # define MARIUNIT_CLOCK_GATE_DISABLE (1 << 18) |
7107 | # define SVSMUNIT_CLOCK_GATE_DISABLE (1 << 1) | |
7108 | ||
f0f59a00 | 7109 | #define PCH_3DCGDIS1 _MMIO(0x46024) |
06f37751 EA |
7110 | # define VFMUNIT_CLOCK_GATE_DISABLE (1 << 11) |
7111 | ||
f0f59a00 | 7112 | #define FDI_PLL_FREQ_CTL _MMIO(0x46030) |
5ee8ee86 | 7113 | #define FDI_PLL_FREQ_CHANGE_REQUEST (1 << 24) |
b9055052 ZW |
7114 | #define FDI_PLL_FREQ_LOCK_LIMIT_MASK 0xfff00 |
7115 | #define FDI_PLL_FREQ_DISABLE_COUNT_LIMIT_MASK 0xff | |
7116 | ||
7117 | ||
a57c774a | 7118 | #define _PIPEA_DATA_M1 0x60030 |
5eddb70b | 7119 | #define PIPE_DATA_M1_OFFSET 0 |
a57c774a | 7120 | #define _PIPEA_DATA_N1 0x60034 |
5eddb70b | 7121 | #define PIPE_DATA_N1_OFFSET 0 |
b9055052 | 7122 | |
a57c774a | 7123 | #define _PIPEA_DATA_M2 0x60038 |
5eddb70b | 7124 | #define PIPE_DATA_M2_OFFSET 0 |
a57c774a | 7125 | #define _PIPEA_DATA_N2 0x6003c |
5eddb70b | 7126 | #define PIPE_DATA_N2_OFFSET 0 |
b9055052 | 7127 | |
a57c774a | 7128 | #define _PIPEA_LINK_M1 0x60040 |
5eddb70b | 7129 | #define PIPE_LINK_M1_OFFSET 0 |
a57c774a | 7130 | #define _PIPEA_LINK_N1 0x60044 |
5eddb70b | 7131 | #define PIPE_LINK_N1_OFFSET 0 |
b9055052 | 7132 | |
a57c774a | 7133 | #define _PIPEA_LINK_M2 0x60048 |
5eddb70b | 7134 | #define PIPE_LINK_M2_OFFSET 0 |
a57c774a | 7135 | #define _PIPEA_LINK_N2 0x6004c |
5eddb70b | 7136 | #define PIPE_LINK_N2_OFFSET 0 |
b9055052 ZW |
7137 | |
7138 | /* PIPEB timing regs are same start from 0x61000 */ | |
7139 | ||
a57c774a AK |
7140 | #define _PIPEB_DATA_M1 0x61030 |
7141 | #define _PIPEB_DATA_N1 0x61034 | |
7142 | #define _PIPEB_DATA_M2 0x61038 | |
7143 | #define _PIPEB_DATA_N2 0x6103c | |
7144 | #define _PIPEB_LINK_M1 0x61040 | |
7145 | #define _PIPEB_LINK_N1 0x61044 | |
7146 | #define _PIPEB_LINK_M2 0x61048 | |
7147 | #define _PIPEB_LINK_N2 0x6104c | |
7148 | ||
f0f59a00 VS |
7149 | #define PIPE_DATA_M1(tran) _MMIO_TRANS2(tran, _PIPEA_DATA_M1) |
7150 | #define PIPE_DATA_N1(tran) _MMIO_TRANS2(tran, _PIPEA_DATA_N1) | |
7151 | #define PIPE_DATA_M2(tran) _MMIO_TRANS2(tran, _PIPEA_DATA_M2) | |
7152 | #define PIPE_DATA_N2(tran) _MMIO_TRANS2(tran, _PIPEA_DATA_N2) | |
7153 | #define PIPE_LINK_M1(tran) _MMIO_TRANS2(tran, _PIPEA_LINK_M1) | |
7154 | #define PIPE_LINK_N1(tran) _MMIO_TRANS2(tran, _PIPEA_LINK_N1) | |
7155 | #define PIPE_LINK_M2(tran) _MMIO_TRANS2(tran, _PIPEA_LINK_M2) | |
7156 | #define PIPE_LINK_N2(tran) _MMIO_TRANS2(tran, _PIPEA_LINK_N2) | |
b9055052 ZW |
7157 | |
7158 | /* CPU panel fitter */ | |
9db4a9c7 JB |
7159 | /* IVB+ has 3 fitters, 0 is 7x5 capable, the other two only 3x3 */ |
7160 | #define _PFA_CTL_1 0x68080 | |
7161 | #define _PFB_CTL_1 0x68880 | |
5ee8ee86 PZ |
7162 | #define PF_ENABLE (1 << 31) |
7163 | #define PF_PIPE_SEL_MASK_IVB (3 << 29) | |
7164 | #define PF_PIPE_SEL_IVB(pipe) ((pipe) << 29) | |
7165 | #define PF_FILTER_MASK (3 << 23) | |
7166 | #define PF_FILTER_PROGRAMMED (0 << 23) | |
7167 | #define PF_FILTER_MED_3x3 (1 << 23) | |
7168 | #define PF_FILTER_EDGE_ENHANCE (2 << 23) | |
7169 | #define PF_FILTER_EDGE_SOFTEN (3 << 23) | |
9db4a9c7 JB |
7170 | #define _PFA_WIN_SZ 0x68074 |
7171 | #define _PFB_WIN_SZ 0x68874 | |
7172 | #define _PFA_WIN_POS 0x68070 | |
7173 | #define _PFB_WIN_POS 0x68870 | |
7174 | #define _PFA_VSCALE 0x68084 | |
7175 | #define _PFB_VSCALE 0x68884 | |
7176 | #define _PFA_HSCALE 0x68090 | |
7177 | #define _PFB_HSCALE 0x68890 | |
7178 | ||
f0f59a00 VS |
7179 | #define PF_CTL(pipe) _MMIO_PIPE(pipe, _PFA_CTL_1, _PFB_CTL_1) |
7180 | #define PF_WIN_SZ(pipe) _MMIO_PIPE(pipe, _PFA_WIN_SZ, _PFB_WIN_SZ) | |
7181 | #define PF_WIN_POS(pipe) _MMIO_PIPE(pipe, _PFA_WIN_POS, _PFB_WIN_POS) | |
7182 | #define PF_VSCALE(pipe) _MMIO_PIPE(pipe, _PFA_VSCALE, _PFB_VSCALE) | |
7183 | #define PF_HSCALE(pipe) _MMIO_PIPE(pipe, _PFA_HSCALE, _PFB_HSCALE) | |
b9055052 | 7184 | |
bd2e244f JB |
7185 | #define _PSA_CTL 0x68180 |
7186 | #define _PSB_CTL 0x68980 | |
5ee8ee86 | 7187 | #define PS_ENABLE (1 << 31) |
bd2e244f JB |
7188 | #define _PSA_WIN_SZ 0x68174 |
7189 | #define _PSB_WIN_SZ 0x68974 | |
7190 | #define _PSA_WIN_POS 0x68170 | |
7191 | #define _PSB_WIN_POS 0x68970 | |
7192 | ||
f0f59a00 VS |
7193 | #define PS_CTL(pipe) _MMIO_PIPE(pipe, _PSA_CTL, _PSB_CTL) |
7194 | #define PS_WIN_SZ(pipe) _MMIO_PIPE(pipe, _PSA_WIN_SZ, _PSB_WIN_SZ) | |
7195 | #define PS_WIN_POS(pipe) _MMIO_PIPE(pipe, _PSA_WIN_POS, _PSB_WIN_POS) | |
bd2e244f | 7196 | |
1c9a2d4a CK |
7197 | /* |
7198 | * Skylake scalers | |
7199 | */ | |
7200 | #define _PS_1A_CTRL 0x68180 | |
7201 | #define _PS_2A_CTRL 0x68280 | |
7202 | #define _PS_1B_CTRL 0x68980 | |
7203 | #define _PS_2B_CTRL 0x68A80 | |
7204 | #define _PS_1C_CTRL 0x69180 | |
7205 | #define PS_SCALER_EN (1 << 31) | |
0aaf29b3 ML |
7206 | #define SKL_PS_SCALER_MODE_MASK (3 << 28) |
7207 | #define SKL_PS_SCALER_MODE_DYN (0 << 28) | |
7208 | #define SKL_PS_SCALER_MODE_HQ (1 << 28) | |
e6e1948c CK |
7209 | #define SKL_PS_SCALER_MODE_NV12 (2 << 28) |
7210 | #define PS_SCALER_MODE_PLANAR (1 << 29) | |
b1554e23 | 7211 | #define PS_SCALER_MODE_NORMAL (0 << 29) |
1c9a2d4a | 7212 | #define PS_PLANE_SEL_MASK (7 << 25) |
68d97538 | 7213 | #define PS_PLANE_SEL(plane) (((plane) + 1) << 25) |
1c9a2d4a CK |
7214 | #define PS_FILTER_MASK (3 << 23) |
7215 | #define PS_FILTER_MEDIUM (0 << 23) | |
7216 | #define PS_FILTER_EDGE_ENHANCE (2 << 23) | |
7217 | #define PS_FILTER_BILINEAR (3 << 23) | |
7218 | #define PS_VERT3TAP (1 << 21) | |
7219 | #define PS_VERT_INT_INVERT_FIELD1 (0 << 20) | |
7220 | #define PS_VERT_INT_INVERT_FIELD0 (1 << 20) | |
7221 | #define PS_PWRUP_PROGRESS (1 << 17) | |
7222 | #define PS_V_FILTER_BYPASS (1 << 8) | |
7223 | #define PS_VADAPT_EN (1 << 7) | |
7224 | #define PS_VADAPT_MODE_MASK (3 << 5) | |
7225 | #define PS_VADAPT_MODE_LEAST_ADAPT (0 << 5) | |
7226 | #define PS_VADAPT_MODE_MOD_ADAPT (1 << 5) | |
7227 | #define PS_VADAPT_MODE_MOST_ADAPT (3 << 5) | |
b1554e23 ML |
7228 | #define PS_PLANE_Y_SEL_MASK (7 << 5) |
7229 | #define PS_PLANE_Y_SEL(plane) (((plane) + 1) << 5) | |
1c9a2d4a CK |
7230 | |
7231 | #define _PS_PWR_GATE_1A 0x68160 | |
7232 | #define _PS_PWR_GATE_2A 0x68260 | |
7233 | #define _PS_PWR_GATE_1B 0x68960 | |
7234 | #define _PS_PWR_GATE_2B 0x68A60 | |
7235 | #define _PS_PWR_GATE_1C 0x69160 | |
7236 | #define PS_PWR_GATE_DIS_OVERRIDE (1 << 31) | |
7237 | #define PS_PWR_GATE_SETTLING_TIME_32 (0 << 3) | |
7238 | #define PS_PWR_GATE_SETTLING_TIME_64 (1 << 3) | |
7239 | #define PS_PWR_GATE_SETTLING_TIME_96 (2 << 3) | |
7240 | #define PS_PWR_GATE_SETTLING_TIME_128 (3 << 3) | |
7241 | #define PS_PWR_GATE_SLPEN_8 0 | |
7242 | #define PS_PWR_GATE_SLPEN_16 1 | |
7243 | #define PS_PWR_GATE_SLPEN_24 2 | |
7244 | #define PS_PWR_GATE_SLPEN_32 3 | |
7245 | ||
7246 | #define _PS_WIN_POS_1A 0x68170 | |
7247 | #define _PS_WIN_POS_2A 0x68270 | |
7248 | #define _PS_WIN_POS_1B 0x68970 | |
7249 | #define _PS_WIN_POS_2B 0x68A70 | |
7250 | #define _PS_WIN_POS_1C 0x69170 | |
7251 | ||
7252 | #define _PS_WIN_SZ_1A 0x68174 | |
7253 | #define _PS_WIN_SZ_2A 0x68274 | |
7254 | #define _PS_WIN_SZ_1B 0x68974 | |
7255 | #define _PS_WIN_SZ_2B 0x68A74 | |
7256 | #define _PS_WIN_SZ_1C 0x69174 | |
7257 | ||
7258 | #define _PS_VSCALE_1A 0x68184 | |
7259 | #define _PS_VSCALE_2A 0x68284 | |
7260 | #define _PS_VSCALE_1B 0x68984 | |
7261 | #define _PS_VSCALE_2B 0x68A84 | |
7262 | #define _PS_VSCALE_1C 0x69184 | |
7263 | ||
7264 | #define _PS_HSCALE_1A 0x68190 | |
7265 | #define _PS_HSCALE_2A 0x68290 | |
7266 | #define _PS_HSCALE_1B 0x68990 | |
7267 | #define _PS_HSCALE_2B 0x68A90 | |
7268 | #define _PS_HSCALE_1C 0x69190 | |
7269 | ||
7270 | #define _PS_VPHASE_1A 0x68188 | |
7271 | #define _PS_VPHASE_2A 0x68288 | |
7272 | #define _PS_VPHASE_1B 0x68988 | |
7273 | #define _PS_VPHASE_2B 0x68A88 | |
7274 | #define _PS_VPHASE_1C 0x69188 | |
0a59952b VS |
7275 | #define PS_Y_PHASE(x) ((x) << 16) |
7276 | #define PS_UV_RGB_PHASE(x) ((x) << 0) | |
7277 | #define PS_PHASE_MASK (0x7fff << 1) /* u2.13 */ | |
7278 | #define PS_PHASE_TRIP (1 << 0) | |
1c9a2d4a CK |
7279 | |
7280 | #define _PS_HPHASE_1A 0x68194 | |
7281 | #define _PS_HPHASE_2A 0x68294 | |
7282 | #define _PS_HPHASE_1B 0x68994 | |
7283 | #define _PS_HPHASE_2B 0x68A94 | |
7284 | #define _PS_HPHASE_1C 0x69194 | |
7285 | ||
7286 | #define _PS_ECC_STAT_1A 0x681D0 | |
7287 | #define _PS_ECC_STAT_2A 0x682D0 | |
7288 | #define _PS_ECC_STAT_1B 0x689D0 | |
7289 | #define _PS_ECC_STAT_2B 0x68AD0 | |
7290 | #define _PS_ECC_STAT_1C 0x691D0 | |
7291 | ||
e67005e5 | 7292 | #define _ID(id, a, b) _PICK_EVEN(id, a, b) |
f0f59a00 | 7293 | #define SKL_PS_CTRL(pipe, id) _MMIO_PIPE(pipe, \ |
1c9a2d4a CK |
7294 | _ID(id, _PS_1A_CTRL, _PS_2A_CTRL), \ |
7295 | _ID(id, _PS_1B_CTRL, _PS_2B_CTRL)) | |
f0f59a00 | 7296 | #define SKL_PS_PWR_GATE(pipe, id) _MMIO_PIPE(pipe, \ |
1c9a2d4a CK |
7297 | _ID(id, _PS_PWR_GATE_1A, _PS_PWR_GATE_2A), \ |
7298 | _ID(id, _PS_PWR_GATE_1B, _PS_PWR_GATE_2B)) | |
f0f59a00 | 7299 | #define SKL_PS_WIN_POS(pipe, id) _MMIO_PIPE(pipe, \ |
1c9a2d4a CK |
7300 | _ID(id, _PS_WIN_POS_1A, _PS_WIN_POS_2A), \ |
7301 | _ID(id, _PS_WIN_POS_1B, _PS_WIN_POS_2B)) | |
f0f59a00 | 7302 | #define SKL_PS_WIN_SZ(pipe, id) _MMIO_PIPE(pipe, \ |
1c9a2d4a CK |
7303 | _ID(id, _PS_WIN_SZ_1A, _PS_WIN_SZ_2A), \ |
7304 | _ID(id, _PS_WIN_SZ_1B, _PS_WIN_SZ_2B)) | |
f0f59a00 | 7305 | #define SKL_PS_VSCALE(pipe, id) _MMIO_PIPE(pipe, \ |
1c9a2d4a CK |
7306 | _ID(id, _PS_VSCALE_1A, _PS_VSCALE_2A), \ |
7307 | _ID(id, _PS_VSCALE_1B, _PS_VSCALE_2B)) | |
f0f59a00 | 7308 | #define SKL_PS_HSCALE(pipe, id) _MMIO_PIPE(pipe, \ |
1c9a2d4a CK |
7309 | _ID(id, _PS_HSCALE_1A, _PS_HSCALE_2A), \ |
7310 | _ID(id, _PS_HSCALE_1B, _PS_HSCALE_2B)) | |
f0f59a00 | 7311 | #define SKL_PS_VPHASE(pipe, id) _MMIO_PIPE(pipe, \ |
1c9a2d4a CK |
7312 | _ID(id, _PS_VPHASE_1A, _PS_VPHASE_2A), \ |
7313 | _ID(id, _PS_VPHASE_1B, _PS_VPHASE_2B)) | |
f0f59a00 | 7314 | #define SKL_PS_HPHASE(pipe, id) _MMIO_PIPE(pipe, \ |
1c9a2d4a CK |
7315 | _ID(id, _PS_HPHASE_1A, _PS_HPHASE_2A), \ |
7316 | _ID(id, _PS_HPHASE_1B, _PS_HPHASE_2B)) | |
f0f59a00 | 7317 | #define SKL_PS_ECC_STAT(pipe, id) _MMIO_PIPE(pipe, \ |
1c9a2d4a | 7318 | _ID(id, _PS_ECC_STAT_1A, _PS_ECC_STAT_2A), \ |
9bca5d0c | 7319 | _ID(id, _PS_ECC_STAT_1B, _PS_ECC_STAT_2B)) |
1c9a2d4a | 7320 | |
b9055052 | 7321 | /* legacy palette */ |
9db4a9c7 JB |
7322 | #define _LGC_PALETTE_A 0x4a000 |
7323 | #define _LGC_PALETTE_B 0x4a800 | |
1af22383 SS |
7324 | #define LGC_PALETTE_RED_MASK REG_GENMASK(23, 16) |
7325 | #define LGC_PALETTE_GREEN_MASK REG_GENMASK(15, 8) | |
7326 | #define LGC_PALETTE_BLUE_MASK REG_GENMASK(7, 0) | |
f0f59a00 | 7327 | #define LGC_PALETTE(pipe, i) _MMIO(_PIPE(pipe, _LGC_PALETTE_A, _LGC_PALETTE_B) + (i) * 4) |
b9055052 | 7328 | |
514462ca VS |
7329 | /* ilk/snb precision palette */ |
7330 | #define _PREC_PALETTE_A 0x4b000 | |
7331 | #define _PREC_PALETTE_B 0x4c000 | |
6b97b118 SS |
7332 | #define PREC_PALETTE_RED_MASK REG_GENMASK(29, 20) |
7333 | #define PREC_PALETTE_GREEN_MASK REG_GENMASK(19, 10) | |
7334 | #define PREC_PALETTE_BLUE_MASK REG_GENMASK(9, 0) | |
514462ca VS |
7335 | #define PREC_PALETTE(pipe, i) _MMIO(_PIPE(pipe, _PREC_PALETTE_A, _PREC_PALETTE_B) + (i) * 4) |
7336 | ||
7337 | #define _PREC_PIPEAGCMAX 0x4d000 | |
7338 | #define _PREC_PIPEBGCMAX 0x4d010 | |
7339 | #define PREC_PIPEGCMAX(pipe, i) _MMIO(_PIPE(pipe, _PIPEAGCMAX, _PIPEBGCMAX) + (i) * 4) | |
7340 | ||
42db64ef PZ |
7341 | #define _GAMMA_MODE_A 0x4a480 |
7342 | #define _GAMMA_MODE_B 0x4ac80 | |
f0f59a00 | 7343 | #define GAMMA_MODE(pipe) _MMIO_PIPE(pipe, _GAMMA_MODE_A, _GAMMA_MODE_B) |
13717cef US |
7344 | #define PRE_CSC_GAMMA_ENABLE (1 << 31) |
7345 | #define POST_CSC_GAMMA_ENABLE (1 << 30) | |
5bda1aca | 7346 | #define GAMMA_MODE_MODE_MASK (3 << 0) |
13717cef US |
7347 | #define GAMMA_MODE_MODE_8BIT (0 << 0) |
7348 | #define GAMMA_MODE_MODE_10BIT (1 << 0) | |
7349 | #define GAMMA_MODE_MODE_12BIT (2 << 0) | |
377c70ed US |
7350 | #define GAMMA_MODE_MODE_SPLIT (3 << 0) /* ivb-bdw */ |
7351 | #define GAMMA_MODE_MODE_12BIT_MULTI_SEGMENTED (3 << 0) /* icl + */ | |
42db64ef | 7352 | |
8337206d | 7353 | /* DMC/CSR */ |
f0f59a00 | 7354 | #define CSR_PROGRAM(i) _MMIO(0x80000 + (i) * 4) |
6fb403de MK |
7355 | #define CSR_SSP_BASE_ADDR_GEN9 0x00002FC0 |
7356 | #define CSR_HTP_ADDR_SKL 0x00500034 | |
f0f59a00 VS |
7357 | #define CSR_SSP_BASE _MMIO(0x8F074) |
7358 | #define CSR_HTP_SKL _MMIO(0x8F004) | |
7359 | #define CSR_LAST_WRITE _MMIO(0x8F034) | |
6fb403de MK |
7360 | #define CSR_LAST_WRITE_VALUE 0xc003b400 |
7361 | /* MMIO address range for CSR program (0x80000 - 0x82FFF) */ | |
7362 | #define CSR_MMIO_START_RANGE 0x80000 | |
7363 | #define CSR_MMIO_END_RANGE 0x8FFFF | |
f0f59a00 VS |
7364 | #define SKL_CSR_DC3_DC5_COUNT _MMIO(0x80030) |
7365 | #define SKL_CSR_DC5_DC6_COUNT _MMIO(0x8002C) | |
7366 | #define BXT_CSR_DC3_DC5_COUNT _MMIO(0x80038) | |
5d571068 JRS |
7367 | #define TGL_DMC_DEBUG_DC5_COUNT _MMIO(0x101084) |
7368 | #define TGL_DMC_DEBUG_DC6_COUNT _MMIO(0x101088) | |
8337206d | 7369 | |
41286861 AG |
7370 | #define DMC_DEBUG3 _MMIO(0x101090) |
7371 | ||
1d85a299 US |
7372 | /* Display Internal Timeout Register */ |
7373 | #define RM_TIMEOUT _MMIO(0x42060) | |
7374 | #define MMIO_TIMEOUT_US(us) ((us) << 0) | |
7375 | ||
b9055052 ZW |
7376 | /* interrupts */ |
7377 | #define DE_MASTER_IRQ_CONTROL (1 << 31) | |
7378 | #define DE_SPRITEB_FLIP_DONE (1 << 29) | |
7379 | #define DE_SPRITEA_FLIP_DONE (1 << 28) | |
7380 | #define DE_PLANEB_FLIP_DONE (1 << 27) | |
7381 | #define DE_PLANEA_FLIP_DONE (1 << 26) | |
40da17c2 | 7382 | #define DE_PLANE_FLIP_DONE(plane) (1 << (26 + (plane))) |
b9055052 ZW |
7383 | #define DE_PCU_EVENT (1 << 25) |
7384 | #define DE_GTT_FAULT (1 << 24) | |
7385 | #define DE_POISON (1 << 23) | |
7386 | #define DE_PERFORM_COUNTER (1 << 22) | |
7387 | #define DE_PCH_EVENT (1 << 21) | |
7388 | #define DE_AUX_CHANNEL_A (1 << 20) | |
7389 | #define DE_DP_A_HOTPLUG (1 << 19) | |
7390 | #define DE_GSE (1 << 18) | |
7391 | #define DE_PIPEB_VBLANK (1 << 15) | |
7392 | #define DE_PIPEB_EVEN_FIELD (1 << 14) | |
7393 | #define DE_PIPEB_ODD_FIELD (1 << 13) | |
7394 | #define DE_PIPEB_LINE_COMPARE (1 << 12) | |
7395 | #define DE_PIPEB_VSYNC (1 << 11) | |
5b3a856b | 7396 | #define DE_PIPEB_CRC_DONE (1 << 10) |
b9055052 ZW |
7397 | #define DE_PIPEB_FIFO_UNDERRUN (1 << 8) |
7398 | #define DE_PIPEA_VBLANK (1 << 7) | |
5ee8ee86 | 7399 | #define DE_PIPE_VBLANK(pipe) (1 << (7 + 8 * (pipe))) |
b9055052 ZW |
7400 | #define DE_PIPEA_EVEN_FIELD (1 << 6) |
7401 | #define DE_PIPEA_ODD_FIELD (1 << 5) | |
7402 | #define DE_PIPEA_LINE_COMPARE (1 << 4) | |
7403 | #define DE_PIPEA_VSYNC (1 << 3) | |
5b3a856b | 7404 | #define DE_PIPEA_CRC_DONE (1 << 2) |
5ee8ee86 | 7405 | #define DE_PIPE_CRC_DONE(pipe) (1 << (2 + 8 * (pipe))) |
b9055052 | 7406 | #define DE_PIPEA_FIFO_UNDERRUN (1 << 0) |
5ee8ee86 | 7407 | #define DE_PIPE_FIFO_UNDERRUN(pipe) (1 << (8 * (pipe))) |
b9055052 | 7408 | |
b1f14ad0 | 7409 | /* More Ivybridge lolz */ |
5ee8ee86 PZ |
7410 | #define DE_ERR_INT_IVB (1 << 30) |
7411 | #define DE_GSE_IVB (1 << 29) | |
7412 | #define DE_PCH_EVENT_IVB (1 << 28) | |
7413 | #define DE_DP_A_HOTPLUG_IVB (1 << 27) | |
7414 | #define DE_AUX_CHANNEL_A_IVB (1 << 26) | |
7415 | #define DE_EDP_PSR_INT_HSW (1 << 19) | |
7416 | #define DE_SPRITEC_FLIP_DONE_IVB (1 << 14) | |
7417 | #define DE_PLANEC_FLIP_DONE_IVB (1 << 13) | |
7418 | #define DE_PIPEC_VBLANK_IVB (1 << 10) | |
7419 | #define DE_SPRITEB_FLIP_DONE_IVB (1 << 9) | |
7420 | #define DE_PLANEB_FLIP_DONE_IVB (1 << 8) | |
7421 | #define DE_PIPEB_VBLANK_IVB (1 << 5) | |
7422 | #define DE_SPRITEA_FLIP_DONE_IVB (1 << 4) | |
7423 | #define DE_PLANEA_FLIP_DONE_IVB (1 << 3) | |
7424 | #define DE_PLANE_FLIP_DONE_IVB(plane) (1 << (3 + 5 * (plane))) | |
7425 | #define DE_PIPEA_VBLANK_IVB (1 << 0) | |
68d97538 | 7426 | #define DE_PIPE_VBLANK_IVB(pipe) (1 << ((pipe) * 5)) |
b518421f | 7427 | |
f0f59a00 | 7428 | #define VLV_MASTER_IER _MMIO(0x4400c) /* Gunit master IER */ |
5ee8ee86 | 7429 | #define MASTER_INTERRUPT_ENABLE (1 << 31) |
7eea1ddf | 7430 | |
f0f59a00 VS |
7431 | #define DEISR _MMIO(0x44000) |
7432 | #define DEIMR _MMIO(0x44004) | |
7433 | #define DEIIR _MMIO(0x44008) | |
7434 | #define DEIER _MMIO(0x4400c) | |
b9055052 | 7435 | |
f0f59a00 VS |
7436 | #define GTISR _MMIO(0x44010) |
7437 | #define GTIMR _MMIO(0x44014) | |
7438 | #define GTIIR _MMIO(0x44018) | |
7439 | #define GTIER _MMIO(0x4401c) | |
b9055052 | 7440 | |
f0f59a00 | 7441 | #define GEN8_MASTER_IRQ _MMIO(0x44200) |
5ee8ee86 PZ |
7442 | #define GEN8_MASTER_IRQ_CONTROL (1 << 31) |
7443 | #define GEN8_PCU_IRQ (1 << 30) | |
7444 | #define GEN8_DE_PCH_IRQ (1 << 23) | |
7445 | #define GEN8_DE_MISC_IRQ (1 << 22) | |
7446 | #define GEN8_DE_PORT_IRQ (1 << 20) | |
7447 | #define GEN8_DE_PIPE_C_IRQ (1 << 18) | |
7448 | #define GEN8_DE_PIPE_B_IRQ (1 << 17) | |
7449 | #define GEN8_DE_PIPE_A_IRQ (1 << 16) | |
7450 | #define GEN8_DE_PIPE_IRQ(pipe) (1 << (16 + (pipe))) | |
7451 | #define GEN8_GT_VECS_IRQ (1 << 6) | |
7452 | #define GEN8_GT_GUC_IRQ (1 << 5) | |
7453 | #define GEN8_GT_PM_IRQ (1 << 4) | |
8a68d464 CW |
7454 | #define GEN8_GT_VCS1_IRQ (1 << 3) /* NB: VCS2 in bspec! */ |
7455 | #define GEN8_GT_VCS0_IRQ (1 << 2) /* NB: VCS1 in bpsec! */ | |
5ee8ee86 PZ |
7456 | #define GEN8_GT_BCS_IRQ (1 << 1) |
7457 | #define GEN8_GT_RCS_IRQ (1 << 0) | |
abd58f01 | 7458 | |
f0f59a00 VS |
7459 | #define GEN8_GT_ISR(which) _MMIO(0x44300 + (0x10 * (which))) |
7460 | #define GEN8_GT_IMR(which) _MMIO(0x44304 + (0x10 * (which))) | |
7461 | #define GEN8_GT_IIR(which) _MMIO(0x44308 + (0x10 * (which))) | |
7462 | #define GEN8_GT_IER(which) _MMIO(0x4430c + (0x10 * (which))) | |
abd58f01 | 7463 | |
abd58f01 | 7464 | #define GEN8_RCS_IRQ_SHIFT 0 |
4df001d3 | 7465 | #define GEN8_BCS_IRQ_SHIFT 16 |
8a68d464 CW |
7466 | #define GEN8_VCS0_IRQ_SHIFT 0 /* NB: VCS1 in bspec! */ |
7467 | #define GEN8_VCS1_IRQ_SHIFT 16 /* NB: VCS2 in bpsec! */ | |
abd58f01 | 7468 | #define GEN8_VECS_IRQ_SHIFT 0 |
4df001d3 | 7469 | #define GEN8_WD_IRQ_SHIFT 16 |
abd58f01 | 7470 | |
f0f59a00 VS |
7471 | #define GEN8_DE_PIPE_ISR(pipe) _MMIO(0x44400 + (0x10 * (pipe))) |
7472 | #define GEN8_DE_PIPE_IMR(pipe) _MMIO(0x44404 + (0x10 * (pipe))) | |
7473 | #define GEN8_DE_PIPE_IIR(pipe) _MMIO(0x44408 + (0x10 * (pipe))) | |
7474 | #define GEN8_DE_PIPE_IER(pipe) _MMIO(0x4440c + (0x10 * (pipe))) | |
38d83c96 | 7475 | #define GEN8_PIPE_FIFO_UNDERRUN (1 << 31) |
abd58f01 BW |
7476 | #define GEN8_PIPE_CDCLK_CRC_ERROR (1 << 29) |
7477 | #define GEN8_PIPE_CDCLK_CRC_DONE (1 << 28) | |
7478 | #define GEN8_PIPE_CURSOR_FAULT (1 << 10) | |
7479 | #define GEN8_PIPE_SPRITE_FAULT (1 << 9) | |
7480 | #define GEN8_PIPE_PRIMARY_FAULT (1 << 8) | |
7481 | #define GEN8_PIPE_SPRITE_FLIP_DONE (1 << 5) | |
d0e1f1cb | 7482 | #define GEN8_PIPE_PRIMARY_FLIP_DONE (1 << 4) |
abd58f01 BW |
7483 | #define GEN8_PIPE_SCAN_LINE_EVENT (1 << 2) |
7484 | #define GEN8_PIPE_VSYNC (1 << 1) | |
7485 | #define GEN8_PIPE_VBLANK (1 << 0) | |
770de83d | 7486 | #define GEN9_PIPE_CURSOR_FAULT (1 << 11) |
d506a65d MR |
7487 | #define GEN11_PIPE_PLANE7_FAULT (1 << 22) |
7488 | #define GEN11_PIPE_PLANE6_FAULT (1 << 21) | |
7489 | #define GEN11_PIPE_PLANE5_FAULT (1 << 20) | |
b21249c9 | 7490 | #define GEN9_PIPE_PLANE4_FAULT (1 << 10) |
770de83d DL |
7491 | #define GEN9_PIPE_PLANE3_FAULT (1 << 9) |
7492 | #define GEN9_PIPE_PLANE2_FAULT (1 << 8) | |
7493 | #define GEN9_PIPE_PLANE1_FAULT (1 << 7) | |
b21249c9 | 7494 | #define GEN9_PIPE_PLANE4_FLIP_DONE (1 << 6) |
770de83d DL |
7495 | #define GEN9_PIPE_PLANE3_FLIP_DONE (1 << 5) |
7496 | #define GEN9_PIPE_PLANE2_FLIP_DONE (1 << 4) | |
7497 | #define GEN9_PIPE_PLANE1_FLIP_DONE (1 << 3) | |
68d97538 | 7498 | #define GEN9_PIPE_PLANE_FLIP_DONE(p) (1 << (3 + (p))) |
30100f2b DV |
7499 | #define GEN8_DE_PIPE_IRQ_FAULT_ERRORS \ |
7500 | (GEN8_PIPE_CURSOR_FAULT | \ | |
7501 | GEN8_PIPE_SPRITE_FAULT | \ | |
7502 | GEN8_PIPE_PRIMARY_FAULT) | |
770de83d DL |
7503 | #define GEN9_DE_PIPE_IRQ_FAULT_ERRORS \ |
7504 | (GEN9_PIPE_CURSOR_FAULT | \ | |
b21249c9 | 7505 | GEN9_PIPE_PLANE4_FAULT | \ |
770de83d DL |
7506 | GEN9_PIPE_PLANE3_FAULT | \ |
7507 | GEN9_PIPE_PLANE2_FAULT | \ | |
7508 | GEN9_PIPE_PLANE1_FAULT) | |
d506a65d MR |
7509 | #define GEN11_DE_PIPE_IRQ_FAULT_ERRORS \ |
7510 | (GEN9_DE_PIPE_IRQ_FAULT_ERRORS | \ | |
7511 | GEN11_PIPE_PLANE7_FAULT | \ | |
7512 | GEN11_PIPE_PLANE6_FAULT | \ | |
7513 | GEN11_PIPE_PLANE5_FAULT) | |
abd58f01 | 7514 | |
f0f59a00 VS |
7515 | #define GEN8_DE_PORT_ISR _MMIO(0x44440) |
7516 | #define GEN8_DE_PORT_IMR _MMIO(0x44444) | |
7517 | #define GEN8_DE_PORT_IIR _MMIO(0x44448) | |
7518 | #define GEN8_DE_PORT_IER _MMIO(0x4444c) | |
64ad532a VK |
7519 | #define DSI1_NON_TE (1 << 31) |
7520 | #define DSI0_NON_TE (1 << 30) | |
bb187e93 | 7521 | #define ICL_AUX_CHANNEL_E (1 << 29) |
a324fcac | 7522 | #define CNL_AUX_CHANNEL_F (1 << 28) |
88e04703 JB |
7523 | #define GEN9_AUX_CHANNEL_D (1 << 27) |
7524 | #define GEN9_AUX_CHANNEL_C (1 << 26) | |
7525 | #define GEN9_AUX_CHANNEL_B (1 << 25) | |
64ad532a VK |
7526 | #define DSI1_TE (1 << 24) |
7527 | #define DSI0_TE (1 << 23) | |
e0a20ad7 SS |
7528 | #define BXT_DE_PORT_HP_DDIC (1 << 5) |
7529 | #define BXT_DE_PORT_HP_DDIB (1 << 4) | |
7530 | #define BXT_DE_PORT_HP_DDIA (1 << 3) | |
7531 | #define BXT_DE_PORT_HOTPLUG_MASK (BXT_DE_PORT_HP_DDIA | \ | |
7532 | BXT_DE_PORT_HP_DDIB | \ | |
7533 | BXT_DE_PORT_HP_DDIC) | |
7534 | #define GEN8_PORT_DP_A_HOTPLUG (1 << 3) | |
9e63743e | 7535 | #define BXT_DE_PORT_GMBUS (1 << 1) |
6d766f02 | 7536 | #define GEN8_AUX_CHANNEL_A (1 << 0) |
e5df52dc MR |
7537 | #define TGL_DE_PORT_AUX_USBC6 (1 << 13) |
7538 | #define TGL_DE_PORT_AUX_USBC5 (1 << 12) | |
7539 | #define TGL_DE_PORT_AUX_USBC4 (1 << 11) | |
7540 | #define TGL_DE_PORT_AUX_USBC3 (1 << 10) | |
7541 | #define TGL_DE_PORT_AUX_USBC2 (1 << 9) | |
7542 | #define TGL_DE_PORT_AUX_USBC1 (1 << 8) | |
55523360 LDM |
7543 | #define TGL_DE_PORT_AUX_DDIC (1 << 2) |
7544 | #define TGL_DE_PORT_AUX_DDIB (1 << 1) | |
7545 | #define TGL_DE_PORT_AUX_DDIA (1 << 0) | |
abd58f01 | 7546 | |
f0f59a00 VS |
7547 | #define GEN8_DE_MISC_ISR _MMIO(0x44460) |
7548 | #define GEN8_DE_MISC_IMR _MMIO(0x44464) | |
7549 | #define GEN8_DE_MISC_IIR _MMIO(0x44468) | |
7550 | #define GEN8_DE_MISC_IER _MMIO(0x4446c) | |
abd58f01 | 7551 | #define GEN8_DE_MISC_GSE (1 << 27) |
e04f7ece | 7552 | #define GEN8_DE_EDP_PSR (1 << 19) |
abd58f01 | 7553 | |
f0f59a00 VS |
7554 | #define GEN8_PCU_ISR _MMIO(0x444e0) |
7555 | #define GEN8_PCU_IMR _MMIO(0x444e4) | |
7556 | #define GEN8_PCU_IIR _MMIO(0x444e8) | |
7557 | #define GEN8_PCU_IER _MMIO(0x444ec) | |
abd58f01 | 7558 | |
df0d28c1 DP |
7559 | #define GEN11_GU_MISC_ISR _MMIO(0x444f0) |
7560 | #define GEN11_GU_MISC_IMR _MMIO(0x444f4) | |
7561 | #define GEN11_GU_MISC_IIR _MMIO(0x444f8) | |
7562 | #define GEN11_GU_MISC_IER _MMIO(0x444fc) | |
7563 | #define GEN11_GU_MISC_GSE (1 << 27) | |
7564 | ||
a6358dda TU |
7565 | #define GEN11_GFX_MSTR_IRQ _MMIO(0x190010) |
7566 | #define GEN11_MASTER_IRQ (1 << 31) | |
7567 | #define GEN11_PCU_IRQ (1 << 30) | |
df0d28c1 | 7568 | #define GEN11_GU_MISC_IRQ (1 << 29) |
a6358dda TU |
7569 | #define GEN11_DISPLAY_IRQ (1 << 16) |
7570 | #define GEN11_GT_DW_IRQ(x) (1 << (x)) | |
7571 | #define GEN11_GT_DW1_IRQ (1 << 1) | |
7572 | #define GEN11_GT_DW0_IRQ (1 << 0) | |
7573 | ||
7574 | #define GEN11_DISPLAY_INT_CTL _MMIO(0x44200) | |
7575 | #define GEN11_DISPLAY_IRQ_ENABLE (1 << 31) | |
7576 | #define GEN11_AUDIO_CODEC_IRQ (1 << 24) | |
7577 | #define GEN11_DE_PCH_IRQ (1 << 23) | |
7578 | #define GEN11_DE_MISC_IRQ (1 << 22) | |
121e758e | 7579 | #define GEN11_DE_HPD_IRQ (1 << 21) |
a6358dda TU |
7580 | #define GEN11_DE_PORT_IRQ (1 << 20) |
7581 | #define GEN11_DE_PIPE_C (1 << 18) | |
7582 | #define GEN11_DE_PIPE_B (1 << 17) | |
7583 | #define GEN11_DE_PIPE_A (1 << 16) | |
7584 | ||
121e758e DP |
7585 | #define GEN11_DE_HPD_ISR _MMIO(0x44470) |
7586 | #define GEN11_DE_HPD_IMR _MMIO(0x44474) | |
7587 | #define GEN11_DE_HPD_IIR _MMIO(0x44478) | |
7588 | #define GEN11_DE_HPD_IER _MMIO(0x4447c) | |
48ef15d3 JRS |
7589 | #define GEN12_TC6_HOTPLUG (1 << 21) |
7590 | #define GEN12_TC5_HOTPLUG (1 << 20) | |
121e758e DP |
7591 | #define GEN11_TC4_HOTPLUG (1 << 19) |
7592 | #define GEN11_TC3_HOTPLUG (1 << 18) | |
7593 | #define GEN11_TC2_HOTPLUG (1 << 17) | |
7594 | #define GEN11_TC1_HOTPLUG (1 << 16) | |
b9fcddab | 7595 | #define GEN11_TC_HOTPLUG(tc_port) (1 << ((tc_port) + 16)) |
48ef15d3 JRS |
7596 | #define GEN11_DE_TC_HOTPLUG_MASK (GEN12_TC6_HOTPLUG | \ |
7597 | GEN12_TC5_HOTPLUG | \ | |
7598 | GEN11_TC4_HOTPLUG | \ | |
121e758e DP |
7599 | GEN11_TC3_HOTPLUG | \ |
7600 | GEN11_TC2_HOTPLUG | \ | |
7601 | GEN11_TC1_HOTPLUG) | |
48ef15d3 JRS |
7602 | #define GEN12_TBT6_HOTPLUG (1 << 5) |
7603 | #define GEN12_TBT5_HOTPLUG (1 << 4) | |
b796b971 DP |
7604 | #define GEN11_TBT4_HOTPLUG (1 << 3) |
7605 | #define GEN11_TBT3_HOTPLUG (1 << 2) | |
7606 | #define GEN11_TBT2_HOTPLUG (1 << 1) | |
7607 | #define GEN11_TBT1_HOTPLUG (1 << 0) | |
b9fcddab | 7608 | #define GEN11_TBT_HOTPLUG(tc_port) (1 << (tc_port)) |
48ef15d3 JRS |
7609 | #define GEN11_DE_TBT_HOTPLUG_MASK (GEN12_TBT6_HOTPLUG | \ |
7610 | GEN12_TBT5_HOTPLUG | \ | |
7611 | GEN11_TBT4_HOTPLUG | \ | |
b796b971 DP |
7612 | GEN11_TBT3_HOTPLUG | \ |
7613 | GEN11_TBT2_HOTPLUG | \ | |
7614 | GEN11_TBT1_HOTPLUG) | |
7615 | ||
7616 | #define GEN11_TBT_HOTPLUG_CTL _MMIO(0x44030) | |
121e758e DP |
7617 | #define GEN11_TC_HOTPLUG_CTL _MMIO(0x44038) |
7618 | #define GEN11_HOTPLUG_CTL_ENABLE(tc_port) (8 << (tc_port) * 4) | |
7619 | #define GEN11_HOTPLUG_CTL_LONG_DETECT(tc_port) (2 << (tc_port) * 4) | |
7620 | #define GEN11_HOTPLUG_CTL_SHORT_DETECT(tc_port) (1 << (tc_port) * 4) | |
7621 | #define GEN11_HOTPLUG_CTL_NO_DETECT(tc_port) (0 << (tc_port) * 4) | |
7622 | ||
a6358dda TU |
7623 | #define GEN11_GT_INTR_DW0 _MMIO(0x190018) |
7624 | #define GEN11_CSME (31) | |
7625 | #define GEN11_GUNIT (28) | |
7626 | #define GEN11_GUC (25) | |
7627 | #define GEN11_WDPERF (20) | |
7628 | #define GEN11_KCR (19) | |
7629 | #define GEN11_GTPM (16) | |
7630 | #define GEN11_BCS (15) | |
7631 | #define GEN11_RCS0 (0) | |
7632 | ||
7633 | #define GEN11_GT_INTR_DW1 _MMIO(0x19001c) | |
7634 | #define GEN11_VECS(x) (31 - (x)) | |
7635 | #define GEN11_VCS(x) (x) | |
7636 | ||
9e8789ec | 7637 | #define GEN11_GT_INTR_DW(x) _MMIO(0x190018 + ((x) * 4)) |
a6358dda TU |
7638 | |
7639 | #define GEN11_INTR_IDENTITY_REG0 _MMIO(0x190060) | |
7640 | #define GEN11_INTR_IDENTITY_REG1 _MMIO(0x190064) | |
7641 | #define GEN11_INTR_DATA_VALID (1 << 31) | |
f744dbc2 MK |
7642 | #define GEN11_INTR_ENGINE_CLASS(x) (((x) & GENMASK(18, 16)) >> 16) |
7643 | #define GEN11_INTR_ENGINE_INSTANCE(x) (((x) & GENMASK(25, 20)) >> 20) | |
7644 | #define GEN11_INTR_ENGINE_INTR(x) ((x) & 0xffff) | |
3d7b3039 DCS |
7645 | /* irq instances for OTHER_CLASS */ |
7646 | #define OTHER_GUC_INSTANCE 0 | |
7647 | #define OTHER_GTPM_INSTANCE 1 | |
a6358dda | 7648 | |
9e8789ec | 7649 | #define GEN11_INTR_IDENTITY_REG(x) _MMIO(0x190060 + ((x) * 4)) |
a6358dda TU |
7650 | |
7651 | #define GEN11_IIR_REG0_SELECTOR _MMIO(0x190070) | |
7652 | #define GEN11_IIR_REG1_SELECTOR _MMIO(0x190074) | |
7653 | ||
9e8789ec | 7654 | #define GEN11_IIR_REG_SELECTOR(x) _MMIO(0x190070 + ((x) * 4)) |
a6358dda TU |
7655 | |
7656 | #define GEN11_RENDER_COPY_INTR_ENABLE _MMIO(0x190030) | |
7657 | #define GEN11_VCS_VECS_INTR_ENABLE _MMIO(0x190034) | |
7658 | #define GEN11_GUC_SG_INTR_ENABLE _MMIO(0x190038) | |
7659 | #define GEN11_GPM_WGBOXPERF_INTR_ENABLE _MMIO(0x19003c) | |
7660 | #define GEN11_CRYPTO_RSVD_INTR_ENABLE _MMIO(0x190040) | |
7661 | #define GEN11_GUNIT_CSME_INTR_ENABLE _MMIO(0x190044) | |
7662 | ||
7663 | #define GEN11_RCS0_RSVD_INTR_MASK _MMIO(0x190090) | |
7664 | #define GEN11_BCS_RSVD_INTR_MASK _MMIO(0x1900a0) | |
7665 | #define GEN11_VCS0_VCS1_INTR_MASK _MMIO(0x1900a8) | |
7666 | #define GEN11_VCS2_VCS3_INTR_MASK _MMIO(0x1900ac) | |
7667 | #define GEN11_VECS0_VECS1_INTR_MASK _MMIO(0x1900d0) | |
7668 | #define GEN11_GUC_SG_INTR_MASK _MMIO(0x1900e8) | |
7669 | #define GEN11_GPM_WGBOXPERF_INTR_MASK _MMIO(0x1900ec) | |
7670 | #define GEN11_CRYPTO_RSVD_INTR_MASK _MMIO(0x1900f0) | |
7671 | #define GEN11_GUNIT_CSME_INTR_MASK _MMIO(0x1900f4) | |
7672 | ||
54c52a84 OM |
7673 | #define ENGINE1_MASK REG_GENMASK(31, 16) |
7674 | #define ENGINE0_MASK REG_GENMASK(15, 0) | |
7675 | ||
f0f59a00 | 7676 | #define ILK_DISPLAY_CHICKEN2 _MMIO(0x42004) |
67e92af0 EA |
7677 | /* Required on all Ironlake and Sandybridge according to the B-Spec. */ |
7678 | #define ILK_ELPIN_409_SELECT (1 << 25) | |
5ee8ee86 PZ |
7679 | #define ILK_DPARB_GATE (1 << 22) |
7680 | #define ILK_VSDPFD_FULL (1 << 21) | |
f0f59a00 | 7681 | #define FUSE_STRAP _MMIO(0x42014) |
e3589908 DL |
7682 | #define ILK_INTERNAL_GRAPHICS_DISABLE (1 << 31) |
7683 | #define ILK_INTERNAL_DISPLAY_DISABLE (1 << 30) | |
7684 | #define ILK_DISPLAY_DEBUG_DISABLE (1 << 29) | |
8c448cad | 7685 | #define IVB_PIPE_C_DISABLE (1 << 28) |
e3589908 DL |
7686 | #define ILK_HDCP_DISABLE (1 << 25) |
7687 | #define ILK_eDP_A_DISABLE (1 << 24) | |
7688 | #define HSW_CDCLK_LIMIT (1 << 24) | |
7689 | #define ILK_DESKTOP (1 << 23) | |
b16c7ed9 | 7690 | #define HSW_CPU_SSC_ENABLE (1 << 21) |
231e54f6 | 7691 | |
86761789 VS |
7692 | #define FUSE_STRAP3 _MMIO(0x42020) |
7693 | #define HSW_REF_CLK_SELECT (1 << 1) | |
7694 | ||
f0f59a00 | 7695 | #define ILK_DSPCLK_GATE_D _MMIO(0x42020) |
231e54f6 DL |
7696 | #define ILK_VRHUNIT_CLOCK_GATE_DISABLE (1 << 28) |
7697 | #define ILK_DPFCUNIT_CLOCK_GATE_DISABLE (1 << 9) | |
7698 | #define ILK_DPFCRUNIT_CLOCK_GATE_DISABLE (1 << 8) | |
7699 | #define ILK_DPFDUNIT_CLOCK_GATE_ENABLE (1 << 7) | |
7700 | #define ILK_DPARBUNIT_CLOCK_GATE_ENABLE (1 << 5) | |
7f8a8569 | 7701 | |
f0f59a00 | 7702 | #define IVB_CHICKEN3 _MMIO(0x4200c) |
116ac8d2 EA |
7703 | # define CHICKEN3_DGMG_REQ_OUT_FIX_DISABLE (1 << 5) |
7704 | # define CHICKEN3_DGMG_DONE_FIX_DISABLE (1 << 2) | |
7705 | ||
f0f59a00 | 7706 | #define CHICKEN_PAR1_1 _MMIO(0x42080) |
93564044 | 7707 | #define SKL_DE_COMPRESSED_HASH_MODE (1 << 15) |
fe4ab3ce | 7708 | #define DPA_MASK_VBLANK_SRD (1 << 15) |
90a88643 | 7709 | #define FORCE_ARB_IDLE_PLANES (1 << 14) |
dc00b6a0 | 7710 | #define SKL_EDP_PSR_FIX_RDWRAP (1 << 3) |
90a88643 | 7711 | |
17e0adf0 MK |
7712 | #define CHICKEN_PAR2_1 _MMIO(0x42090) |
7713 | #define KVM_CONFIG_CHANGE_NOTIFICATION_SELECT (1 << 14) | |
7714 | ||
f4f4b59b | 7715 | #define CHICKEN_MISC_2 _MMIO(0x42084) |
746a5173 | 7716 | #define CNL_COMP_PWR_DOWN (1 << 23) |
f4f4b59b | 7717 | #define GLK_CL2_PWR_DOWN (1 << 12) |
746a5173 PZ |
7718 | #define GLK_CL1_PWR_DOWN (1 << 11) |
7719 | #define GLK_CL0_PWR_DOWN (1 << 10) | |
d8d4a512 | 7720 | |
5654a162 PP |
7721 | #define CHICKEN_MISC_4 _MMIO(0x4208c) |
7722 | #define FBC_STRIDE_OVERRIDE (1 << 13) | |
7723 | #define FBC_STRIDE_MASK 0x1FFF | |
7724 | ||
fe4ab3ce BW |
7725 | #define _CHICKEN_PIPESL_1_A 0x420b0 |
7726 | #define _CHICKEN_PIPESL_1_B 0x420b4 | |
8f670bb1 VS |
7727 | #define HSW_FBCQ_DIS (1 << 22) |
7728 | #define BDW_DPRS_MASK_VBLANK_SRD (1 << 0) | |
f0f59a00 | 7729 | #define CHICKEN_PIPESL_1(pipe) _MMIO_PIPE(pipe, _CHICKEN_PIPESL_1_A, _CHICKEN_PIPESL_1_B) |
fe4ab3ce | 7730 | |
12c4d4c1 VS |
7731 | #define _CHICKEN_TRANS_A 0x420c0 |
7732 | #define _CHICKEN_TRANS_B 0x420c4 | |
7733 | #define _CHICKEN_TRANS_C 0x420c8 | |
7734 | #define _CHICKEN_TRANS_EDP 0x420cc | |
1d581dc3 | 7735 | #define _CHICKEN_TRANS_D 0x420d8 |
12c4d4c1 VS |
7736 | #define CHICKEN_TRANS(trans) _MMIO(_PICK((trans), \ |
7737 | [TRANSCODER_EDP] = _CHICKEN_TRANS_EDP, \ | |
7738 | [TRANSCODER_A] = _CHICKEN_TRANS_A, \ | |
7739 | [TRANSCODER_B] = _CHICKEN_TRANS_B, \ | |
1d581dc3 VS |
7740 | [TRANSCODER_C] = _CHICKEN_TRANS_C, \ |
7741 | [TRANSCODER_D] = _CHICKEN_TRANS_D)) | |
5ee8ee86 PZ |
7742 | #define VSC_DATA_SEL_SOFTWARE_CONTROL (1 << 25) /* GLK and CNL+ */ |
7743 | #define DDI_TRAINING_OVERRIDE_ENABLE (1 << 19) | |
7744 | #define DDI_TRAINING_OVERRIDE_VALUE (1 << 18) | |
7745 | #define DDIE_TRAINING_OVERRIDE_ENABLE (1 << 17) /* CHICKEN_TRANS_A only */ | |
7746 | #define DDIE_TRAINING_OVERRIDE_VALUE (1 << 16) /* CHICKEN_TRANS_A only */ | |
7747 | #define PSR2_ADD_VERTICAL_LINE_COUNT (1 << 15) | |
7748 | #define PSR2_VSC_ENABLE_PROG_HEADER (1 << 12) | |
d86f0482 | 7749 | |
f0f59a00 | 7750 | #define DISP_ARB_CTL _MMIO(0x45000) |
5ee8ee86 PZ |
7751 | #define DISP_FBC_MEMORY_WAKE (1 << 31) |
7752 | #define DISP_TILE_SURFACE_SWIZZLING (1 << 13) | |
7753 | #define DISP_FBC_WM_DIS (1 << 15) | |
f0f59a00 | 7754 | #define DISP_ARB_CTL2 _MMIO(0x45004) |
5ee8ee86 PZ |
7755 | #define DISP_DATA_PARTITION_5_6 (1 << 6) |
7756 | #define DISP_IPC_ENABLE (1 << 3) | |
f0f59a00 | 7757 | #define DBUF_CTL _MMIO(0x45008) |
746edf8f MK |
7758 | #define DBUF_CTL_S1 _MMIO(0x45008) |
7759 | #define DBUF_CTL_S2 _MMIO(0x44FE8) | |
5ee8ee86 PZ |
7760 | #define DBUF_POWER_REQUEST (1 << 31) |
7761 | #define DBUF_POWER_STATE (1 << 30) | |
f0f59a00 | 7762 | #define GEN7_MSG_CTL _MMIO(0x45010) |
5ee8ee86 PZ |
7763 | #define WAIT_FOR_PCH_RESET_ACK (1 << 1) |
7764 | #define WAIT_FOR_PCH_FLR_ACK (1 << 0) | |
f0f59a00 | 7765 | #define HSW_NDE_RSTWRN_OPT _MMIO(0x46408) |
5ee8ee86 | 7766 | #define RESET_PCH_HANDSHAKE_ENABLE (1 << 4) |
553bd149 | 7767 | |
590e8ff0 | 7768 | #define GEN8_CHICKEN_DCPR_1 _MMIO(0x46430) |
ad186f3f PZ |
7769 | #define SKL_SELECT_ALTERNATE_DC_EXIT (1 << 30) |
7770 | #define MASK_WAKEMEM (1 << 13) | |
7771 | #define CNL_DDI_CLOCK_REG_ACCESS_ON (1 << 7) | |
590e8ff0 | 7772 | |
f0f59a00 | 7773 | #define SKL_DFSM _MMIO(0x51000) |
7a40aac1 | 7774 | #define SKL_DFSM_DISPLAY_PM_DISABLE (1 << 27) |
74393109 | 7775 | #define SKL_DFSM_DISPLAY_HDCP_DISABLE (1 << 25) |
a20e26d8 JRS |
7776 | #define SKL_DFSM_CDCLK_LIMIT_MASK (3 << 23) |
7777 | #define SKL_DFSM_CDCLK_LIMIT_675 (0 << 23) | |
7778 | #define SKL_DFSM_CDCLK_LIMIT_540 (1 << 23) | |
7779 | #define SKL_DFSM_CDCLK_LIMIT_450 (2 << 23) | |
7780 | #define SKL_DFSM_CDCLK_LIMIT_337_5 (3 << 23) | |
ee595888 | 7781 | #define ICL_DFSM_DMC_DISABLE (1 << 23) |
a20e26d8 JRS |
7782 | #define SKL_DFSM_PIPE_A_DISABLE (1 << 30) |
7783 | #define SKL_DFSM_PIPE_B_DISABLE (1 << 21) | |
7784 | #define SKL_DFSM_PIPE_C_DISABLE (1 << 28) | |
7785 | #define TGL_DFSM_PIPE_D_DISABLE (1 << 22) | |
0f9ed3b2 | 7786 | #define CNL_DFSM_DISPLAY_DSC_DISABLE (1 << 7) |
a9419e84 | 7787 | |
186a277e PZ |
7788 | #define SKL_DSSM _MMIO(0x51004) |
7789 | #define CNL_DSSM_CDCLK_PLL_REFCLK_24MHz (1 << 31) | |
7790 | #define ICL_DSSM_CDCLK_PLL_REFCLK_MASK (7 << 29) | |
7791 | #define ICL_DSSM_CDCLK_PLL_REFCLK_24MHz (0 << 29) | |
7792 | #define ICL_DSSM_CDCLK_PLL_REFCLK_19_2MHz (1 << 29) | |
7793 | #define ICL_DSSM_CDCLK_PLL_REFCLK_38_4MHz (2 << 29) | |
945f2672 | 7794 | |
a78536e7 | 7795 | #define GEN7_FF_SLICE_CS_CHICKEN1 _MMIO(0x20e0) |
5ee8ee86 | 7796 | #define GEN9_FFSC_PERCTX_PREEMPT_CTRL (1 << 14) |
a78536e7 | 7797 | |
f0f59a00 | 7798 | #define FF_SLICE_CS_CHICKEN2 _MMIO(0x20e4) |
5ee8ee86 PZ |
7799 | #define GEN9_TSG_BARRIER_ACK_DISABLE (1 << 8) |
7800 | #define GEN9_POOLED_EU_LOAD_BALANCING_FIX_DISABLE (1 << 10) | |
2caa3b26 | 7801 | |
2c8580e4 | 7802 | #define GEN9_CS_DEBUG_MODE1 _MMIO(0x20ec) |
99739f94 | 7803 | #define FF_DOP_CLOCK_GATE_DISABLE REG_BIT(1) |
6bb62855 | 7804 | #define GEN9_CTX_PREEMPT_REG _MMIO(0x2248) |
79bfa607 MK |
7805 | #define GEN12_DISABLE_POSH_BUSY_FF_DOP_CG REG_BIT(11) |
7806 | ||
e0f3fa09 | 7807 | #define GEN8_CS_CHICKEN1 _MMIO(0x2580) |
5ee8ee86 | 7808 | #define GEN9_PREEMPT_3D_OBJECT_LEVEL (1 << 0) |
5152defe MW |
7809 | #define GEN9_PREEMPT_GPGPU_LEVEL(hi, lo) (((hi) << 2) | ((lo) << 1)) |
7810 | #define GEN9_PREEMPT_GPGPU_MID_THREAD_LEVEL GEN9_PREEMPT_GPGPU_LEVEL(0, 0) | |
7811 | #define GEN9_PREEMPT_GPGPU_THREAD_GROUP_LEVEL GEN9_PREEMPT_GPGPU_LEVEL(0, 1) | |
7812 | #define GEN9_PREEMPT_GPGPU_COMMAND_LEVEL GEN9_PREEMPT_GPGPU_LEVEL(1, 0) | |
7813 | #define GEN9_PREEMPT_GPGPU_LEVEL_MASK GEN9_PREEMPT_GPGPU_LEVEL(1, 1) | |
e0f3fa09 | 7814 | |
e4e0c058 | 7815 | /* GEN7 chicken */ |
f0f59a00 | 7816 | #define GEN7_COMMON_SLICE_CHICKEN1 _MMIO(0x7010) |
b1f88820 OM |
7817 | #define GEN7_CSC1_RHWO_OPT_DISABLE_IN_RCC ((1 << 10) | (1 << 26)) |
7818 | #define GEN9_RHWO_OPTIMIZATION_DISABLE (1 << 14) | |
7819 | ||
7820 | #define COMMON_SLICE_CHICKEN2 _MMIO(0x7014) | |
7821 | #define GEN9_PBE_COMPRESSED_HASH_SELECTION (1 << 13) | |
7822 | #define GEN9_DISABLE_GATHER_AT_SET_SHADER_COMMON_SLICE (1 << 12) | |
7823 | #define GEN8_SBE_DISABLE_REPLAY_BUF_OPTIMIZATION (1 << 8) | |
7824 | #define GEN8_CSC2_SBE_VUE_CACHE_CONSERVATIVE (1 << 0) | |
7825 | ||
cbe3e1d1 TU |
7826 | #define GEN8_L3CNTLREG _MMIO(0x7034) |
7827 | #define GEN8_ERRDETBCTRL (1 << 9) | |
7828 | ||
b1f88820 OM |
7829 | #define GEN11_COMMON_SLICE_CHICKEN3 _MMIO(0x7304) |
7830 | #define GEN11_BLEND_EMB_FIX_DISABLE_IN_RCC (1 << 11) | |
1c757497 | 7831 | #define GEN12_DISABLE_CPS_AWARE_COLOR_PIPE (1 << 9) |
d71de14d | 7832 | |
f0f59a00 | 7833 | #define HIZ_CHICKEN _MMIO(0x7018) |
5ee8ee86 PZ |
7834 | # define CHV_HZ_8X8_MODE_IN_1X (1 << 15) |
7835 | # define BDW_HIZ_POWER_COMPILER_CLOCK_GATING_DISABLE (1 << 3) | |
d60de81d | 7836 | |
f0f59a00 | 7837 | #define GEN9_SLICE_COMMON_ECO_CHICKEN0 _MMIO(0x7308) |
5ee8ee86 | 7838 | #define DISABLE_PIXEL_MASK_CAMMING (1 << 14) |
183c6dac | 7839 | |
ab062639 | 7840 | #define GEN9_SLICE_COMMON_ECO_CHICKEN1 _MMIO(0x731c) |
f63c7b48 | 7841 | #define GEN11_STATE_CACHE_REDIRECT_TO_CS (1 << 11) |
ab062639 | 7842 | |
0c7d2aed RS |
7843 | #define GEN7_SARCHKMD _MMIO(0xB000) |
7844 | #define GEN7_DISABLE_DEMAND_PREFETCH (1 << 31) | |
71ffd49c | 7845 | #define GEN7_DISABLE_SAMPLER_PREFETCH (1 << 30) |
0c7d2aed | 7846 | |
f0f59a00 | 7847 | #define GEN7_L3SQCREG1 _MMIO(0xB010) |
031994ee VS |
7848 | #define VLV_B0_WA_L3SQCREG1_VALUE 0x00D30000 |
7849 | ||
f0f59a00 | 7850 | #define GEN8_L3SQCREG1 _MMIO(0xB100) |
450174fe ID |
7851 | /* |
7852 | * Note that on CHV the following has an off-by-one error wrt. to BSpec. | |
7853 | * Using the formula in BSpec leads to a hang, while the formula here works | |
7854 | * fine and matches the formulas for all other platforms. A BSpec change | |
7855 | * request has been filed to clarify this. | |
7856 | */ | |
36579cb6 ID |
7857 | #define L3_GENERAL_PRIO_CREDITS(x) (((x) >> 1) << 19) |
7858 | #define L3_HIGH_PRIO_CREDITS(x) (((x) >> 1) << 14) | |
930a784d | 7859 | #define L3_PRIO_CREDITS_MASK ((0x1f << 19) | (0x1f << 14)) |
51ce4db1 | 7860 | |
f0f59a00 | 7861 | #define GEN7_L3CNTLREG1 _MMIO(0xB01C) |
1af8452f | 7862 | #define GEN7_WA_FOR_GEN7_L3_CONTROL 0x3C47FF8C |
5ee8ee86 | 7863 | #define GEN7_L3AGDIS (1 << 19) |
f0f59a00 VS |
7864 | #define GEN7_L3CNTLREG2 _MMIO(0xB020) |
7865 | #define GEN7_L3CNTLREG3 _MMIO(0xB024) | |
e4e0c058 | 7866 | |
f0f59a00 | 7867 | #define GEN7_L3_CHICKEN_MODE_REGISTER _MMIO(0xB030) |
5215eef3 OM |
7868 | #define GEN7_WA_L3_CHICKEN_MODE 0x20000000 |
7869 | #define GEN10_L3_CHICKEN_MODE_REGISTER _MMIO(0xB114) | |
7870 | #define GEN11_I2M_WRITE_DISABLE (1 << 28) | |
e4e0c058 | 7871 | |
f0f59a00 | 7872 | #define GEN7_L3SQCREG4 _MMIO(0xb034) |
5ee8ee86 | 7873 | #define L3SQ_URB_READ_CAM_MATCH_DISABLE (1 << 27) |
61939d97 | 7874 | |
b83a309a TU |
7875 | #define GEN11_SCRATCH2 _MMIO(0xb140) |
7876 | #define GEN11_COHERENT_PARTIAL_WRITE_MERGE_ENABLE (1 << 19) | |
7877 | ||
f0f59a00 | 7878 | #define GEN8_L3SQCREG4 _MMIO(0xb118) |
5246ae4b OM |
7879 | #define GEN11_LQSC_CLEAN_EVICT_DISABLE (1 << 6) |
7880 | #define GEN8_LQSC_RO_PERF_DIS (1 << 27) | |
7881 | #define GEN8_LQSC_FLUSH_COHERENT_LINES (1 << 21) | |
8bc0ccf6 | 7882 | |
63801f21 | 7883 | /* GEN8 chicken */ |
f0f59a00 | 7884 | #define HDC_CHICKEN0 _MMIO(0x7300) |
acfb5554 | 7885 | #define CNL_HDC_CHICKEN0 _MMIO(0xE5F0) |
cc38cae7 | 7886 | #define ICL_HDC_MODE _MMIO(0xE5F4) |
5ee8ee86 PZ |
7887 | #define HDC_FORCE_CSR_NON_COHERENT_OVR_DISABLE (1 << 15) |
7888 | #define HDC_FENCE_DEST_SLM_DISABLE (1 << 14) | |
7889 | #define HDC_DONOT_FETCH_MEM_WHEN_MASKED (1 << 11) | |
7890 | #define HDC_FORCE_CONTEXT_SAVE_RESTORE_NON_COHERENT (1 << 5) | |
7891 | #define HDC_FORCE_NON_COHERENT (1 << 4) | |
7892 | #define HDC_BARRIER_PERFORMANCE_DISABLE (1 << 10) | |
63801f21 | 7893 | |
3669ab61 AS |
7894 | #define GEN8_HDC_CHICKEN1 _MMIO(0x7304) |
7895 | ||
38a39a7b | 7896 | /* GEN9 chicken */ |
f0f59a00 | 7897 | #define SLICE_ECO_CHICKEN0 _MMIO(0x7308) |
38a39a7b BW |
7898 | #define PIXEL_MASK_CAMMING_DISABLE (1 << 14) |
7899 | ||
0c79f9cb MT |
7900 | #define GEN9_WM_CHICKEN3 _MMIO(0x5588) |
7901 | #define GEN9_FACTOR_IN_CLR_VAL_HIZ (1 << 9) | |
7902 | ||
db099c8f | 7903 | /* WaCatErrorRejectionIssue */ |
f0f59a00 | 7904 | #define GEN7_SQ_CHICKEN_MBCUNIT_CONFIG _MMIO(0x9030) |
5ee8ee86 | 7905 | #define GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB (1 << 11) |
db099c8f | 7906 | |
f0f59a00 | 7907 | #define HSW_SCRATCH1 _MMIO(0xb038) |
5ee8ee86 | 7908 | #define HSW_SCRATCH1_L3_DATA_ATOMICS_DISABLE (1 << 27) |
f3fc4884 | 7909 | |
f0f59a00 | 7910 | #define BDW_SCRATCH1 _MMIO(0xb11c) |
5ee8ee86 | 7911 | #define GEN9_LBS_SLA_RETRY_TIMER_DECREMENT_ENABLE (1 << 2) |
77719d28 | 7912 | |
e16a3750 | 7913 | /*GEN11 chicken */ |
26eeea15 AS |
7914 | #define _PIPEA_CHICKEN 0x70038 |
7915 | #define _PIPEB_CHICKEN 0x71038 | |
7916 | #define _PIPEC_CHICKEN 0x72038 | |
7917 | #define PIPE_CHICKEN(pipe) _MMIO_PIPE(pipe, _PIPEA_CHICKEN,\ | |
7918 | _PIPEB_CHICKEN) | |
7919 | #define PIXEL_ROUNDING_TRUNC_FB_PASSTHRU (1 << 15) | |
7920 | #define PER_PIXEL_ALPHA_BYPASS_EN (1 << 7) | |
e16a3750 | 7921 | |
b9055052 ZW |
7922 | /* PCH */ |
7923 | ||
dce88879 LDM |
7924 | #define PCH_DISPLAY_BASE 0xc0000u |
7925 | ||
23e81d69 | 7926 | /* south display engine interrupt: IBX */ |
776ad806 JB |
7927 | #define SDE_AUDIO_POWER_D (1 << 27) |
7928 | #define SDE_AUDIO_POWER_C (1 << 26) | |
7929 | #define SDE_AUDIO_POWER_B (1 << 25) | |
7930 | #define SDE_AUDIO_POWER_SHIFT (25) | |
7931 | #define SDE_AUDIO_POWER_MASK (7 << SDE_AUDIO_POWER_SHIFT) | |
7932 | #define SDE_GMBUS (1 << 24) | |
7933 | #define SDE_AUDIO_HDCP_TRANSB (1 << 23) | |
7934 | #define SDE_AUDIO_HDCP_TRANSA (1 << 22) | |
7935 | #define SDE_AUDIO_HDCP_MASK (3 << 22) | |
7936 | #define SDE_AUDIO_TRANSB (1 << 21) | |
7937 | #define SDE_AUDIO_TRANSA (1 << 20) | |
7938 | #define SDE_AUDIO_TRANS_MASK (3 << 20) | |
7939 | #define SDE_POISON (1 << 19) | |
7940 | /* 18 reserved */ | |
7941 | #define SDE_FDI_RXB (1 << 17) | |
7942 | #define SDE_FDI_RXA (1 << 16) | |
7943 | #define SDE_FDI_MASK (3 << 16) | |
7944 | #define SDE_AUXD (1 << 15) | |
7945 | #define SDE_AUXC (1 << 14) | |
7946 | #define SDE_AUXB (1 << 13) | |
7947 | #define SDE_AUX_MASK (7 << 13) | |
7948 | /* 12 reserved */ | |
b9055052 ZW |
7949 | #define SDE_CRT_HOTPLUG (1 << 11) |
7950 | #define SDE_PORTD_HOTPLUG (1 << 10) | |
7951 | #define SDE_PORTC_HOTPLUG (1 << 9) | |
7952 | #define SDE_PORTB_HOTPLUG (1 << 8) | |
7953 | #define SDE_SDVOB_HOTPLUG (1 << 6) | |
e5868a31 EE |
7954 | #define SDE_HOTPLUG_MASK (SDE_CRT_HOTPLUG | \ |
7955 | SDE_SDVOB_HOTPLUG | \ | |
7956 | SDE_PORTB_HOTPLUG | \ | |
7957 | SDE_PORTC_HOTPLUG | \ | |
7958 | SDE_PORTD_HOTPLUG) | |
776ad806 JB |
7959 | #define SDE_TRANSB_CRC_DONE (1 << 5) |
7960 | #define SDE_TRANSB_CRC_ERR (1 << 4) | |
7961 | #define SDE_TRANSB_FIFO_UNDER (1 << 3) | |
7962 | #define SDE_TRANSA_CRC_DONE (1 << 2) | |
7963 | #define SDE_TRANSA_CRC_ERR (1 << 1) | |
7964 | #define SDE_TRANSA_FIFO_UNDER (1 << 0) | |
7965 | #define SDE_TRANS_MASK (0x3f) | |
23e81d69 | 7966 | |
31604222 | 7967 | /* south display engine interrupt: CPT - CNP */ |
23e81d69 AJ |
7968 | #define SDE_AUDIO_POWER_D_CPT (1 << 31) |
7969 | #define SDE_AUDIO_POWER_C_CPT (1 << 30) | |
7970 | #define SDE_AUDIO_POWER_B_CPT (1 << 29) | |
7971 | #define SDE_AUDIO_POWER_SHIFT_CPT 29 | |
7972 | #define SDE_AUDIO_POWER_MASK_CPT (7 << 29) | |
7973 | #define SDE_AUXD_CPT (1 << 27) | |
7974 | #define SDE_AUXC_CPT (1 << 26) | |
7975 | #define SDE_AUXB_CPT (1 << 25) | |
7976 | #define SDE_AUX_MASK_CPT (7 << 25) | |
26951caf | 7977 | #define SDE_PORTE_HOTPLUG_SPT (1 << 25) |
74c0b395 | 7978 | #define SDE_PORTA_HOTPLUG_SPT (1 << 24) |
8db9d77b ZW |
7979 | #define SDE_PORTD_HOTPLUG_CPT (1 << 23) |
7980 | #define SDE_PORTC_HOTPLUG_CPT (1 << 22) | |
7981 | #define SDE_PORTB_HOTPLUG_CPT (1 << 21) | |
23e81d69 | 7982 | #define SDE_CRT_HOTPLUG_CPT (1 << 19) |
73c352a2 | 7983 | #define SDE_SDVOB_HOTPLUG_CPT (1 << 18) |
2d7b8366 | 7984 | #define SDE_HOTPLUG_MASK_CPT (SDE_CRT_HOTPLUG_CPT | \ |
73c352a2 | 7985 | SDE_SDVOB_HOTPLUG_CPT | \ |
2d7b8366 YL |
7986 | SDE_PORTD_HOTPLUG_CPT | \ |
7987 | SDE_PORTC_HOTPLUG_CPT | \ | |
7988 | SDE_PORTB_HOTPLUG_CPT) | |
26951caf XZ |
7989 | #define SDE_HOTPLUG_MASK_SPT (SDE_PORTE_HOTPLUG_SPT | \ |
7990 | SDE_PORTD_HOTPLUG_CPT | \ | |
7991 | SDE_PORTC_HOTPLUG_CPT | \ | |
74c0b395 VS |
7992 | SDE_PORTB_HOTPLUG_CPT | \ |
7993 | SDE_PORTA_HOTPLUG_SPT) | |
23e81d69 | 7994 | #define SDE_GMBUS_CPT (1 << 17) |
8664281b | 7995 | #define SDE_ERROR_CPT (1 << 16) |
23e81d69 AJ |
7996 | #define SDE_AUDIO_CP_REQ_C_CPT (1 << 10) |
7997 | #define SDE_AUDIO_CP_CHG_C_CPT (1 << 9) | |
7998 | #define SDE_FDI_RXC_CPT (1 << 8) | |
7999 | #define SDE_AUDIO_CP_REQ_B_CPT (1 << 6) | |
8000 | #define SDE_AUDIO_CP_CHG_B_CPT (1 << 5) | |
8001 | #define SDE_FDI_RXB_CPT (1 << 4) | |
8002 | #define SDE_AUDIO_CP_REQ_A_CPT (1 << 2) | |
8003 | #define SDE_AUDIO_CP_CHG_A_CPT (1 << 1) | |
8004 | #define SDE_FDI_RXA_CPT (1 << 0) | |
8005 | #define SDE_AUDIO_CP_REQ_CPT (SDE_AUDIO_CP_REQ_C_CPT | \ | |
8006 | SDE_AUDIO_CP_REQ_B_CPT | \ | |
8007 | SDE_AUDIO_CP_REQ_A_CPT) | |
8008 | #define SDE_AUDIO_CP_CHG_CPT (SDE_AUDIO_CP_CHG_C_CPT | \ | |
8009 | SDE_AUDIO_CP_CHG_B_CPT | \ | |
8010 | SDE_AUDIO_CP_CHG_A_CPT) | |
8011 | #define SDE_FDI_MASK_CPT (SDE_FDI_RXC_CPT | \ | |
8012 | SDE_FDI_RXB_CPT | \ | |
8013 | SDE_FDI_RXA_CPT) | |
b9055052 | 8014 | |
52dfdba0 | 8015 | /* south display engine interrupt: ICP/TGP */ |
31604222 | 8016 | #define SDE_GMBUS_ICP (1 << 23) |
b9fcddab PZ |
8017 | #define SDE_TC_HOTPLUG_ICP(tc_port) (1 << ((tc_port) + 24)) |
8018 | #define SDE_DDI_HOTPLUG_ICP(port) (1 << ((port) + 16)) | |
b32821c0 LDM |
8019 | #define SDE_DDI_MASK_ICP (SDE_DDI_HOTPLUG_ICP(PORT_B) | \ |
8020 | SDE_DDI_HOTPLUG_ICP(PORT_A)) | |
8021 | #define SDE_TC_MASK_ICP (SDE_TC_HOTPLUG_ICP(PORT_TC4) | \ | |
8022 | SDE_TC_HOTPLUG_ICP(PORT_TC3) | \ | |
8023 | SDE_TC_HOTPLUG_ICP(PORT_TC2) | \ | |
8024 | SDE_TC_HOTPLUG_ICP(PORT_TC1)) | |
8025 | #define SDE_DDI_MASK_TGP (SDE_DDI_HOTPLUG_ICP(PORT_C) | \ | |
8026 | SDE_DDI_HOTPLUG_ICP(PORT_B) | \ | |
8027 | SDE_DDI_HOTPLUG_ICP(PORT_A)) | |
8028 | #define SDE_TC_MASK_TGP (SDE_TC_HOTPLUG_ICP(PORT_TC6) | \ | |
8029 | SDE_TC_HOTPLUG_ICP(PORT_TC5) | \ | |
8030 | SDE_TC_HOTPLUG_ICP(PORT_TC4) | \ | |
8031 | SDE_TC_HOTPLUG_ICP(PORT_TC3) | \ | |
8032 | SDE_TC_HOTPLUG_ICP(PORT_TC2) | \ | |
8033 | SDE_TC_HOTPLUG_ICP(PORT_TC1)) | |
31604222 | 8034 | |
f0f59a00 VS |
8035 | #define SDEISR _MMIO(0xc4000) |
8036 | #define SDEIMR _MMIO(0xc4004) | |
8037 | #define SDEIIR _MMIO(0xc4008) | |
8038 | #define SDEIER _MMIO(0xc400c) | |
b9055052 | 8039 | |
f0f59a00 | 8040 | #define SERR_INT _MMIO(0xc4040) |
5ee8ee86 PZ |
8041 | #define SERR_INT_POISON (1 << 31) |
8042 | #define SERR_INT_TRANS_FIFO_UNDERRUN(pipe) (1 << ((pipe) * 3)) | |
8664281b | 8043 | |
b9055052 | 8044 | /* digital port hotplug */ |
f0f59a00 | 8045 | #define PCH_PORT_HOTPLUG _MMIO(0xc4030) /* SHOTPLUG_CTL */ |
195baa06 | 8046 | #define PORTA_HOTPLUG_ENABLE (1 << 28) /* LPT:LP+ & BXT */ |
d252bf68 | 8047 | #define BXT_DDIA_HPD_INVERT (1 << 27) |
195baa06 VS |
8048 | #define PORTA_HOTPLUG_STATUS_MASK (3 << 24) /* SPT+ & BXT */ |
8049 | #define PORTA_HOTPLUG_NO_DETECT (0 << 24) /* SPT+ & BXT */ | |
8050 | #define PORTA_HOTPLUG_SHORT_DETECT (1 << 24) /* SPT+ & BXT */ | |
8051 | #define PORTA_HOTPLUG_LONG_DETECT (2 << 24) /* SPT+ & BXT */ | |
40bfd7a3 VS |
8052 | #define PORTD_HOTPLUG_ENABLE (1 << 20) |
8053 | #define PORTD_PULSE_DURATION_2ms (0 << 18) /* pre-LPT */ | |
8054 | #define PORTD_PULSE_DURATION_4_5ms (1 << 18) /* pre-LPT */ | |
8055 | #define PORTD_PULSE_DURATION_6ms (2 << 18) /* pre-LPT */ | |
8056 | #define PORTD_PULSE_DURATION_100ms (3 << 18) /* pre-LPT */ | |
8057 | #define PORTD_PULSE_DURATION_MASK (3 << 18) /* pre-LPT */ | |
8058 | #define PORTD_HOTPLUG_STATUS_MASK (3 << 16) | |
b696519e DL |
8059 | #define PORTD_HOTPLUG_NO_DETECT (0 << 16) |
8060 | #define PORTD_HOTPLUG_SHORT_DETECT (1 << 16) | |
8061 | #define PORTD_HOTPLUG_LONG_DETECT (2 << 16) | |
40bfd7a3 | 8062 | #define PORTC_HOTPLUG_ENABLE (1 << 12) |
d252bf68 | 8063 | #define BXT_DDIC_HPD_INVERT (1 << 11) |
40bfd7a3 VS |
8064 | #define PORTC_PULSE_DURATION_2ms (0 << 10) /* pre-LPT */ |
8065 | #define PORTC_PULSE_DURATION_4_5ms (1 << 10) /* pre-LPT */ | |
8066 | #define PORTC_PULSE_DURATION_6ms (2 << 10) /* pre-LPT */ | |
8067 | #define PORTC_PULSE_DURATION_100ms (3 << 10) /* pre-LPT */ | |
8068 | #define PORTC_PULSE_DURATION_MASK (3 << 10) /* pre-LPT */ | |
8069 | #define PORTC_HOTPLUG_STATUS_MASK (3 << 8) | |
b696519e DL |
8070 | #define PORTC_HOTPLUG_NO_DETECT (0 << 8) |
8071 | #define PORTC_HOTPLUG_SHORT_DETECT (1 << 8) | |
8072 | #define PORTC_HOTPLUG_LONG_DETECT (2 << 8) | |
40bfd7a3 | 8073 | #define PORTB_HOTPLUG_ENABLE (1 << 4) |
d252bf68 | 8074 | #define BXT_DDIB_HPD_INVERT (1 << 3) |
40bfd7a3 VS |
8075 | #define PORTB_PULSE_DURATION_2ms (0 << 2) /* pre-LPT */ |
8076 | #define PORTB_PULSE_DURATION_4_5ms (1 << 2) /* pre-LPT */ | |
8077 | #define PORTB_PULSE_DURATION_6ms (2 << 2) /* pre-LPT */ | |
8078 | #define PORTB_PULSE_DURATION_100ms (3 << 2) /* pre-LPT */ | |
8079 | #define PORTB_PULSE_DURATION_MASK (3 << 2) /* pre-LPT */ | |
8080 | #define PORTB_HOTPLUG_STATUS_MASK (3 << 0) | |
b696519e DL |
8081 | #define PORTB_HOTPLUG_NO_DETECT (0 << 0) |
8082 | #define PORTB_HOTPLUG_SHORT_DETECT (1 << 0) | |
8083 | #define PORTB_HOTPLUG_LONG_DETECT (2 << 0) | |
d252bf68 SS |
8084 | #define BXT_DDI_HPD_INVERT_MASK (BXT_DDIA_HPD_INVERT | \ |
8085 | BXT_DDIB_HPD_INVERT | \ | |
8086 | BXT_DDIC_HPD_INVERT) | |
b9055052 | 8087 | |
f0f59a00 | 8088 | #define PCH_PORT_HOTPLUG2 _MMIO(0xc403C) /* SHOTPLUG_CTL2 SPT+ */ |
40bfd7a3 VS |
8089 | #define PORTE_HOTPLUG_ENABLE (1 << 4) |
8090 | #define PORTE_HOTPLUG_STATUS_MASK (3 << 0) | |
26951caf XZ |
8091 | #define PORTE_HOTPLUG_NO_DETECT (0 << 0) |
8092 | #define PORTE_HOTPLUG_SHORT_DETECT (1 << 0) | |
8093 | #define PORTE_HOTPLUG_LONG_DETECT (2 << 0) | |
b9055052 | 8094 | |
31604222 AS |
8095 | /* This register is a reuse of PCH_PORT_HOTPLUG register. The |
8096 | * functionality covered in PCH_PORT_HOTPLUG is split into | |
8097 | * SHOTPLUG_CTL_DDI and SHOTPLUG_CTL_TC. | |
8098 | */ | |
8099 | ||
ed3126fa LDM |
8100 | #define SHOTPLUG_CTL_DDI _MMIO(0xc4030) |
8101 | #define SHOTPLUG_CTL_DDI_HPD_ENABLE(port) (0x8 << (4 * (port))) | |
8102 | #define SHOTPLUG_CTL_DDI_HPD_STATUS_MASK(port) (0x3 << (4 * (port))) | |
8103 | #define SHOTPLUG_CTL_DDI_HPD_NO_DETECT(port) (0x0 << (4 * (port))) | |
8104 | #define SHOTPLUG_CTL_DDI_HPD_SHORT_DETECT(port) (0x1 << (4 * (port))) | |
8105 | #define SHOTPLUG_CTL_DDI_HPD_LONG_DETECT(port) (0x2 << (4 * (port))) | |
8106 | #define SHOTPLUG_CTL_DDI_HPD_SHORT_LONG_DETECT(port) (0x3 << (4 * (port))) | |
31604222 AS |
8107 | |
8108 | #define SHOTPLUG_CTL_TC _MMIO(0xc4034) | |
8109 | #define ICP_TC_HPD_ENABLE(tc_port) (8 << (tc_port) * 4) | |
c7d2959f AS |
8110 | /* Icelake DSC Rate Control Range Parameter Registers */ |
8111 | #define DSCA_RC_RANGE_PARAMETERS_0 _MMIO(0x6B240) | |
8112 | #define DSCA_RC_RANGE_PARAMETERS_0_UDW _MMIO(0x6B240 + 4) | |
8113 | #define DSCC_RC_RANGE_PARAMETERS_0 _MMIO(0x6BA40) | |
8114 | #define DSCC_RC_RANGE_PARAMETERS_0_UDW _MMIO(0x6BA40 + 4) | |
8115 | #define _ICL_DSC0_RC_RANGE_PARAMETERS_0_PB (0x78208) | |
8116 | #define _ICL_DSC0_RC_RANGE_PARAMETERS_0_UDW_PB (0x78208 + 4) | |
8117 | #define _ICL_DSC1_RC_RANGE_PARAMETERS_0_PB (0x78308) | |
8118 | #define _ICL_DSC1_RC_RANGE_PARAMETERS_0_UDW_PB (0x78308 + 4) | |
8119 | #define _ICL_DSC0_RC_RANGE_PARAMETERS_0_PC (0x78408) | |
8120 | #define _ICL_DSC0_RC_RANGE_PARAMETERS_0_UDW_PC (0x78408 + 4) | |
8121 | #define _ICL_DSC1_RC_RANGE_PARAMETERS_0_PC (0x78508) | |
8122 | #define _ICL_DSC1_RC_RANGE_PARAMETERS_0_UDW_PC (0x78508 + 4) | |
8123 | #define ICL_DSC0_RC_RANGE_PARAMETERS_0(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8124 | _ICL_DSC0_RC_RANGE_PARAMETERS_0_PB, \ | |
8125 | _ICL_DSC0_RC_RANGE_PARAMETERS_0_PC) | |
8126 | #define ICL_DSC0_RC_RANGE_PARAMETERS_0_UDW(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8127 | _ICL_DSC0_RC_RANGE_PARAMETERS_0_UDW_PB, \ | |
8128 | _ICL_DSC0_RC_RANGE_PARAMETERS_0_UDW_PC) | |
8129 | #define ICL_DSC1_RC_RANGE_PARAMETERS_0(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8130 | _ICL_DSC1_RC_RANGE_PARAMETERS_0_PB, \ | |
8131 | _ICL_DSC1_RC_RANGE_PARAMETERS_0_PC) | |
8132 | #define ICL_DSC1_RC_RANGE_PARAMETERS_0_UDW(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8133 | _ICL_DSC1_RC_RANGE_PARAMETERS_0_UDW_PB, \ | |
8134 | _ICL_DSC1_RC_RANGE_PARAMETERS_0_UDW_PC) | |
8135 | #define RC_BPG_OFFSET_SHIFT 10 | |
8136 | #define RC_MAX_QP_SHIFT 5 | |
8137 | #define RC_MIN_QP_SHIFT 0 | |
8138 | ||
8139 | #define DSCA_RC_RANGE_PARAMETERS_1 _MMIO(0x6B248) | |
8140 | #define DSCA_RC_RANGE_PARAMETERS_1_UDW _MMIO(0x6B248 + 4) | |
8141 | #define DSCC_RC_RANGE_PARAMETERS_1 _MMIO(0x6BA48) | |
8142 | #define DSCC_RC_RANGE_PARAMETERS_1_UDW _MMIO(0x6BA48 + 4) | |
8143 | #define _ICL_DSC0_RC_RANGE_PARAMETERS_1_PB (0x78210) | |
8144 | #define _ICL_DSC0_RC_RANGE_PARAMETERS_1_UDW_PB (0x78210 + 4) | |
8145 | #define _ICL_DSC1_RC_RANGE_PARAMETERS_1_PB (0x78310) | |
8146 | #define _ICL_DSC1_RC_RANGE_PARAMETERS_1_UDW_PB (0x78310 + 4) | |
8147 | #define _ICL_DSC0_RC_RANGE_PARAMETERS_1_PC (0x78410) | |
8148 | #define _ICL_DSC0_RC_RANGE_PARAMETERS_1_UDW_PC (0x78410 + 4) | |
8149 | #define _ICL_DSC1_RC_RANGE_PARAMETERS_1_PC (0x78510) | |
8150 | #define _ICL_DSC1_RC_RANGE_PARAMETERS_1_UDW_PC (0x78510 + 4) | |
8151 | #define ICL_DSC0_RC_RANGE_PARAMETERS_1(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8152 | _ICL_DSC0_RC_RANGE_PARAMETERS_1_PB, \ | |
8153 | _ICL_DSC0_RC_RANGE_PARAMETERS_1_PC) | |
8154 | #define ICL_DSC0_RC_RANGE_PARAMETERS_1_UDW(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8155 | _ICL_DSC0_RC_RANGE_PARAMETERS_1_UDW_PB, \ | |
8156 | _ICL_DSC0_RC_RANGE_PARAMETERS_1_UDW_PC) | |
8157 | #define ICL_DSC1_RC_RANGE_PARAMETERS_1(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8158 | _ICL_DSC1_RC_RANGE_PARAMETERS_1_PB, \ | |
8159 | _ICL_DSC1_RC_RANGE_PARAMETERS_1_PC) | |
8160 | #define ICL_DSC1_RC_RANGE_PARAMETERS_1_UDW(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8161 | _ICL_DSC1_RC_RANGE_PARAMETERS_1_UDW_PB, \ | |
8162 | _ICL_DSC1_RC_RANGE_PARAMETERS_1_UDW_PC) | |
8163 | ||
8164 | #define DSCA_RC_RANGE_PARAMETERS_2 _MMIO(0x6B250) | |
8165 | #define DSCA_RC_RANGE_PARAMETERS_2_UDW _MMIO(0x6B250 + 4) | |
8166 | #define DSCC_RC_RANGE_PARAMETERS_2 _MMIO(0x6BA50) | |
8167 | #define DSCC_RC_RANGE_PARAMETERS_2_UDW _MMIO(0x6BA50 + 4) | |
8168 | #define _ICL_DSC0_RC_RANGE_PARAMETERS_2_PB (0x78218) | |
8169 | #define _ICL_DSC0_RC_RANGE_PARAMETERS_2_UDW_PB (0x78218 + 4) | |
8170 | #define _ICL_DSC1_RC_RANGE_PARAMETERS_2_PB (0x78318) | |
8171 | #define _ICL_DSC1_RC_RANGE_PARAMETERS_2_UDW_PB (0x78318 + 4) | |
8172 | #define _ICL_DSC0_RC_RANGE_PARAMETERS_2_PC (0x78418) | |
8173 | #define _ICL_DSC0_RC_RANGE_PARAMETERS_2_UDW_PC (0x78418 + 4) | |
8174 | #define _ICL_DSC1_RC_RANGE_PARAMETERS_2_PC (0x78518) | |
8175 | #define _ICL_DSC1_RC_RANGE_PARAMETERS_2_UDW_PC (0x78518 + 4) | |
8176 | #define ICL_DSC0_RC_RANGE_PARAMETERS_2(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8177 | _ICL_DSC0_RC_RANGE_PARAMETERS_2_PB, \ | |
8178 | _ICL_DSC0_RC_RANGE_PARAMETERS_2_PC) | |
8179 | #define ICL_DSC0_RC_RANGE_PARAMETERS_2_UDW(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8180 | _ICL_DSC0_RC_RANGE_PARAMETERS_2_UDW_PB, \ | |
8181 | _ICL_DSC0_RC_RANGE_PARAMETERS_2_UDW_PC) | |
8182 | #define ICL_DSC1_RC_RANGE_PARAMETERS_2(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8183 | _ICL_DSC1_RC_RANGE_PARAMETERS_2_PB, \ | |
8184 | _ICL_DSC1_RC_RANGE_PARAMETERS_2_PC) | |
8185 | #define ICL_DSC1_RC_RANGE_PARAMETERS_2_UDW(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8186 | _ICL_DSC1_RC_RANGE_PARAMETERS_2_UDW_PB, \ | |
8187 | _ICL_DSC1_RC_RANGE_PARAMETERS_2_UDW_PC) | |
8188 | ||
8189 | #define DSCA_RC_RANGE_PARAMETERS_3 _MMIO(0x6B258) | |
8190 | #define DSCA_RC_RANGE_PARAMETERS_3_UDW _MMIO(0x6B258 + 4) | |
8191 | #define DSCC_RC_RANGE_PARAMETERS_3 _MMIO(0x6BA58) | |
8192 | #define DSCC_RC_RANGE_PARAMETERS_3_UDW _MMIO(0x6BA58 + 4) | |
8193 | #define _ICL_DSC0_RC_RANGE_PARAMETERS_3_PB (0x78220) | |
8194 | #define _ICL_DSC0_RC_RANGE_PARAMETERS_3_UDW_PB (0x78220 + 4) | |
8195 | #define _ICL_DSC1_RC_RANGE_PARAMETERS_3_PB (0x78320) | |
8196 | #define _ICL_DSC1_RC_RANGE_PARAMETERS_3_UDW_PB (0x78320 + 4) | |
8197 | #define _ICL_DSC0_RC_RANGE_PARAMETERS_3_PC (0x78420) | |
8198 | #define _ICL_DSC0_RC_RANGE_PARAMETERS_3_UDW_PC (0x78420 + 4) | |
8199 | #define _ICL_DSC1_RC_RANGE_PARAMETERS_3_PC (0x78520) | |
8200 | #define _ICL_DSC1_RC_RANGE_PARAMETERS_3_UDW_PC (0x78520 + 4) | |
8201 | #define ICL_DSC0_RC_RANGE_PARAMETERS_3(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8202 | _ICL_DSC0_RC_RANGE_PARAMETERS_3_PB, \ | |
8203 | _ICL_DSC0_RC_RANGE_PARAMETERS_3_PC) | |
8204 | #define ICL_DSC0_RC_RANGE_PARAMETERS_3_UDW(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8205 | _ICL_DSC0_RC_RANGE_PARAMETERS_3_UDW_PB, \ | |
8206 | _ICL_DSC0_RC_RANGE_PARAMETERS_3_UDW_PC) | |
8207 | #define ICL_DSC1_RC_RANGE_PARAMETERS_3(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8208 | _ICL_DSC1_RC_RANGE_PARAMETERS_3_PB, \ | |
8209 | _ICL_DSC1_RC_RANGE_PARAMETERS_3_PC) | |
8210 | #define ICL_DSC1_RC_RANGE_PARAMETERS_3_UDW(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
8211 | _ICL_DSC1_RC_RANGE_PARAMETERS_3_UDW_PB, \ | |
8212 | _ICL_DSC1_RC_RANGE_PARAMETERS_3_UDW_PC) | |
8213 | ||
31604222 AS |
8214 | #define ICP_TC_HPD_LONG_DETECT(tc_port) (2 << (tc_port) * 4) |
8215 | #define ICP_TC_HPD_SHORT_DETECT(tc_port) (1 << (tc_port) * 4) | |
8216 | ||
ed3126fa LDM |
8217 | #define ICP_DDI_HPD_ENABLE_MASK (SHOTPLUG_CTL_DDI_HPD_ENABLE(PORT_B) | \ |
8218 | SHOTPLUG_CTL_DDI_HPD_ENABLE(PORT_A)) | |
52dfdba0 LDM |
8219 | #define ICP_TC_HPD_ENABLE_MASK (ICP_TC_HPD_ENABLE(PORT_TC4) | \ |
8220 | ICP_TC_HPD_ENABLE(PORT_TC3) | \ | |
8221 | ICP_TC_HPD_ENABLE(PORT_TC2) | \ | |
8222 | ICP_TC_HPD_ENABLE(PORT_TC1)) | |
ed3126fa LDM |
8223 | #define TGP_DDI_HPD_ENABLE_MASK (SHOTPLUG_CTL_DDI_HPD_ENABLE(PORT_C) | \ |
8224 | SHOTPLUG_CTL_DDI_HPD_ENABLE(PORT_B) | \ | |
8225 | SHOTPLUG_CTL_DDI_HPD_ENABLE(PORT_A)) | |
52dfdba0 LDM |
8226 | #define TGP_TC_HPD_ENABLE_MASK (ICP_TC_HPD_ENABLE(PORT_TC6) | \ |
8227 | ICP_TC_HPD_ENABLE(PORT_TC5) | \ | |
8228 | ICP_TC_HPD_ENABLE_MASK) | |
8229 | ||
9db4a9c7 JB |
8230 | #define _PCH_DPLL_A 0xc6014 |
8231 | #define _PCH_DPLL_B 0xc6018 | |
9e8789ec | 8232 | #define PCH_DPLL(pll) _MMIO((pll) == 0 ? _PCH_DPLL_A : _PCH_DPLL_B) |
b9055052 | 8233 | |
9db4a9c7 | 8234 | #define _PCH_FPA0 0xc6040 |
5ee8ee86 | 8235 | #define FP_CB_TUNE (0x3 << 22) |
9db4a9c7 JB |
8236 | #define _PCH_FPA1 0xc6044 |
8237 | #define _PCH_FPB0 0xc6048 | |
8238 | #define _PCH_FPB1 0xc604c | |
9e8789ec PZ |
8239 | #define PCH_FP0(pll) _MMIO((pll) == 0 ? _PCH_FPA0 : _PCH_FPB0) |
8240 | #define PCH_FP1(pll) _MMIO((pll) == 0 ? _PCH_FPA1 : _PCH_FPB1) | |
b9055052 | 8241 | |
f0f59a00 | 8242 | #define PCH_DPLL_TEST _MMIO(0xc606c) |
b9055052 | 8243 | |
f0f59a00 | 8244 | #define PCH_DREF_CONTROL _MMIO(0xC6200) |
b9055052 | 8245 | #define DREF_CONTROL_MASK 0x7fc3 |
5ee8ee86 PZ |
8246 | #define DREF_CPU_SOURCE_OUTPUT_DISABLE (0 << 13) |
8247 | #define DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD (2 << 13) | |
8248 | #define DREF_CPU_SOURCE_OUTPUT_NONSPREAD (3 << 13) | |
8249 | #define DREF_CPU_SOURCE_OUTPUT_MASK (3 << 13) | |
8250 | #define DREF_SSC_SOURCE_DISABLE (0 << 11) | |
8251 | #define DREF_SSC_SOURCE_ENABLE (2 << 11) | |
8252 | #define DREF_SSC_SOURCE_MASK (3 << 11) | |
8253 | #define DREF_NONSPREAD_SOURCE_DISABLE (0 << 9) | |
8254 | #define DREF_NONSPREAD_CK505_ENABLE (1 << 9) | |
8255 | #define DREF_NONSPREAD_SOURCE_ENABLE (2 << 9) | |
8256 | #define DREF_NONSPREAD_SOURCE_MASK (3 << 9) | |
8257 | #define DREF_SUPERSPREAD_SOURCE_DISABLE (0 << 7) | |
8258 | #define DREF_SUPERSPREAD_SOURCE_ENABLE (2 << 7) | |
8259 | #define DREF_SUPERSPREAD_SOURCE_MASK (3 << 7) | |
8260 | #define DREF_SSC4_DOWNSPREAD (0 << 6) | |
8261 | #define DREF_SSC4_CENTERSPREAD (1 << 6) | |
8262 | #define DREF_SSC1_DISABLE (0 << 1) | |
8263 | #define DREF_SSC1_ENABLE (1 << 1) | |
b9055052 ZW |
8264 | #define DREF_SSC4_DISABLE (0) |
8265 | #define DREF_SSC4_ENABLE (1) | |
8266 | ||
f0f59a00 | 8267 | #define PCH_RAWCLK_FREQ _MMIO(0xc6204) |
b9055052 | 8268 | #define FDL_TP1_TIMER_SHIFT 12 |
5ee8ee86 | 8269 | #define FDL_TP1_TIMER_MASK (3 << 12) |
b9055052 | 8270 | #define FDL_TP2_TIMER_SHIFT 10 |
5ee8ee86 | 8271 | #define FDL_TP2_TIMER_MASK (3 << 10) |
b9055052 | 8272 | #define RAWCLK_FREQ_MASK 0x3ff |
9d81a997 RV |
8273 | #define CNP_RAWCLK_DIV_MASK (0x3ff << 16) |
8274 | #define CNP_RAWCLK_DIV(div) ((div) << 16) | |
8275 | #define CNP_RAWCLK_FRAC_MASK (0xf << 26) | |
228a5cf3 | 8276 | #define CNP_RAWCLK_DEN(den) ((den) << 26) |
4ef99abd | 8277 | #define ICP_RAWCLK_NUM(num) ((num) << 11) |
b9055052 | 8278 | |
f0f59a00 | 8279 | #define PCH_DPLL_TMR_CFG _MMIO(0xc6208) |
b9055052 | 8280 | |
f0f59a00 VS |
8281 | #define PCH_SSC4_PARMS _MMIO(0xc6210) |
8282 | #define PCH_SSC4_AUX_PARMS _MMIO(0xc6214) | |
b9055052 | 8283 | |
f0f59a00 | 8284 | #define PCH_DPLL_SEL _MMIO(0xc7000) |
68d97538 | 8285 | #define TRANS_DPLLB_SEL(pipe) (1 << ((pipe) * 4)) |
11887397 | 8286 | #define TRANS_DPLLA_SEL(pipe) 0 |
68d97538 | 8287 | #define TRANS_DPLL_ENABLE(pipe) (1 << ((pipe) * 4 + 3)) |
8db9d77b | 8288 | |
b9055052 ZW |
8289 | /* transcoder */ |
8290 | ||
275f01b2 DV |
8291 | #define _PCH_TRANS_HTOTAL_A 0xe0000 |
8292 | #define TRANS_HTOTAL_SHIFT 16 | |
8293 | #define TRANS_HACTIVE_SHIFT 0 | |
8294 | #define _PCH_TRANS_HBLANK_A 0xe0004 | |
8295 | #define TRANS_HBLANK_END_SHIFT 16 | |
8296 | #define TRANS_HBLANK_START_SHIFT 0 | |
8297 | #define _PCH_TRANS_HSYNC_A 0xe0008 | |
8298 | #define TRANS_HSYNC_END_SHIFT 16 | |
8299 | #define TRANS_HSYNC_START_SHIFT 0 | |
8300 | #define _PCH_TRANS_VTOTAL_A 0xe000c | |
8301 | #define TRANS_VTOTAL_SHIFT 16 | |
8302 | #define TRANS_VACTIVE_SHIFT 0 | |
8303 | #define _PCH_TRANS_VBLANK_A 0xe0010 | |
8304 | #define TRANS_VBLANK_END_SHIFT 16 | |
8305 | #define TRANS_VBLANK_START_SHIFT 0 | |
8306 | #define _PCH_TRANS_VSYNC_A 0xe0014 | |
af7187b7 | 8307 | #define TRANS_VSYNC_END_SHIFT 16 |
275f01b2 DV |
8308 | #define TRANS_VSYNC_START_SHIFT 0 |
8309 | #define _PCH_TRANS_VSYNCSHIFT_A 0xe0028 | |
b9055052 | 8310 | |
e3b95f1e DV |
8311 | #define _PCH_TRANSA_DATA_M1 0xe0030 |
8312 | #define _PCH_TRANSA_DATA_N1 0xe0034 | |
8313 | #define _PCH_TRANSA_DATA_M2 0xe0038 | |
8314 | #define _PCH_TRANSA_DATA_N2 0xe003c | |
8315 | #define _PCH_TRANSA_LINK_M1 0xe0040 | |
8316 | #define _PCH_TRANSA_LINK_N1 0xe0044 | |
8317 | #define _PCH_TRANSA_LINK_M2 0xe0048 | |
8318 | #define _PCH_TRANSA_LINK_N2 0xe004c | |
9db4a9c7 | 8319 | |
2dcbc34d | 8320 | /* Per-transcoder DIP controls (PCH) */ |
b055c8f3 JB |
8321 | #define _VIDEO_DIP_CTL_A 0xe0200 |
8322 | #define _VIDEO_DIP_DATA_A 0xe0208 | |
8323 | #define _VIDEO_DIP_GCP_A 0xe0210 | |
6d67415f VS |
8324 | #define GCP_COLOR_INDICATION (1 << 2) |
8325 | #define GCP_DEFAULT_PHASE_ENABLE (1 << 1) | |
8326 | #define GCP_AV_MUTE (1 << 0) | |
b055c8f3 JB |
8327 | |
8328 | #define _VIDEO_DIP_CTL_B 0xe1200 | |
8329 | #define _VIDEO_DIP_DATA_B 0xe1208 | |
8330 | #define _VIDEO_DIP_GCP_B 0xe1210 | |
8331 | ||
f0f59a00 VS |
8332 | #define TVIDEO_DIP_CTL(pipe) _MMIO_PIPE(pipe, _VIDEO_DIP_CTL_A, _VIDEO_DIP_CTL_B) |
8333 | #define TVIDEO_DIP_DATA(pipe) _MMIO_PIPE(pipe, _VIDEO_DIP_DATA_A, _VIDEO_DIP_DATA_B) | |
8334 | #define TVIDEO_DIP_GCP(pipe) _MMIO_PIPE(pipe, _VIDEO_DIP_GCP_A, _VIDEO_DIP_GCP_B) | |
b055c8f3 | 8335 | |
2dcbc34d | 8336 | /* Per-transcoder DIP controls (VLV) */ |
086f8e84 VS |
8337 | #define _VLV_VIDEO_DIP_CTL_A (VLV_DISPLAY_BASE + 0x60200) |
8338 | #define _VLV_VIDEO_DIP_DATA_A (VLV_DISPLAY_BASE + 0x60208) | |
8339 | #define _VLV_VIDEO_DIP_GDCP_PAYLOAD_A (VLV_DISPLAY_BASE + 0x60210) | |
90b107c8 | 8340 | |
086f8e84 VS |
8341 | #define _VLV_VIDEO_DIP_CTL_B (VLV_DISPLAY_BASE + 0x61170) |
8342 | #define _VLV_VIDEO_DIP_DATA_B (VLV_DISPLAY_BASE + 0x61174) | |
8343 | #define _VLV_VIDEO_DIP_GDCP_PAYLOAD_B (VLV_DISPLAY_BASE + 0x61178) | |
90b107c8 | 8344 | |
086f8e84 VS |
8345 | #define _CHV_VIDEO_DIP_CTL_C (VLV_DISPLAY_BASE + 0x611f0) |
8346 | #define _CHV_VIDEO_DIP_DATA_C (VLV_DISPLAY_BASE + 0x611f4) | |
8347 | #define _CHV_VIDEO_DIP_GDCP_PAYLOAD_C (VLV_DISPLAY_BASE + 0x611f8) | |
2dcbc34d | 8348 | |
90b107c8 | 8349 | #define VLV_TVIDEO_DIP_CTL(pipe) \ |
f0f59a00 | 8350 | _MMIO_PIPE3((pipe), _VLV_VIDEO_DIP_CTL_A, \ |
086f8e84 | 8351 | _VLV_VIDEO_DIP_CTL_B, _CHV_VIDEO_DIP_CTL_C) |
90b107c8 | 8352 | #define VLV_TVIDEO_DIP_DATA(pipe) \ |
f0f59a00 | 8353 | _MMIO_PIPE3((pipe), _VLV_VIDEO_DIP_DATA_A, \ |
086f8e84 | 8354 | _VLV_VIDEO_DIP_DATA_B, _CHV_VIDEO_DIP_DATA_C) |
90b107c8 | 8355 | #define VLV_TVIDEO_DIP_GCP(pipe) \ |
f0f59a00 | 8356 | _MMIO_PIPE3((pipe), _VLV_VIDEO_DIP_GDCP_PAYLOAD_A, \ |
086f8e84 | 8357 | _VLV_VIDEO_DIP_GDCP_PAYLOAD_B, _CHV_VIDEO_DIP_GDCP_PAYLOAD_C) |
90b107c8 | 8358 | |
8c5f5f7c | 8359 | /* Haswell DIP controls */ |
f0f59a00 | 8360 | |
086f8e84 VS |
8361 | #define _HSW_VIDEO_DIP_CTL_A 0x60200 |
8362 | #define _HSW_VIDEO_DIP_AVI_DATA_A 0x60220 | |
8363 | #define _HSW_VIDEO_DIP_VS_DATA_A 0x60260 | |
8364 | #define _HSW_VIDEO_DIP_SPD_DATA_A 0x602A0 | |
8365 | #define _HSW_VIDEO_DIP_GMP_DATA_A 0x602E0 | |
8366 | #define _HSW_VIDEO_DIP_VSC_DATA_A 0x60320 | |
44b42ebf | 8367 | #define _GLK_VIDEO_DIP_DRM_DATA_A 0x60440 |
086f8e84 VS |
8368 | #define _HSW_VIDEO_DIP_AVI_ECC_A 0x60240 |
8369 | #define _HSW_VIDEO_DIP_VS_ECC_A 0x60280 | |
8370 | #define _HSW_VIDEO_DIP_SPD_ECC_A 0x602C0 | |
8371 | #define _HSW_VIDEO_DIP_GMP_ECC_A 0x60300 | |
8372 | #define _HSW_VIDEO_DIP_VSC_ECC_A 0x60344 | |
8373 | #define _HSW_VIDEO_DIP_GCP_A 0x60210 | |
8374 | ||
8375 | #define _HSW_VIDEO_DIP_CTL_B 0x61200 | |
8376 | #define _HSW_VIDEO_DIP_AVI_DATA_B 0x61220 | |
8377 | #define _HSW_VIDEO_DIP_VS_DATA_B 0x61260 | |
8378 | #define _HSW_VIDEO_DIP_SPD_DATA_B 0x612A0 | |
8379 | #define _HSW_VIDEO_DIP_GMP_DATA_B 0x612E0 | |
8380 | #define _HSW_VIDEO_DIP_VSC_DATA_B 0x61320 | |
44b42ebf | 8381 | #define _GLK_VIDEO_DIP_DRM_DATA_B 0x61440 |
086f8e84 VS |
8382 | #define _HSW_VIDEO_DIP_BVI_ECC_B 0x61240 |
8383 | #define _HSW_VIDEO_DIP_VS_ECC_B 0x61280 | |
8384 | #define _HSW_VIDEO_DIP_SPD_ECC_B 0x612C0 | |
8385 | #define _HSW_VIDEO_DIP_GMP_ECC_B 0x61300 | |
8386 | #define _HSW_VIDEO_DIP_VSC_ECC_B 0x61344 | |
8387 | #define _HSW_VIDEO_DIP_GCP_B 0x61210 | |
8c5f5f7c | 8388 | |
7af2be6d AS |
8389 | /* Icelake PPS_DATA and _ECC DIP Registers. |
8390 | * These are available for transcoders B,C and eDP. | |
8391 | * Adding the _A so as to reuse the _MMIO_TRANS2 | |
8392 | * definition, with which it offsets to the right location. | |
8393 | */ | |
8394 | ||
8395 | #define _ICL_VIDEO_DIP_PPS_DATA_A 0x60350 | |
8396 | #define _ICL_VIDEO_DIP_PPS_DATA_B 0x61350 | |
8397 | #define _ICL_VIDEO_DIP_PPS_ECC_A 0x603D4 | |
8398 | #define _ICL_VIDEO_DIP_PPS_ECC_B 0x613D4 | |
8399 | ||
f0f59a00 | 8400 | #define HSW_TVIDEO_DIP_CTL(trans) _MMIO_TRANS2(trans, _HSW_VIDEO_DIP_CTL_A) |
5cb3c1a1 | 8401 | #define HSW_TVIDEO_DIP_GCP(trans) _MMIO_TRANS2(trans, _HSW_VIDEO_DIP_GCP_A) |
f0f59a00 VS |
8402 | #define HSW_TVIDEO_DIP_AVI_DATA(trans, i) _MMIO_TRANS2(trans, _HSW_VIDEO_DIP_AVI_DATA_A + (i) * 4) |
8403 | #define HSW_TVIDEO_DIP_VS_DATA(trans, i) _MMIO_TRANS2(trans, _HSW_VIDEO_DIP_VS_DATA_A + (i) * 4) | |
8404 | #define HSW_TVIDEO_DIP_SPD_DATA(trans, i) _MMIO_TRANS2(trans, _HSW_VIDEO_DIP_SPD_DATA_A + (i) * 4) | |
5cb3c1a1 | 8405 | #define HSW_TVIDEO_DIP_GMP_DATA(trans, i) _MMIO_TRANS2(trans, _HSW_VIDEO_DIP_GMP_DATA_A + (i) * 4) |
f0f59a00 | 8406 | #define HSW_TVIDEO_DIP_VSC_DATA(trans, i) _MMIO_TRANS2(trans, _HSW_VIDEO_DIP_VSC_DATA_A + (i) * 4) |
44b42ebf | 8407 | #define GLK_TVIDEO_DIP_DRM_DATA(trans, i) _MMIO_TRANS2(trans, _GLK_VIDEO_DIP_DRM_DATA_A + (i) * 4) |
7af2be6d AS |
8408 | #define ICL_VIDEO_DIP_PPS_DATA(trans, i) _MMIO_TRANS2(trans, _ICL_VIDEO_DIP_PPS_DATA_A + (i) * 4) |
8409 | #define ICL_VIDEO_DIP_PPS_ECC(trans, i) _MMIO_TRANS2(trans, _ICL_VIDEO_DIP_PPS_ECC_A + (i) * 4) | |
f0f59a00 VS |
8410 | |
8411 | #define _HSW_STEREO_3D_CTL_A 0x70020 | |
5ee8ee86 | 8412 | #define S3D_ENABLE (1 << 31) |
f0f59a00 VS |
8413 | #define _HSW_STEREO_3D_CTL_B 0x71020 |
8414 | ||
8415 | #define HSW_STEREO_3D_CTL(trans) _MMIO_PIPE2(trans, _HSW_STEREO_3D_CTL_A) | |
3f51e471 | 8416 | |
275f01b2 DV |
8417 | #define _PCH_TRANS_HTOTAL_B 0xe1000 |
8418 | #define _PCH_TRANS_HBLANK_B 0xe1004 | |
8419 | #define _PCH_TRANS_HSYNC_B 0xe1008 | |
8420 | #define _PCH_TRANS_VTOTAL_B 0xe100c | |
8421 | #define _PCH_TRANS_VBLANK_B 0xe1010 | |
8422 | #define _PCH_TRANS_VSYNC_B 0xe1014 | |
f0f59a00 | 8423 | #define _PCH_TRANS_VSYNCSHIFT_B 0xe1028 |
275f01b2 | 8424 | |
f0f59a00 VS |
8425 | #define PCH_TRANS_HTOTAL(pipe) _MMIO_PIPE(pipe, _PCH_TRANS_HTOTAL_A, _PCH_TRANS_HTOTAL_B) |
8426 | #define PCH_TRANS_HBLANK(pipe) _MMIO_PIPE(pipe, _PCH_TRANS_HBLANK_A, _PCH_TRANS_HBLANK_B) | |
8427 | #define PCH_TRANS_HSYNC(pipe) _MMIO_PIPE(pipe, _PCH_TRANS_HSYNC_A, _PCH_TRANS_HSYNC_B) | |
8428 | #define PCH_TRANS_VTOTAL(pipe) _MMIO_PIPE(pipe, _PCH_TRANS_VTOTAL_A, _PCH_TRANS_VTOTAL_B) | |
8429 | #define PCH_TRANS_VBLANK(pipe) _MMIO_PIPE(pipe, _PCH_TRANS_VBLANK_A, _PCH_TRANS_VBLANK_B) | |
8430 | #define PCH_TRANS_VSYNC(pipe) _MMIO_PIPE(pipe, _PCH_TRANS_VSYNC_A, _PCH_TRANS_VSYNC_B) | |
8431 | #define PCH_TRANS_VSYNCSHIFT(pipe) _MMIO_PIPE(pipe, _PCH_TRANS_VSYNCSHIFT_A, _PCH_TRANS_VSYNCSHIFT_B) | |
9db4a9c7 | 8432 | |
e3b95f1e DV |
8433 | #define _PCH_TRANSB_DATA_M1 0xe1030 |
8434 | #define _PCH_TRANSB_DATA_N1 0xe1034 | |
8435 | #define _PCH_TRANSB_DATA_M2 0xe1038 | |
8436 | #define _PCH_TRANSB_DATA_N2 0xe103c | |
8437 | #define _PCH_TRANSB_LINK_M1 0xe1040 | |
8438 | #define _PCH_TRANSB_LINK_N1 0xe1044 | |
8439 | #define _PCH_TRANSB_LINK_M2 0xe1048 | |
8440 | #define _PCH_TRANSB_LINK_N2 0xe104c | |
8441 | ||
f0f59a00 VS |
8442 | #define PCH_TRANS_DATA_M1(pipe) _MMIO_PIPE(pipe, _PCH_TRANSA_DATA_M1, _PCH_TRANSB_DATA_M1) |
8443 | #define PCH_TRANS_DATA_N1(pipe) _MMIO_PIPE(pipe, _PCH_TRANSA_DATA_N1, _PCH_TRANSB_DATA_N1) | |
8444 | #define PCH_TRANS_DATA_M2(pipe) _MMIO_PIPE(pipe, _PCH_TRANSA_DATA_M2, _PCH_TRANSB_DATA_M2) | |
8445 | #define PCH_TRANS_DATA_N2(pipe) _MMIO_PIPE(pipe, _PCH_TRANSA_DATA_N2, _PCH_TRANSB_DATA_N2) | |
8446 | #define PCH_TRANS_LINK_M1(pipe) _MMIO_PIPE(pipe, _PCH_TRANSA_LINK_M1, _PCH_TRANSB_LINK_M1) | |
8447 | #define PCH_TRANS_LINK_N1(pipe) _MMIO_PIPE(pipe, _PCH_TRANSA_LINK_N1, _PCH_TRANSB_LINK_N1) | |
8448 | #define PCH_TRANS_LINK_M2(pipe) _MMIO_PIPE(pipe, _PCH_TRANSA_LINK_M2, _PCH_TRANSB_LINK_M2) | |
8449 | #define PCH_TRANS_LINK_N2(pipe) _MMIO_PIPE(pipe, _PCH_TRANSA_LINK_N2, _PCH_TRANSB_LINK_N2) | |
9db4a9c7 | 8450 | |
ab9412ba DV |
8451 | #define _PCH_TRANSACONF 0xf0008 |
8452 | #define _PCH_TRANSBCONF 0xf1008 | |
f0f59a00 VS |
8453 | #define PCH_TRANSCONF(pipe) _MMIO_PIPE(pipe, _PCH_TRANSACONF, _PCH_TRANSBCONF) |
8454 | #define LPT_TRANSCONF PCH_TRANSCONF(PIPE_A) /* lpt has only one transcoder */ | |
5ee8ee86 PZ |
8455 | #define TRANS_DISABLE (0 << 31) |
8456 | #define TRANS_ENABLE (1 << 31) | |
8457 | #define TRANS_STATE_MASK (1 << 30) | |
8458 | #define TRANS_STATE_DISABLE (0 << 30) | |
8459 | #define TRANS_STATE_ENABLE (1 << 30) | |
8460 | #define TRANS_FSYNC_DELAY_HB1 (0 << 27) | |
8461 | #define TRANS_FSYNC_DELAY_HB2 (1 << 27) | |
8462 | #define TRANS_FSYNC_DELAY_HB3 (2 << 27) | |
8463 | #define TRANS_FSYNC_DELAY_HB4 (3 << 27) | |
8464 | #define TRANS_INTERLACE_MASK (7 << 21) | |
8465 | #define TRANS_PROGRESSIVE (0 << 21) | |
8466 | #define TRANS_INTERLACED (3 << 21) | |
8467 | #define TRANS_LEGACY_INTERLACED_ILK (2 << 21) | |
8468 | #define TRANS_8BPC (0 << 5) | |
8469 | #define TRANS_10BPC (1 << 5) | |
8470 | #define TRANS_6BPC (2 << 5) | |
8471 | #define TRANS_12BPC (3 << 5) | |
b9055052 | 8472 | |
ce40141f DV |
8473 | #define _TRANSA_CHICKEN1 0xf0060 |
8474 | #define _TRANSB_CHICKEN1 0xf1060 | |
f0f59a00 | 8475 | #define TRANS_CHICKEN1(pipe) _MMIO_PIPE(pipe, _TRANSA_CHICKEN1, _TRANSB_CHICKEN1) |
5ee8ee86 PZ |
8476 | #define TRANS_CHICKEN1_HDMIUNIT_GC_DISABLE (1 << 10) |
8477 | #define TRANS_CHICKEN1_DP0UNIT_GC_DISABLE (1 << 4) | |
3bcf603f JB |
8478 | #define _TRANSA_CHICKEN2 0xf0064 |
8479 | #define _TRANSB_CHICKEN2 0xf1064 | |
f0f59a00 | 8480 | #define TRANS_CHICKEN2(pipe) _MMIO_PIPE(pipe, _TRANSA_CHICKEN2, _TRANSB_CHICKEN2) |
5ee8ee86 PZ |
8481 | #define TRANS_CHICKEN2_TIMING_OVERRIDE (1 << 31) |
8482 | #define TRANS_CHICKEN2_FDI_POLARITY_REVERSED (1 << 29) | |
8483 | #define TRANS_CHICKEN2_FRAME_START_DELAY_MASK (3 << 27) | |
8484 | #define TRANS_CHICKEN2_DISABLE_DEEP_COLOR_COUNTER (1 << 26) | |
8485 | #define TRANS_CHICKEN2_DISABLE_DEEP_COLOR_MODESWITCH (1 << 25) | |
3bcf603f | 8486 | |
f0f59a00 | 8487 | #define SOUTH_CHICKEN1 _MMIO(0xc2000) |
291427f5 JB |
8488 | #define FDIA_PHASE_SYNC_SHIFT_OVR 19 |
8489 | #define FDIA_PHASE_SYNC_SHIFT_EN 18 | |
5ee8ee86 PZ |
8490 | #define FDI_PHASE_SYNC_OVR(pipe) (1 << (FDIA_PHASE_SYNC_SHIFT_OVR - ((pipe) * 2))) |
8491 | #define FDI_PHASE_SYNC_EN(pipe) (1 << (FDIA_PHASE_SYNC_SHIFT_EN - ((pipe) * 2))) | |
01a415fd | 8492 | #define FDI_BC_BIFURCATION_SELECT (1 << 12) |
3b92e263 RV |
8493 | #define CHASSIS_CLK_REQ_DURATION_MASK (0xf << 8) |
8494 | #define CHASSIS_CLK_REQ_DURATION(x) ((x) << 8) | |
5ee8ee86 | 8495 | #define SPT_PWM_GRANULARITY (1 << 0) |
f0f59a00 | 8496 | #define SOUTH_CHICKEN2 _MMIO(0xc2004) |
5ee8ee86 PZ |
8497 | #define FDI_MPHY_IOSFSB_RESET_STATUS (1 << 13) |
8498 | #define FDI_MPHY_IOSFSB_RESET_CTL (1 << 12) | |
8499 | #define LPT_PWM_GRANULARITY (1 << 5) | |
8500 | #define DPLS_EDP_PPS_FIX_DIS (1 << 0) | |
645c62a5 | 8501 | |
f0f59a00 VS |
8502 | #define _FDI_RXA_CHICKEN 0xc200c |
8503 | #define _FDI_RXB_CHICKEN 0xc2010 | |
5ee8ee86 PZ |
8504 | #define FDI_RX_PHASE_SYNC_POINTER_OVR (1 << 1) |
8505 | #define FDI_RX_PHASE_SYNC_POINTER_EN (1 << 0) | |
f0f59a00 | 8506 | #define FDI_RX_CHICKEN(pipe) _MMIO_PIPE(pipe, _FDI_RXA_CHICKEN, _FDI_RXB_CHICKEN) |
b9055052 | 8507 | |
f0f59a00 | 8508 | #define SOUTH_DSPCLK_GATE_D _MMIO(0xc2020) |
5ee8ee86 PZ |
8509 | #define PCH_GMBUSUNIT_CLOCK_GATE_DISABLE (1 << 31) |
8510 | #define PCH_DPLUNIT_CLOCK_GATE_DISABLE (1 << 30) | |
8511 | #define PCH_DPLSUNIT_CLOCK_GATE_DISABLE (1 << 29) | |
8512 | #define PCH_CPUNIT_CLOCK_GATE_DISABLE (1 << 14) | |
8513 | #define CNP_PWM_CGE_GATING_DISABLE (1 << 13) | |
8514 | #define PCH_LP_PARTITION_LEVEL_DISABLE (1 << 12) | |
382b0936 | 8515 | |
b9055052 | 8516 | /* CPU: FDI_TX */ |
f0f59a00 VS |
8517 | #define _FDI_TXA_CTL 0x60100 |
8518 | #define _FDI_TXB_CTL 0x61100 | |
8519 | #define FDI_TX_CTL(pipe) _MMIO_PIPE(pipe, _FDI_TXA_CTL, _FDI_TXB_CTL) | |
5ee8ee86 PZ |
8520 | #define FDI_TX_DISABLE (0 << 31) |
8521 | #define FDI_TX_ENABLE (1 << 31) | |
8522 | #define FDI_LINK_TRAIN_PATTERN_1 (0 << 28) | |
8523 | #define FDI_LINK_TRAIN_PATTERN_2 (1 << 28) | |
8524 | #define FDI_LINK_TRAIN_PATTERN_IDLE (2 << 28) | |
8525 | #define FDI_LINK_TRAIN_NONE (3 << 28) | |
8526 | #define FDI_LINK_TRAIN_VOLTAGE_0_4V (0 << 25) | |
8527 | #define FDI_LINK_TRAIN_VOLTAGE_0_6V (1 << 25) | |
8528 | #define FDI_LINK_TRAIN_VOLTAGE_0_8V (2 << 25) | |
8529 | #define FDI_LINK_TRAIN_VOLTAGE_1_2V (3 << 25) | |
8530 | #define FDI_LINK_TRAIN_PRE_EMPHASIS_NONE (0 << 22) | |
8531 | #define FDI_LINK_TRAIN_PRE_EMPHASIS_1_5X (1 << 22) | |
8532 | #define FDI_LINK_TRAIN_PRE_EMPHASIS_2X (2 << 22) | |
8533 | #define FDI_LINK_TRAIN_PRE_EMPHASIS_3X (3 << 22) | |
8db9d77b ZW |
8534 | /* ILK always use 400mV 0dB for voltage swing and pre-emphasis level. |
8535 | SNB has different settings. */ | |
8536 | /* SNB A-stepping */ | |
5ee8ee86 PZ |
8537 | #define FDI_LINK_TRAIN_400MV_0DB_SNB_A (0x38 << 22) |
8538 | #define FDI_LINK_TRAIN_400MV_6DB_SNB_A (0x02 << 22) | |
8539 | #define FDI_LINK_TRAIN_600MV_3_5DB_SNB_A (0x01 << 22) | |
8540 | #define FDI_LINK_TRAIN_800MV_0DB_SNB_A (0x0 << 22) | |
8db9d77b | 8541 | /* SNB B-stepping */ |
5ee8ee86 PZ |
8542 | #define FDI_LINK_TRAIN_400MV_0DB_SNB_B (0x0 << 22) |
8543 | #define FDI_LINK_TRAIN_400MV_6DB_SNB_B (0x3a << 22) | |
8544 | #define FDI_LINK_TRAIN_600MV_3_5DB_SNB_B (0x39 << 22) | |
8545 | #define FDI_LINK_TRAIN_800MV_0DB_SNB_B (0x38 << 22) | |
8546 | #define FDI_LINK_TRAIN_VOL_EMP_MASK (0x3f << 22) | |
627eb5a3 DV |
8547 | #define FDI_DP_PORT_WIDTH_SHIFT 19 |
8548 | #define FDI_DP_PORT_WIDTH_MASK (7 << FDI_DP_PORT_WIDTH_SHIFT) | |
8549 | #define FDI_DP_PORT_WIDTH(width) (((width) - 1) << FDI_DP_PORT_WIDTH_SHIFT) | |
5ee8ee86 | 8550 | #define FDI_TX_ENHANCE_FRAME_ENABLE (1 << 18) |
f2b115e6 | 8551 | /* Ironlake: hardwired to 1 */ |
5ee8ee86 | 8552 | #define FDI_TX_PLL_ENABLE (1 << 14) |
357555c0 JB |
8553 | |
8554 | /* Ivybridge has different bits for lolz */ | |
5ee8ee86 PZ |
8555 | #define FDI_LINK_TRAIN_PATTERN_1_IVB (0 << 8) |
8556 | #define FDI_LINK_TRAIN_PATTERN_2_IVB (1 << 8) | |
8557 | #define FDI_LINK_TRAIN_PATTERN_IDLE_IVB (2 << 8) | |
8558 | #define FDI_LINK_TRAIN_NONE_IVB (3 << 8) | |
357555c0 | 8559 | |
b9055052 | 8560 | /* both Tx and Rx */ |
5ee8ee86 PZ |
8561 | #define FDI_COMPOSITE_SYNC (1 << 11) |
8562 | #define FDI_LINK_TRAIN_AUTO (1 << 10) | |
8563 | #define FDI_SCRAMBLING_ENABLE (0 << 7) | |
8564 | #define FDI_SCRAMBLING_DISABLE (1 << 7) | |
b9055052 ZW |
8565 | |
8566 | /* FDI_RX, FDI_X is hard-wired to Transcoder_X */ | |
9db4a9c7 JB |
8567 | #define _FDI_RXA_CTL 0xf000c |
8568 | #define _FDI_RXB_CTL 0xf100c | |
f0f59a00 | 8569 | #define FDI_RX_CTL(pipe) _MMIO_PIPE(pipe, _FDI_RXA_CTL, _FDI_RXB_CTL) |
5ee8ee86 | 8570 | #define FDI_RX_ENABLE (1 << 31) |
b9055052 | 8571 | /* train, dp width same as FDI_TX */ |
5ee8ee86 PZ |
8572 | #define FDI_FS_ERRC_ENABLE (1 << 27) |
8573 | #define FDI_FE_ERRC_ENABLE (1 << 26) | |
8574 | #define FDI_RX_POLARITY_REVERSED_LPT (1 << 16) | |
8575 | #define FDI_8BPC (0 << 16) | |
8576 | #define FDI_10BPC (1 << 16) | |
8577 | #define FDI_6BPC (2 << 16) | |
8578 | #define FDI_12BPC (3 << 16) | |
8579 | #define FDI_RX_LINK_REVERSAL_OVERRIDE (1 << 15) | |
8580 | #define FDI_DMI_LINK_REVERSE_MASK (1 << 14) | |
8581 | #define FDI_RX_PLL_ENABLE (1 << 13) | |
8582 | #define FDI_FS_ERR_CORRECT_ENABLE (1 << 11) | |
8583 | #define FDI_FE_ERR_CORRECT_ENABLE (1 << 10) | |
8584 | #define FDI_FS_ERR_REPORT_ENABLE (1 << 9) | |
8585 | #define FDI_FE_ERR_REPORT_ENABLE (1 << 8) | |
8586 | #define FDI_RX_ENHANCE_FRAME_ENABLE (1 << 6) | |
8587 | #define FDI_PCDCLK (1 << 4) | |
8db9d77b | 8588 | /* CPT */ |
5ee8ee86 PZ |
8589 | #define FDI_AUTO_TRAINING (1 << 10) |
8590 | #define FDI_LINK_TRAIN_PATTERN_1_CPT (0 << 8) | |
8591 | #define FDI_LINK_TRAIN_PATTERN_2_CPT (1 << 8) | |
8592 | #define FDI_LINK_TRAIN_PATTERN_IDLE_CPT (2 << 8) | |
8593 | #define FDI_LINK_TRAIN_NORMAL_CPT (3 << 8) | |
8594 | #define FDI_LINK_TRAIN_PATTERN_MASK_CPT (3 << 8) | |
b9055052 | 8595 | |
04945641 PZ |
8596 | #define _FDI_RXA_MISC 0xf0010 |
8597 | #define _FDI_RXB_MISC 0xf1010 | |
5ee8ee86 PZ |
8598 | #define FDI_RX_PWRDN_LANE1_MASK (3 << 26) |
8599 | #define FDI_RX_PWRDN_LANE1_VAL(x) ((x) << 26) | |
8600 | #define FDI_RX_PWRDN_LANE0_MASK (3 << 24) | |
8601 | #define FDI_RX_PWRDN_LANE0_VAL(x) ((x) << 24) | |
8602 | #define FDI_RX_TP1_TO_TP2_48 (2 << 20) | |
8603 | #define FDI_RX_TP1_TO_TP2_64 (3 << 20) | |
8604 | #define FDI_RX_FDI_DELAY_90 (0x90 << 0) | |
f0f59a00 | 8605 | #define FDI_RX_MISC(pipe) _MMIO_PIPE(pipe, _FDI_RXA_MISC, _FDI_RXB_MISC) |
04945641 | 8606 | |
f0f59a00 VS |
8607 | #define _FDI_RXA_TUSIZE1 0xf0030 |
8608 | #define _FDI_RXA_TUSIZE2 0xf0038 | |
8609 | #define _FDI_RXB_TUSIZE1 0xf1030 | |
8610 | #define _FDI_RXB_TUSIZE2 0xf1038 | |
8611 | #define FDI_RX_TUSIZE1(pipe) _MMIO_PIPE(pipe, _FDI_RXA_TUSIZE1, _FDI_RXB_TUSIZE1) | |
8612 | #define FDI_RX_TUSIZE2(pipe) _MMIO_PIPE(pipe, _FDI_RXA_TUSIZE2, _FDI_RXB_TUSIZE2) | |
b9055052 ZW |
8613 | |
8614 | /* FDI_RX interrupt register format */ | |
5ee8ee86 PZ |
8615 | #define FDI_RX_INTER_LANE_ALIGN (1 << 10) |
8616 | #define FDI_RX_SYMBOL_LOCK (1 << 9) /* train 2 */ | |
8617 | #define FDI_RX_BIT_LOCK (1 << 8) /* train 1 */ | |
8618 | #define FDI_RX_TRAIN_PATTERN_2_FAIL (1 << 7) | |
8619 | #define FDI_RX_FS_CODE_ERR (1 << 6) | |
8620 | #define FDI_RX_FE_CODE_ERR (1 << 5) | |
8621 | #define FDI_RX_SYMBOL_ERR_RATE_ABOVE (1 << 4) | |
8622 | #define FDI_RX_HDCP_LINK_FAIL (1 << 3) | |
8623 | #define FDI_RX_PIXEL_FIFO_OVERFLOW (1 << 2) | |
8624 | #define FDI_RX_CROSS_CLOCK_OVERFLOW (1 << 1) | |
8625 | #define FDI_RX_SYMBOL_QUEUE_OVERFLOW (1 << 0) | |
b9055052 | 8626 | |
f0f59a00 VS |
8627 | #define _FDI_RXA_IIR 0xf0014 |
8628 | #define _FDI_RXA_IMR 0xf0018 | |
8629 | #define _FDI_RXB_IIR 0xf1014 | |
8630 | #define _FDI_RXB_IMR 0xf1018 | |
8631 | #define FDI_RX_IIR(pipe) _MMIO_PIPE(pipe, _FDI_RXA_IIR, _FDI_RXB_IIR) | |
8632 | #define FDI_RX_IMR(pipe) _MMIO_PIPE(pipe, _FDI_RXA_IMR, _FDI_RXB_IMR) | |
b9055052 | 8633 | |
f0f59a00 VS |
8634 | #define FDI_PLL_CTL_1 _MMIO(0xfe000) |
8635 | #define FDI_PLL_CTL_2 _MMIO(0xfe004) | |
b9055052 | 8636 | |
f0f59a00 | 8637 | #define PCH_LVDS _MMIO(0xe1180) |
b9055052 ZW |
8638 | #define LVDS_DETECTED (1 << 1) |
8639 | ||
f0f59a00 VS |
8640 | #define _PCH_DP_B 0xe4100 |
8641 | #define PCH_DP_B _MMIO(_PCH_DP_B) | |
750a951f VS |
8642 | #define _PCH_DPB_AUX_CH_CTL 0xe4110 |
8643 | #define _PCH_DPB_AUX_CH_DATA1 0xe4114 | |
8644 | #define _PCH_DPB_AUX_CH_DATA2 0xe4118 | |
8645 | #define _PCH_DPB_AUX_CH_DATA3 0xe411c | |
8646 | #define _PCH_DPB_AUX_CH_DATA4 0xe4120 | |
8647 | #define _PCH_DPB_AUX_CH_DATA5 0xe4124 | |
5eb08b69 | 8648 | |
f0f59a00 VS |
8649 | #define _PCH_DP_C 0xe4200 |
8650 | #define PCH_DP_C _MMIO(_PCH_DP_C) | |
750a951f VS |
8651 | #define _PCH_DPC_AUX_CH_CTL 0xe4210 |
8652 | #define _PCH_DPC_AUX_CH_DATA1 0xe4214 | |
8653 | #define _PCH_DPC_AUX_CH_DATA2 0xe4218 | |
8654 | #define _PCH_DPC_AUX_CH_DATA3 0xe421c | |
8655 | #define _PCH_DPC_AUX_CH_DATA4 0xe4220 | |
8656 | #define _PCH_DPC_AUX_CH_DATA5 0xe4224 | |
5eb08b69 | 8657 | |
f0f59a00 VS |
8658 | #define _PCH_DP_D 0xe4300 |
8659 | #define PCH_DP_D _MMIO(_PCH_DP_D) | |
750a951f VS |
8660 | #define _PCH_DPD_AUX_CH_CTL 0xe4310 |
8661 | #define _PCH_DPD_AUX_CH_DATA1 0xe4314 | |
8662 | #define _PCH_DPD_AUX_CH_DATA2 0xe4318 | |
8663 | #define _PCH_DPD_AUX_CH_DATA3 0xe431c | |
8664 | #define _PCH_DPD_AUX_CH_DATA4 0xe4320 | |
8665 | #define _PCH_DPD_AUX_CH_DATA5 0xe4324 | |
8666 | ||
bdabdb63 VS |
8667 | #define PCH_DP_AUX_CH_CTL(aux_ch) _MMIO_PORT((aux_ch) - AUX_CH_B, _PCH_DPB_AUX_CH_CTL, _PCH_DPC_AUX_CH_CTL) |
8668 | #define PCH_DP_AUX_CH_DATA(aux_ch, i) _MMIO(_PORT((aux_ch) - AUX_CH_B, _PCH_DPB_AUX_CH_DATA1, _PCH_DPC_AUX_CH_DATA1) + (i) * 4) /* 5 registers */ | |
5eb08b69 | 8669 | |
8db9d77b | 8670 | /* CPT */ |
086f8e84 VS |
8671 | #define _TRANS_DP_CTL_A 0xe0300 |
8672 | #define _TRANS_DP_CTL_B 0xe1300 | |
8673 | #define _TRANS_DP_CTL_C 0xe2300 | |
f0f59a00 | 8674 | #define TRANS_DP_CTL(pipe) _MMIO_PIPE(pipe, _TRANS_DP_CTL_A, _TRANS_DP_CTL_B) |
5ee8ee86 | 8675 | #define TRANS_DP_OUTPUT_ENABLE (1 << 31) |
f67dc6d8 VS |
8676 | #define TRANS_DP_PORT_SEL_MASK (3 << 29) |
8677 | #define TRANS_DP_PORT_SEL_NONE (3 << 29) | |
8678 | #define TRANS_DP_PORT_SEL(port) (((port) - PORT_B) << 29) | |
5ee8ee86 PZ |
8679 | #define TRANS_DP_AUDIO_ONLY (1 << 26) |
8680 | #define TRANS_DP_ENH_FRAMING (1 << 18) | |
8681 | #define TRANS_DP_8BPC (0 << 9) | |
8682 | #define TRANS_DP_10BPC (1 << 9) | |
8683 | #define TRANS_DP_6BPC (2 << 9) | |
8684 | #define TRANS_DP_12BPC (3 << 9) | |
8685 | #define TRANS_DP_BPC_MASK (3 << 9) | |
8686 | #define TRANS_DP_VSYNC_ACTIVE_HIGH (1 << 4) | |
8db9d77b | 8687 | #define TRANS_DP_VSYNC_ACTIVE_LOW 0 |
5ee8ee86 | 8688 | #define TRANS_DP_HSYNC_ACTIVE_HIGH (1 << 3) |
8db9d77b | 8689 | #define TRANS_DP_HSYNC_ACTIVE_LOW 0 |
5ee8ee86 | 8690 | #define TRANS_DP_SYNC_MASK (3 << 3) |
8db9d77b ZW |
8691 | |
8692 | /* SNB eDP training params */ | |
8693 | /* SNB A-stepping */ | |
5ee8ee86 PZ |
8694 | #define EDP_LINK_TRAIN_400MV_0DB_SNB_A (0x38 << 22) |
8695 | #define EDP_LINK_TRAIN_400MV_6DB_SNB_A (0x02 << 22) | |
8696 | #define EDP_LINK_TRAIN_600MV_3_5DB_SNB_A (0x01 << 22) | |
8697 | #define EDP_LINK_TRAIN_800MV_0DB_SNB_A (0x0 << 22) | |
8db9d77b | 8698 | /* SNB B-stepping */ |
5ee8ee86 PZ |
8699 | #define EDP_LINK_TRAIN_400_600MV_0DB_SNB_B (0x0 << 22) |
8700 | #define EDP_LINK_TRAIN_400MV_3_5DB_SNB_B (0x1 << 22) | |
8701 | #define EDP_LINK_TRAIN_400_600MV_6DB_SNB_B (0x3a << 22) | |
8702 | #define EDP_LINK_TRAIN_600_800MV_3_5DB_SNB_B (0x39 << 22) | |
8703 | #define EDP_LINK_TRAIN_800_1200MV_0DB_SNB_B (0x38 << 22) | |
8704 | #define EDP_LINK_TRAIN_VOL_EMP_MASK_SNB (0x3f << 22) | |
8db9d77b | 8705 | |
1a2eb460 | 8706 | /* IVB */ |
5ee8ee86 PZ |
8707 | #define EDP_LINK_TRAIN_400MV_0DB_IVB (0x24 << 22) |
8708 | #define EDP_LINK_TRAIN_400MV_3_5DB_IVB (0x2a << 22) | |
8709 | #define EDP_LINK_TRAIN_400MV_6DB_IVB (0x2f << 22) | |
8710 | #define EDP_LINK_TRAIN_600MV_0DB_IVB (0x30 << 22) | |
8711 | #define EDP_LINK_TRAIN_600MV_3_5DB_IVB (0x36 << 22) | |
8712 | #define EDP_LINK_TRAIN_800MV_0DB_IVB (0x38 << 22) | |
8713 | #define EDP_LINK_TRAIN_800MV_3_5DB_IVB (0x3e << 22) | |
1a2eb460 KP |
8714 | |
8715 | /* legacy values */ | |
5ee8ee86 PZ |
8716 | #define EDP_LINK_TRAIN_500MV_0DB_IVB (0x00 << 22) |
8717 | #define EDP_LINK_TRAIN_1000MV_0DB_IVB (0x20 << 22) | |
8718 | #define EDP_LINK_TRAIN_500MV_3_5DB_IVB (0x02 << 22) | |
8719 | #define EDP_LINK_TRAIN_1000MV_3_5DB_IVB (0x22 << 22) | |
8720 | #define EDP_LINK_TRAIN_1000MV_6DB_IVB (0x23 << 22) | |
1a2eb460 | 8721 | |
5ee8ee86 | 8722 | #define EDP_LINK_TRAIN_VOL_EMP_MASK_IVB (0x3f << 22) |
1a2eb460 | 8723 | |
f0f59a00 | 8724 | #define VLV_PMWGICZ _MMIO(0x1300a4) |
9e72b46c | 8725 | |
274008e8 SAK |
8726 | #define RC6_LOCATION _MMIO(0xD40) |
8727 | #define RC6_CTX_IN_DRAM (1 << 0) | |
8728 | #define RC6_CTX_BASE _MMIO(0xD48) | |
8729 | #define RC6_CTX_BASE_MASK 0xFFFFFFF0 | |
8730 | #define PWRCTX_MAXCNT_RCSUNIT _MMIO(0x2054) | |
8731 | #define PWRCTX_MAXCNT_VCSUNIT0 _MMIO(0x12054) | |
8732 | #define PWRCTX_MAXCNT_BCSUNIT _MMIO(0x22054) | |
8733 | #define PWRCTX_MAXCNT_VECSUNIT _MMIO(0x1A054) | |
8734 | #define PWRCTX_MAXCNT_VCSUNIT1 _MMIO(0x1C054) | |
8735 | #define IDLE_TIME_MASK 0xFFFFF | |
f0f59a00 VS |
8736 | #define FORCEWAKE _MMIO(0xA18C) |
8737 | #define FORCEWAKE_VLV _MMIO(0x1300b0) | |
8738 | #define FORCEWAKE_ACK_VLV _MMIO(0x1300b4) | |
8739 | #define FORCEWAKE_MEDIA_VLV _MMIO(0x1300b8) | |
8740 | #define FORCEWAKE_ACK_MEDIA_VLV _MMIO(0x1300bc) | |
8741 | #define FORCEWAKE_ACK_HSW _MMIO(0x130044) | |
8742 | #define FORCEWAKE_ACK _MMIO(0x130090) | |
8743 | #define VLV_GTLC_WAKE_CTRL _MMIO(0x130090) | |
981a5aea ID |
8744 | #define VLV_GTLC_RENDER_CTX_EXISTS (1 << 25) |
8745 | #define VLV_GTLC_MEDIA_CTX_EXISTS (1 << 24) | |
8746 | #define VLV_GTLC_ALLOWWAKEREQ (1 << 0) | |
8747 | ||
f0f59a00 | 8748 | #define VLV_GTLC_PW_STATUS _MMIO(0x130094) |
981a5aea ID |
8749 | #define VLV_GTLC_ALLOWWAKEACK (1 << 0) |
8750 | #define VLV_GTLC_ALLOWWAKEERR (1 << 1) | |
8751 | #define VLV_GTLC_PW_MEDIA_STATUS_MASK (1 << 5) | |
8752 | #define VLV_GTLC_PW_RENDER_STATUS_MASK (1 << 7) | |
f0f59a00 VS |
8753 | #define FORCEWAKE_MT _MMIO(0xa188) /* multi-threaded */ |
8754 | #define FORCEWAKE_MEDIA_GEN9 _MMIO(0xa270) | |
a89a70a8 DCS |
8755 | #define FORCEWAKE_MEDIA_VDBOX_GEN11(n) _MMIO(0xa540 + (n) * 4) |
8756 | #define FORCEWAKE_MEDIA_VEBOX_GEN11(n) _MMIO(0xa560 + (n) * 4) | |
f0f59a00 VS |
8757 | #define FORCEWAKE_RENDER_GEN9 _MMIO(0xa278) |
8758 | #define FORCEWAKE_BLITTER_GEN9 _MMIO(0xa188) | |
8759 | #define FORCEWAKE_ACK_MEDIA_GEN9 _MMIO(0x0D88) | |
a89a70a8 DCS |
8760 | #define FORCEWAKE_ACK_MEDIA_VDBOX_GEN11(n) _MMIO(0x0D50 + (n) * 4) |
8761 | #define FORCEWAKE_ACK_MEDIA_VEBOX_GEN11(n) _MMIO(0x0D70 + (n) * 4) | |
f0f59a00 VS |
8762 | #define FORCEWAKE_ACK_RENDER_GEN9 _MMIO(0x0D84) |
8763 | #define FORCEWAKE_ACK_BLITTER_GEN9 _MMIO(0x130044) | |
71306303 MK |
8764 | #define FORCEWAKE_KERNEL BIT(0) |
8765 | #define FORCEWAKE_USER BIT(1) | |
8766 | #define FORCEWAKE_KERNEL_FALLBACK BIT(15) | |
f0f59a00 VS |
8767 | #define FORCEWAKE_MT_ACK _MMIO(0x130040) |
8768 | #define ECOBUS _MMIO(0xa180) | |
5ee8ee86 | 8769 | #define FORCEWAKE_MT_ENABLE (1 << 5) |
f0f59a00 | 8770 | #define VLV_SPAREG2H _MMIO(0xA194) |
f2dd7578 AG |
8771 | #define GEN9_PWRGT_DOMAIN_STATUS _MMIO(0xA2A0) |
8772 | #define GEN9_PWRGT_MEDIA_STATUS_MASK (1 << 0) | |
8773 | #define GEN9_PWRGT_RENDER_STATUS_MASK (1 << 1) | |
8fd26859 | 8774 | |
5d869230 MT |
8775 | #define POWERGATE_ENABLE _MMIO(0xa210) |
8776 | #define VDN_HCP_POWERGATE_ENABLE(n) BIT(((n) * 2) + 3) | |
8777 | #define VDN_MFX_POWERGATE_ENABLE(n) BIT(((n) * 2) + 4) | |
8778 | ||
f0f59a00 | 8779 | #define GTFIFODBG _MMIO(0x120000) |
297b32ec VS |
8780 | #define GT_FIFO_SBDEDICATE_FREE_ENTRY_CHV (0x1f << 20) |
8781 | #define GT_FIFO_FREE_ENTRIES_CHV (0x7f << 13) | |
5ee8ee86 PZ |
8782 | #define GT_FIFO_SBDROPERR (1 << 6) |
8783 | #define GT_FIFO_BLOBDROPERR (1 << 5) | |
8784 | #define GT_FIFO_SB_READ_ABORTERR (1 << 4) | |
8785 | #define GT_FIFO_DROPERR (1 << 3) | |
8786 | #define GT_FIFO_OVFERR (1 << 2) | |
8787 | #define GT_FIFO_IAWRERR (1 << 1) | |
8788 | #define GT_FIFO_IARDERR (1 << 0) | |
dd202c6d | 8789 | |
f0f59a00 | 8790 | #define GTFIFOCTL _MMIO(0x120008) |
46520e2b | 8791 | #define GT_FIFO_FREE_ENTRIES_MASK 0x7f |
95736720 | 8792 | #define GT_FIFO_NUM_RESERVED_ENTRIES 20 |
a04f90a3 D |
8793 | #define GT_FIFO_CTL_BLOCK_ALL_POLICY_STALL (1 << 12) |
8794 | #define GT_FIFO_CTL_RC6_POLICY_STALL (1 << 11) | |
91355834 | 8795 | |
f0f59a00 | 8796 | #define HSW_IDICR _MMIO(0x9008) |
05e21cc4 | 8797 | #define IDIHASHMSK(x) (((x) & 0x3f) << 16) |
3accaf7e | 8798 | #define HSW_EDRAM_CAP _MMIO(0x120010) |
2db59d53 | 8799 | #define EDRAM_ENABLED 0x1 |
c02e85a0 MK |
8800 | #define EDRAM_NUM_BANKS(cap) (((cap) >> 1) & 0xf) |
8801 | #define EDRAM_WAYS_IDX(cap) (((cap) >> 5) & 0x7) | |
8802 | #define EDRAM_SETS_IDX(cap) (((cap) >> 8) & 0x3) | |
05e21cc4 | 8803 | |
f0f59a00 | 8804 | #define GEN6_UCGCTL1 _MMIO(0x9400) |
8aeb7f62 | 8805 | # define GEN6_GAMUNIT_CLOCK_GATE_DISABLE (1 << 22) |
e4443e45 | 8806 | # define GEN6_EU_TCUNIT_CLOCK_GATE_DISABLE (1 << 16) |
80e829fa | 8807 | # define GEN6_BLBUNIT_CLOCK_GATE_DISABLE (1 << 5) |
de4a8bd1 | 8808 | # define GEN6_CSUNIT_CLOCK_GATE_DISABLE (1 << 7) |
80e829fa | 8809 | |
f0f59a00 | 8810 | #define GEN6_UCGCTL2 _MMIO(0x9404) |
f9fc42f4 | 8811 | # define GEN6_VFUNIT_CLOCK_GATE_DISABLE (1 << 31) |
0f846f81 | 8812 | # define GEN7_VDSUNIT_CLOCK_GATE_DISABLE (1 << 30) |
6edaa7fc | 8813 | # define GEN7_TDLUNIT_CLOCK_GATE_DISABLE (1 << 22) |
eae66b50 | 8814 | # define GEN6_RCZUNIT_CLOCK_GATE_DISABLE (1 << 13) |
406478dc | 8815 | # define GEN6_RCPBUNIT_CLOCK_GATE_DISABLE (1 << 12) |
9ca1d10d | 8816 | # define GEN6_RCCUNIT_CLOCK_GATE_DISABLE (1 << 11) |
406478dc | 8817 | |
f0f59a00 | 8818 | #define GEN6_UCGCTL3 _MMIO(0x9408) |
d7965152 | 8819 | # define GEN6_OACSUNIT_CLOCK_GATE_DISABLE (1 << 20) |
9e72b46c | 8820 | |
f0f59a00 | 8821 | #define GEN7_UCGCTL4 _MMIO(0x940c) |
5ee8ee86 PZ |
8822 | #define GEN7_L3BANK2X_CLOCK_GATE_DISABLE (1 << 25) |
8823 | #define GEN8_EU_GAUNIT_CLOCK_GATE_DISABLE (1 << 14) | |
e3f33d46 | 8824 | |
f0f59a00 VS |
8825 | #define GEN6_RCGCTL1 _MMIO(0x9410) |
8826 | #define GEN6_RCGCTL2 _MMIO(0x9414) | |
8827 | #define GEN6_RSTCTL _MMIO(0x9420) | |
9e72b46c | 8828 | |
f0f59a00 | 8829 | #define GEN8_UCGCTL6 _MMIO(0x9430) |
5ee8ee86 PZ |
8830 | #define GEN8_GAPSUNIT_CLOCK_GATE_DISABLE (1 << 24) |
8831 | #define GEN8_SDEUNIT_CLOCK_GATE_DISABLE (1 << 14) | |
8832 | #define GEN8_HDCUNIT_CLOCK_GATE_DISABLE_HDCREQ (1 << 28) | |
4f1ca9e9 | 8833 | |
f0f59a00 VS |
8834 | #define GEN6_GFXPAUSE _MMIO(0xA000) |
8835 | #define GEN6_RPNSWREQ _MMIO(0xA008) | |
5ee8ee86 PZ |
8836 | #define GEN6_TURBO_DISABLE (1 << 31) |
8837 | #define GEN6_FREQUENCY(x) ((x) << 25) | |
8838 | #define HSW_FREQUENCY(x) ((x) << 24) | |
8839 | #define GEN9_FREQUENCY(x) ((x) << 23) | |
8840 | #define GEN6_OFFSET(x) ((x) << 19) | |
8841 | #define GEN6_AGGRESSIVE_TURBO (0 << 15) | |
f0f59a00 VS |
8842 | #define GEN6_RC_VIDEO_FREQ _MMIO(0xA00C) |
8843 | #define GEN6_RC_CONTROL _MMIO(0xA090) | |
5ee8ee86 PZ |
8844 | #define GEN6_RC_CTL_RC6pp_ENABLE (1 << 16) |
8845 | #define GEN6_RC_CTL_RC6p_ENABLE (1 << 17) | |
8846 | #define GEN6_RC_CTL_RC6_ENABLE (1 << 18) | |
8847 | #define GEN6_RC_CTL_RC1e_ENABLE (1 << 20) | |
8848 | #define GEN6_RC_CTL_RC7_ENABLE (1 << 22) | |
8849 | #define VLV_RC_CTL_CTX_RST_PARALLEL (1 << 24) | |
8850 | #define GEN7_RC_CTL_TO_MODE (1 << 28) | |
8851 | #define GEN6_RC_CTL_EI_MODE(x) ((x) << 27) | |
8852 | #define GEN6_RC_CTL_HW_ENABLE (1 << 31) | |
f0f59a00 VS |
8853 | #define GEN6_RP_DOWN_TIMEOUT _MMIO(0xA010) |
8854 | #define GEN6_RP_INTERRUPT_LIMITS _MMIO(0xA014) | |
8855 | #define GEN6_RPSTAT1 _MMIO(0xA01C) | |
ccab5c82 | 8856 | #define GEN6_CAGF_SHIFT 8 |
f82855d3 | 8857 | #define HSW_CAGF_SHIFT 7 |
de43ae9d | 8858 | #define GEN9_CAGF_SHIFT 23 |
ccab5c82 | 8859 | #define GEN6_CAGF_MASK (0x7f << GEN6_CAGF_SHIFT) |
f82855d3 | 8860 | #define HSW_CAGF_MASK (0x7f << HSW_CAGF_SHIFT) |
de43ae9d | 8861 | #define GEN9_CAGF_MASK (0x1ff << GEN9_CAGF_SHIFT) |
f0f59a00 | 8862 | #define GEN6_RP_CONTROL _MMIO(0xA024) |
5ee8ee86 PZ |
8863 | #define GEN6_RP_MEDIA_TURBO (1 << 11) |
8864 | #define GEN6_RP_MEDIA_MODE_MASK (3 << 9) | |
8865 | #define GEN6_RP_MEDIA_HW_TURBO_MODE (3 << 9) | |
8866 | #define GEN6_RP_MEDIA_HW_NORMAL_MODE (2 << 9) | |
8867 | #define GEN6_RP_MEDIA_HW_MODE (1 << 9) | |
8868 | #define GEN6_RP_MEDIA_SW_MODE (0 << 9) | |
8869 | #define GEN6_RP_MEDIA_IS_GFX (1 << 8) | |
8870 | #define GEN6_RP_ENABLE (1 << 7) | |
8871 | #define GEN6_RP_UP_IDLE_MIN (0x1 << 3) | |
8872 | #define GEN6_RP_UP_BUSY_AVG (0x2 << 3) | |
8873 | #define GEN6_RP_UP_BUSY_CONT (0x4 << 3) | |
8874 | #define GEN6_RP_DOWN_IDLE_AVG (0x2 << 0) | |
8875 | #define GEN6_RP_DOWN_IDLE_CONT (0x1 << 0) | |
f0f59a00 VS |
8876 | #define GEN6_RP_UP_THRESHOLD _MMIO(0xA02C) |
8877 | #define GEN6_RP_DOWN_THRESHOLD _MMIO(0xA030) | |
8878 | #define GEN6_RP_CUR_UP_EI _MMIO(0xA050) | |
7466c291 CW |
8879 | #define GEN6_RP_EI_MASK 0xffffff |
8880 | #define GEN6_CURICONT_MASK GEN6_RP_EI_MASK | |
f0f59a00 | 8881 | #define GEN6_RP_CUR_UP _MMIO(0xA054) |
7466c291 | 8882 | #define GEN6_CURBSYTAVG_MASK GEN6_RP_EI_MASK |
f0f59a00 VS |
8883 | #define GEN6_RP_PREV_UP _MMIO(0xA058) |
8884 | #define GEN6_RP_CUR_DOWN_EI _MMIO(0xA05C) | |
7466c291 | 8885 | #define GEN6_CURIAVG_MASK GEN6_RP_EI_MASK |
f0f59a00 VS |
8886 | #define GEN6_RP_CUR_DOWN _MMIO(0xA060) |
8887 | #define GEN6_RP_PREV_DOWN _MMIO(0xA064) | |
8888 | #define GEN6_RP_UP_EI _MMIO(0xA068) | |
8889 | #define GEN6_RP_DOWN_EI _MMIO(0xA06C) | |
8890 | #define GEN6_RP_IDLE_HYSTERSIS _MMIO(0xA070) | |
8891 | #define GEN6_RPDEUHWTC _MMIO(0xA080) | |
8892 | #define GEN6_RPDEUC _MMIO(0xA084) | |
8893 | #define GEN6_RPDEUCSW _MMIO(0xA088) | |
8894 | #define GEN6_RC_STATE _MMIO(0xA094) | |
fc619841 ID |
8895 | #define RC_SW_TARGET_STATE_SHIFT 16 |
8896 | #define RC_SW_TARGET_STATE_MASK (7 << RC_SW_TARGET_STATE_SHIFT) | |
f0f59a00 VS |
8897 | #define GEN6_RC1_WAKE_RATE_LIMIT _MMIO(0xA098) |
8898 | #define GEN6_RC6_WAKE_RATE_LIMIT _MMIO(0xA09C) | |
8899 | #define GEN6_RC6pp_WAKE_RATE_LIMIT _MMIO(0xA0A0) | |
0aab201b | 8900 | #define GEN10_MEDIA_WAKE_RATE_LIMIT _MMIO(0xA0A0) |
f0f59a00 VS |
8901 | #define GEN6_RC_EVALUATION_INTERVAL _MMIO(0xA0A8) |
8902 | #define GEN6_RC_IDLE_HYSTERSIS _MMIO(0xA0AC) | |
8903 | #define GEN6_RC_SLEEP _MMIO(0xA0B0) | |
8904 | #define GEN6_RCUBMABDTMR _MMIO(0xA0B0) | |
8905 | #define GEN6_RC1e_THRESHOLD _MMIO(0xA0B4) | |
8906 | #define GEN6_RC6_THRESHOLD _MMIO(0xA0B8) | |
8907 | #define GEN6_RC6p_THRESHOLD _MMIO(0xA0BC) | |
8908 | #define VLV_RCEDATA _MMIO(0xA0BC) | |
8909 | #define GEN6_RC6pp_THRESHOLD _MMIO(0xA0C0) | |
8910 | #define GEN6_PMINTRMSK _MMIO(0xA168) | |
5ee8ee86 PZ |
8911 | #define GEN8_PMINTR_DISABLE_REDIRECT_TO_GUC (1 << 31) |
8912 | #define ARAT_EXPIRED_INTRMSK (1 << 9) | |
fc619841 | 8913 | #define GEN8_MISC_CTRL0 _MMIO(0xA180) |
f0f59a00 VS |
8914 | #define VLV_PWRDWNUPCTL _MMIO(0xA294) |
8915 | #define GEN9_MEDIA_PG_IDLE_HYSTERESIS _MMIO(0xA0C4) | |
8916 | #define GEN9_RENDER_PG_IDLE_HYSTERESIS _MMIO(0xA0C8) | |
8917 | #define GEN9_PG_ENABLE _MMIO(0xA210) | |
2ea74141 MK |
8918 | #define GEN9_RENDER_PG_ENABLE REG_BIT(0) |
8919 | #define GEN9_MEDIA_PG_ENABLE REG_BIT(1) | |
8920 | #define GEN11_MEDIA_SAMPLER_PG_ENABLE REG_BIT(2) | |
fc619841 ID |
8921 | #define GEN8_PUSHBUS_CONTROL _MMIO(0xA248) |
8922 | #define GEN8_PUSHBUS_ENABLE _MMIO(0xA250) | |
8923 | #define GEN8_PUSHBUS_SHIFT _MMIO(0xA25C) | |
8fd26859 | 8924 | |
f0f59a00 | 8925 | #define VLV_CHICKEN_3 _MMIO(VLV_DISPLAY_BASE + 0x7040C) |
a9da9bce GS |
8926 | #define PIXEL_OVERLAP_CNT_MASK (3 << 30) |
8927 | #define PIXEL_OVERLAP_CNT_SHIFT 30 | |
8928 | ||
f0f59a00 VS |
8929 | #define GEN6_PMISR _MMIO(0x44020) |
8930 | #define GEN6_PMIMR _MMIO(0x44024) /* rps_lock */ | |
8931 | #define GEN6_PMIIR _MMIO(0x44028) | |
8932 | #define GEN6_PMIER _MMIO(0x4402C) | |
5ee8ee86 PZ |
8933 | #define GEN6_PM_MBOX_EVENT (1 << 25) |
8934 | #define GEN6_PM_THERMAL_EVENT (1 << 24) | |
917dc6b5 MK |
8935 | |
8936 | /* | |
8937 | * For Gen11 these are in the upper word of the GPM_WGBOXPERF | |
8938 | * registers. Shifting is handled on accessing the imr and ier. | |
8939 | */ | |
5ee8ee86 PZ |
8940 | #define GEN6_PM_RP_DOWN_TIMEOUT (1 << 6) |
8941 | #define GEN6_PM_RP_UP_THRESHOLD (1 << 5) | |
8942 | #define GEN6_PM_RP_DOWN_THRESHOLD (1 << 4) | |
8943 | #define GEN6_PM_RP_UP_EI_EXPIRED (1 << 2) | |
8944 | #define GEN6_PM_RP_DOWN_EI_EXPIRED (1 << 1) | |
4668f695 CW |
8945 | #define GEN6_PM_RPS_EVENTS (GEN6_PM_RP_UP_EI_EXPIRED | \ |
8946 | GEN6_PM_RP_UP_THRESHOLD | \ | |
8947 | GEN6_PM_RP_DOWN_EI_EXPIRED | \ | |
8948 | GEN6_PM_RP_DOWN_THRESHOLD | \ | |
4912d041 | 8949 | GEN6_PM_RP_DOWN_TIMEOUT) |
8fd26859 | 8950 | |
f0f59a00 | 8951 | #define GEN7_GT_SCRATCH(i) _MMIO(0x4F100 + (i) * 4) |
9e72b46c ID |
8952 | #define GEN7_GT_SCRATCH_REG_NUM 8 |
8953 | ||
f0f59a00 | 8954 | #define VLV_GTLC_SURVIVABILITY_REG _MMIO(0x130098) |
5ee8ee86 PZ |
8955 | #define VLV_GFX_CLK_STATUS_BIT (1 << 3) |
8956 | #define VLV_GFX_CLK_FORCE_ON_BIT (1 << 2) | |
76c3552f | 8957 | |
f0f59a00 VS |
8958 | #define GEN6_GT_GFX_RC6_LOCKED _MMIO(0x138104) |
8959 | #define VLV_COUNTER_CONTROL _MMIO(0x138104) | |
5ee8ee86 PZ |
8960 | #define VLV_COUNT_RANGE_HIGH (1 << 15) |
8961 | #define VLV_MEDIA_RC0_COUNT_EN (1 << 5) | |
8962 | #define VLV_RENDER_RC0_COUNT_EN (1 << 4) | |
8963 | #define VLV_MEDIA_RC6_COUNT_EN (1 << 1) | |
8964 | #define VLV_RENDER_RC6_COUNT_EN (1 << 0) | |
f0f59a00 VS |
8965 | #define GEN6_GT_GFX_RC6 _MMIO(0x138108) |
8966 | #define VLV_GT_RENDER_RC6 _MMIO(0x138108) | |
8967 | #define VLV_GT_MEDIA_RC6 _MMIO(0x13810C) | |
9cc19be5 | 8968 | |
f0f59a00 VS |
8969 | #define GEN6_GT_GFX_RC6p _MMIO(0x13810C) |
8970 | #define GEN6_GT_GFX_RC6pp _MMIO(0x138110) | |
8971 | #define VLV_RENDER_C0_COUNT _MMIO(0x138118) | |
8972 | #define VLV_MEDIA_C0_COUNT _MMIO(0x13811C) | |
cce66a28 | 8973 | |
f0f59a00 | 8974 | #define GEN6_PCODE_MAILBOX _MMIO(0x138124) |
5ee8ee86 | 8975 | #define GEN6_PCODE_READY (1 << 31) |
87660502 L |
8976 | #define GEN6_PCODE_ERROR_MASK 0xFF |
8977 | #define GEN6_PCODE_SUCCESS 0x0 | |
8978 | #define GEN6_PCODE_ILLEGAL_CMD 0x1 | |
8979 | #define GEN6_PCODE_MIN_FREQ_TABLE_GT_RATIO_OUT_OF_RANGE 0x2 | |
8980 | #define GEN6_PCODE_TIMEOUT 0x3 | |
8981 | #define GEN6_PCODE_UNIMPLEMENTED_CMD 0xFF | |
8982 | #define GEN7_PCODE_TIMEOUT 0x2 | |
8983 | #define GEN7_PCODE_ILLEGAL_DATA 0x3 | |
8984 | #define GEN7_PCODE_MIN_FREQ_TABLE_GT_RATIO_OUT_OF_RANGE 0x10 | |
3e8ddd9e VS |
8985 | #define GEN6_PCODE_WRITE_RC6VIDS 0x4 |
8986 | #define GEN6_PCODE_READ_RC6VIDS 0x5 | |
9043ae02 DL |
8987 | #define GEN6_ENCODE_RC6_VID(mv) (((mv) - 245) / 5) |
8988 | #define GEN6_DECODE_RC6_VID(vids) (((vids) * 5) + 245) | |
b432e5cf | 8989 | #define BDW_PCODE_DISPLAY_FREQ_CHANGE_REQ 0x18 |
57520bc5 DL |
8990 | #define GEN9_PCODE_READ_MEM_LATENCY 0x6 |
8991 | #define GEN9_MEM_LATENCY_LEVEL_MASK 0xFF | |
8992 | #define GEN9_MEM_LATENCY_LEVEL_1_5_SHIFT 8 | |
8993 | #define GEN9_MEM_LATENCY_LEVEL_2_6_SHIFT 16 | |
8994 | #define GEN9_MEM_LATENCY_LEVEL_3_7_SHIFT 24 | |
ee5e5e7a | 8995 | #define SKL_PCODE_LOAD_HDCP_KEYS 0x5 |
5d96d8af DL |
8996 | #define SKL_PCODE_CDCLK_CONTROL 0x7 |
8997 | #define SKL_CDCLK_PREPARE_FOR_CHANGE 0x3 | |
8998 | #define SKL_CDCLK_READY_FOR_CHANGE 0x1 | |
9043ae02 DL |
8999 | #define GEN6_PCODE_WRITE_MIN_FREQ_TABLE 0x8 |
9000 | #define GEN6_PCODE_READ_MIN_FREQ_TABLE 0x9 | |
9001 | #define GEN6_READ_OC_PARAMS 0xc | |
c457d9cf VS |
9002 | #define ICL_PCODE_MEM_SUBSYSYSTEM_INFO 0xd |
9003 | #define ICL_PCODE_MEM_SS_READ_GLOBAL_INFO (0x0 << 8) | |
9004 | #define ICL_PCODE_MEM_SS_READ_QGV_POINT_INFO(point) (((point) << 16) | (0x1 << 8)) | |
515b2392 PZ |
9005 | #define GEN6_PCODE_READ_D_COMP 0x10 |
9006 | #define GEN6_PCODE_WRITE_D_COMP 0x11 | |
f8437dd1 | 9007 | #define HSW_PCODE_DE_WRITE_FREQ_REQ 0x17 |
2a114cc1 | 9008 | #define DISPLAY_IPS_CONTROL 0x19 |
61843f0e VS |
9009 | /* See also IPS_CTL */ |
9010 | #define IPS_PCODE_CONTROL (1 << 30) | |
3e8ddd9e | 9011 | #define HSW_PCODE_DYNAMIC_DUTY_CYCLE_CONTROL 0x1A |
656d1b89 L |
9012 | #define GEN9_PCODE_SAGV_CONTROL 0x21 |
9013 | #define GEN9_SAGV_DISABLE 0x0 | |
9014 | #define GEN9_SAGV_IS_DISABLED 0x1 | |
9015 | #define GEN9_SAGV_ENABLE 0x3 | |
da80f047 | 9016 | #define GEN12_PCODE_READ_SAGV_BLOCK_TIME_US 0x23 |
f0f59a00 | 9017 | #define GEN6_PCODE_DATA _MMIO(0x138128) |
23b2f8bb | 9018 | #define GEN6_PCODE_FREQ_IA_RATIO_SHIFT 8 |
3ebecd07 | 9019 | #define GEN6_PCODE_FREQ_RING_RATIO_SHIFT 16 |
f0f59a00 | 9020 | #define GEN6_PCODE_DATA1 _MMIO(0x13812C) |
8fd26859 | 9021 | |
f0f59a00 | 9022 | #define GEN6_GT_CORE_STATUS _MMIO(0x138060) |
5ee8ee86 | 9023 | #define GEN6_CORE_CPD_STATE_MASK (7 << 4) |
4d85529d BW |
9024 | #define GEN6_RCn_MASK 7 |
9025 | #define GEN6_RC0 0 | |
9026 | #define GEN6_RC3 2 | |
9027 | #define GEN6_RC6 3 | |
9028 | #define GEN6_RC7 4 | |
9029 | ||
f0f59a00 | 9030 | #define GEN8_GT_SLICE_INFO _MMIO(0x138064) |
91bedd34 ŁD |
9031 | #define GEN8_LSLICESTAT_MASK 0x7 |
9032 | ||
f0f59a00 VS |
9033 | #define CHV_POWER_SS0_SIG1 _MMIO(0xa720) |
9034 | #define CHV_POWER_SS1_SIG1 _MMIO(0xa728) | |
5ee8ee86 PZ |
9035 | #define CHV_SS_PG_ENABLE (1 << 1) |
9036 | #define CHV_EU08_PG_ENABLE (1 << 9) | |
9037 | #define CHV_EU19_PG_ENABLE (1 << 17) | |
9038 | #define CHV_EU210_PG_ENABLE (1 << 25) | |
5575f03a | 9039 | |
f0f59a00 VS |
9040 | #define CHV_POWER_SS0_SIG2 _MMIO(0xa724) |
9041 | #define CHV_POWER_SS1_SIG2 _MMIO(0xa72c) | |
5ee8ee86 | 9042 | #define CHV_EU311_PG_ENABLE (1 << 1) |
5575f03a | 9043 | |
5ee8ee86 | 9044 | #define GEN9_SLICE_PGCTL_ACK(slice) _MMIO(0x804c + (slice) * 0x4) |
f8c3dcf9 RV |
9045 | #define GEN10_SLICE_PGCTL_ACK(slice) _MMIO(0x804c + ((slice) / 3) * 0x34 + \ |
9046 | ((slice) % 3) * 0x4) | |
7f992aba | 9047 | #define GEN9_PGCTL_SLICE_ACK (1 << 0) |
5ee8ee86 | 9048 | #define GEN9_PGCTL_SS_ACK(subslice) (1 << (2 + (subslice) * 2)) |
f8c3dcf9 | 9049 | #define GEN10_PGCTL_VALID_SS_MASK(slice) ((slice) == 0 ? 0x7F : 0x1F) |
7f992aba | 9050 | |
5ee8ee86 | 9051 | #define GEN9_SS01_EU_PGCTL_ACK(slice) _MMIO(0x805c + (slice) * 0x8) |
f8c3dcf9 RV |
9052 | #define GEN10_SS01_EU_PGCTL_ACK(slice) _MMIO(0x805c + ((slice) / 3) * 0x30 + \ |
9053 | ((slice) % 3) * 0x8) | |
5ee8ee86 | 9054 | #define GEN9_SS23_EU_PGCTL_ACK(slice) _MMIO(0x8060 + (slice) * 0x8) |
f8c3dcf9 RV |
9055 | #define GEN10_SS23_EU_PGCTL_ACK(slice) _MMIO(0x8060 + ((slice) / 3) * 0x30 + \ |
9056 | ((slice) % 3) * 0x8) | |
7f992aba JM |
9057 | #define GEN9_PGCTL_SSA_EU08_ACK (1 << 0) |
9058 | #define GEN9_PGCTL_SSA_EU19_ACK (1 << 2) | |
9059 | #define GEN9_PGCTL_SSA_EU210_ACK (1 << 4) | |
9060 | #define GEN9_PGCTL_SSA_EU311_ACK (1 << 6) | |
9061 | #define GEN9_PGCTL_SSB_EU08_ACK (1 << 8) | |
9062 | #define GEN9_PGCTL_SSB_EU19_ACK (1 << 10) | |
9063 | #define GEN9_PGCTL_SSB_EU210_ACK (1 << 12) | |
9064 | #define GEN9_PGCTL_SSB_EU311_ACK (1 << 14) | |
9065 | ||
f0f59a00 | 9066 | #define GEN7_MISCCPCTL _MMIO(0x9424) |
5ee8ee86 PZ |
9067 | #define GEN7_DOP_CLOCK_GATE_ENABLE (1 << 0) |
9068 | #define GEN8_DOP_CLOCK_GATE_CFCLK_ENABLE (1 << 2) | |
9069 | #define GEN8_DOP_CLOCK_GATE_GUC_ENABLE (1 << 4) | |
9070 | #define GEN8_DOP_CLOCK_GATE_MEDIA_ENABLE (1 << 6) | |
e3689190 | 9071 | |
5bcebe76 OM |
9072 | #define GEN8_GARBCNTL _MMIO(0xB004) |
9073 | #define GEN9_GAPS_TSV_CREDIT_DISABLE (1 << 7) | |
9074 | #define GEN11_ARBITRATION_PRIO_ORDER_MASK (0x3f << 22) | |
d41bab68 OM |
9075 | #define GEN11_HASH_CTRL_EXCL_MASK (0x7f << 0) |
9076 | #define GEN11_HASH_CTRL_EXCL_BIT0 (1 << 0) | |
9077 | ||
9078 | #define GEN11_GLBLINVL _MMIO(0xB404) | |
9079 | #define GEN11_BANK_HASH_ADDR_EXCL_MASK (0x7f << 5) | |
9080 | #define GEN11_BANK_HASH_ADDR_EXCL_BIT0 (1 << 5) | |
245d9667 | 9081 | |
d65dc3e4 OM |
9082 | #define GEN10_DFR_RATIO_EN_AND_CHICKEN _MMIO(0x9550) |
9083 | #define DFR_DISABLE (1 << 9) | |
9084 | ||
f4a35714 OM |
9085 | #define GEN11_GACB_PERF_CTRL _MMIO(0x4B80) |
9086 | #define GEN11_HASH_CTRL_MASK (0x3 << 12 | 0xf << 0) | |
9087 | #define GEN11_HASH_CTRL_BIT0 (1 << 0) | |
9088 | #define GEN11_HASH_CTRL_BIT4 (1 << 12) | |
9089 | ||
6b967dc3 OM |
9090 | #define GEN11_LSN_UNSLCVC _MMIO(0xB43C) |
9091 | #define GEN11_LSN_UNSLCVC_GAFS_HALF_CL2_MAXALLOC (1 << 9) | |
9092 | #define GEN11_LSN_UNSLCVC_GAFS_HALF_SF_MAXALLOC (1 << 7) | |
9093 | ||
f57f9371 | 9094 | #define GEN10_SAMPLER_MODE _MMIO(0xE18C) |
397049a0 | 9095 | #define GEN11_SAMPLER_ENABLE_HEADLESS_MSG REG_BIT(5) |
f57f9371 | 9096 | |
e3689190 | 9097 | /* IVYBRIDGE DPF */ |
f0f59a00 | 9098 | #define GEN7_L3CDERRST1(slice) _MMIO(0xB008 + (slice) * 0x200) /* L3CD Error Status 1 */ |
5ee8ee86 PZ |
9099 | #define GEN7_L3CDERRST1_ROW_MASK (0x7ff << 14) |
9100 | #define GEN7_PARITY_ERROR_VALID (1 << 13) | |
9101 | #define GEN7_L3CDERRST1_BANK_MASK (3 << 11) | |
9102 | #define GEN7_L3CDERRST1_SUBBANK_MASK (7 << 8) | |
e3689190 | 9103 | #define GEN7_PARITY_ERROR_ROW(reg) \ |
9e8789ec | 9104 | (((reg) & GEN7_L3CDERRST1_ROW_MASK) >> 14) |
e3689190 | 9105 | #define GEN7_PARITY_ERROR_BANK(reg) \ |
9e8789ec | 9106 | (((reg) & GEN7_L3CDERRST1_BANK_MASK) >> 11) |
e3689190 | 9107 | #define GEN7_PARITY_ERROR_SUBBANK(reg) \ |
9e8789ec | 9108 | (((reg) & GEN7_L3CDERRST1_SUBBANK_MASK) >> 8) |
5ee8ee86 | 9109 | #define GEN7_L3CDERRST1_ENABLE (1 << 7) |
e3689190 | 9110 | |
f0f59a00 | 9111 | #define GEN7_L3LOG(slice, i) _MMIO(0xB070 + (slice) * 0x200 + (i) * 4) |
b9524a1e BW |
9112 | #define GEN7_L3LOG_SIZE 0x80 |
9113 | ||
f0f59a00 VS |
9114 | #define GEN7_HALF_SLICE_CHICKEN1 _MMIO(0xe100) /* IVB GT1 + VLV */ |
9115 | #define GEN7_HALF_SLICE_CHICKEN1_GT2 _MMIO(0xf100) | |
5ee8ee86 PZ |
9116 | #define GEN7_MAX_PS_THREAD_DEP (8 << 12) |
9117 | #define GEN7_SINGLE_SUBSCAN_DISPATCH_ENABLE (1 << 10) | |
9118 | #define GEN7_SBE_SS_CACHE_DISPATCH_PORT_SHARING_DISABLE (1 << 4) | |
9119 | #define GEN7_PSD_SINGLE_PORT_DISPATCH_ENABLE (1 << 3) | |
12f3382b | 9120 | |
f0f59a00 | 9121 | #define GEN9_HALF_SLICE_CHICKEN5 _MMIO(0xe188) |
5ee8ee86 PZ |
9122 | #define GEN9_DG_MIRROR_FIX_ENABLE (1 << 5) |
9123 | #define GEN9_CCS_TLB_PREFETCH_ENABLE (1 << 3) | |
3ca5da43 | 9124 | |
f0f59a00 | 9125 | #define GEN8_ROW_CHICKEN _MMIO(0xe4f0) |
5ee8ee86 PZ |
9126 | #define FLOW_CONTROL_ENABLE (1 << 15) |
9127 | #define PARTIAL_INSTRUCTION_SHOOTDOWN_DISABLE (1 << 8) | |
9128 | #define STALL_DOP_GATING_DISABLE (1 << 5) | |
9129 | #define THROTTLE_12_5 (7 << 2) | |
9130 | #define DISABLE_EARLY_EOT (1 << 1) | |
c8966e10 | 9131 | |
f0f59a00 VS |
9132 | #define GEN7_ROW_CHICKEN2 _MMIO(0xe4f4) |
9133 | #define GEN7_ROW_CHICKEN2_GT2 _MMIO(0xf4f4) | |
3c7ab278 OM |
9134 | #define DOP_CLOCK_GATING_DISABLE (1 << 0) |
9135 | #define PUSH_CONSTANT_DEREF_DISABLE (1 << 8) | |
9136 | #define GEN11_TDL_CLOCK_GATING_FIX_DISABLE (1 << 1) | |
8ab43976 | 9137 | |
f0f59a00 | 9138 | #define HSW_ROW_CHICKEN3 _MMIO(0xe49c) |
f3fc4884 FJ |
9139 | #define HSW_ROW_CHICKEN3_L3_GLOBAL_ATOMICS_DISABLE (1 << 6) |
9140 | ||
f0f59a00 | 9141 | #define HALF_SLICE_CHICKEN2 _MMIO(0xe180) |
5ee8ee86 | 9142 | #define GEN8_ST_PO_DISABLE (1 << 13) |
6b6d5626 | 9143 | |
f0f59a00 | 9144 | #define HALF_SLICE_CHICKEN3 _MMIO(0xe184) |
5ee8ee86 PZ |
9145 | #define HSW_SAMPLE_C_PERFORMANCE (1 << 9) |
9146 | #define GEN8_CENTROID_PIXEL_OPT_DIS (1 << 8) | |
9147 | #define GEN9_DISABLE_OCL_OOB_SUPPRESS_LOGIC (1 << 5) | |
9148 | #define CNL_FAST_ANISO_L1_BANKING_FIX (1 << 4) | |
9149 | #define GEN8_SAMPLER_POWER_BYPASS_DIS (1 << 1) | |
fd392b60 | 9150 | |
f0f59a00 | 9151 | #define GEN9_HALF_SLICE_CHICKEN7 _MMIO(0xe194) |
5ee8ee86 PZ |
9152 | #define GEN9_SAMPLER_HASH_COMPRESSED_READ_ADDR (1 << 8) |
9153 | #define GEN9_ENABLE_YV12_BUGFIX (1 << 4) | |
9154 | #define GEN9_ENABLE_GPGPU_PREEMPTION (1 << 2) | |
cac23df4 | 9155 | |
c46f111f | 9156 | /* Audio */ |
ed5eb1b7 | 9157 | #define G4X_AUD_VID_DID _MMIO(DISPLAY_MMIO_BASE(dev_priv) + 0x62020) |
c46f111f JN |
9158 | #define INTEL_AUDIO_DEVCL 0x808629FB |
9159 | #define INTEL_AUDIO_DEVBLC 0x80862801 | |
9160 | #define INTEL_AUDIO_DEVCTG 0x80862802 | |
e0dac65e | 9161 | |
f0f59a00 | 9162 | #define G4X_AUD_CNTL_ST _MMIO(0x620B4) |
c46f111f JN |
9163 | #define G4X_ELDV_DEVCL_DEVBLC (1 << 13) |
9164 | #define G4X_ELDV_DEVCTG (1 << 14) | |
9165 | #define G4X_ELD_ADDR_MASK (0xf << 5) | |
9166 | #define G4X_ELD_ACK (1 << 4) | |
f0f59a00 | 9167 | #define G4X_HDMIW_HDMIEDID _MMIO(0x6210C) |
e0dac65e | 9168 | |
c46f111f JN |
9169 | #define _IBX_HDMIW_HDMIEDID_A 0xE2050 |
9170 | #define _IBX_HDMIW_HDMIEDID_B 0xE2150 | |
f0f59a00 VS |
9171 | #define IBX_HDMIW_HDMIEDID(pipe) _MMIO_PIPE(pipe, _IBX_HDMIW_HDMIEDID_A, \ |
9172 | _IBX_HDMIW_HDMIEDID_B) | |
c46f111f JN |
9173 | #define _IBX_AUD_CNTL_ST_A 0xE20B4 |
9174 | #define _IBX_AUD_CNTL_ST_B 0xE21B4 | |
f0f59a00 VS |
9175 | #define IBX_AUD_CNTL_ST(pipe) _MMIO_PIPE(pipe, _IBX_AUD_CNTL_ST_A, \ |
9176 | _IBX_AUD_CNTL_ST_B) | |
c46f111f JN |
9177 | #define IBX_ELD_BUFFER_SIZE_MASK (0x1f << 10) |
9178 | #define IBX_ELD_ADDRESS_MASK (0x1f << 5) | |
9179 | #define IBX_ELD_ACK (1 << 4) | |
f0f59a00 | 9180 | #define IBX_AUD_CNTL_ST2 _MMIO(0xE20C0) |
82910ac6 JN |
9181 | #define IBX_CP_READY(port) ((1 << 1) << (((port) - 1) * 4)) |
9182 | #define IBX_ELD_VALID(port) ((1 << 0) << (((port) - 1) * 4)) | |
1202b4c6 | 9183 | |
c46f111f JN |
9184 | #define _CPT_HDMIW_HDMIEDID_A 0xE5050 |
9185 | #define _CPT_HDMIW_HDMIEDID_B 0xE5150 | |
f0f59a00 | 9186 | #define CPT_HDMIW_HDMIEDID(pipe) _MMIO_PIPE(pipe, _CPT_HDMIW_HDMIEDID_A, _CPT_HDMIW_HDMIEDID_B) |
c46f111f JN |
9187 | #define _CPT_AUD_CNTL_ST_A 0xE50B4 |
9188 | #define _CPT_AUD_CNTL_ST_B 0xE51B4 | |
f0f59a00 VS |
9189 | #define CPT_AUD_CNTL_ST(pipe) _MMIO_PIPE(pipe, _CPT_AUD_CNTL_ST_A, _CPT_AUD_CNTL_ST_B) |
9190 | #define CPT_AUD_CNTRL_ST2 _MMIO(0xE50C0) | |
e0dac65e | 9191 | |
c46f111f JN |
9192 | #define _VLV_HDMIW_HDMIEDID_A (VLV_DISPLAY_BASE + 0x62050) |
9193 | #define _VLV_HDMIW_HDMIEDID_B (VLV_DISPLAY_BASE + 0x62150) | |
f0f59a00 | 9194 | #define VLV_HDMIW_HDMIEDID(pipe) _MMIO_PIPE(pipe, _VLV_HDMIW_HDMIEDID_A, _VLV_HDMIW_HDMIEDID_B) |
c46f111f JN |
9195 | #define _VLV_AUD_CNTL_ST_A (VLV_DISPLAY_BASE + 0x620B4) |
9196 | #define _VLV_AUD_CNTL_ST_B (VLV_DISPLAY_BASE + 0x621B4) | |
f0f59a00 VS |
9197 | #define VLV_AUD_CNTL_ST(pipe) _MMIO_PIPE(pipe, _VLV_AUD_CNTL_ST_A, _VLV_AUD_CNTL_ST_B) |
9198 | #define VLV_AUD_CNTL_ST2 _MMIO(VLV_DISPLAY_BASE + 0x620C0) | |
9ca2fe73 | 9199 | |
ae662d31 EA |
9200 | /* These are the 4 32-bit write offset registers for each stream |
9201 | * output buffer. It determines the offset from the | |
9202 | * 3DSTATE_SO_BUFFERs that the next streamed vertex output goes to. | |
9203 | */ | |
f0f59a00 | 9204 | #define GEN7_SO_WRITE_OFFSET(n) _MMIO(0x5280 + (n) * 4) |
ae662d31 | 9205 | |
c46f111f JN |
9206 | #define _IBX_AUD_CONFIG_A 0xe2000 |
9207 | #define _IBX_AUD_CONFIG_B 0xe2100 | |
f0f59a00 | 9208 | #define IBX_AUD_CFG(pipe) _MMIO_PIPE(pipe, _IBX_AUD_CONFIG_A, _IBX_AUD_CONFIG_B) |
c46f111f JN |
9209 | #define _CPT_AUD_CONFIG_A 0xe5000 |
9210 | #define _CPT_AUD_CONFIG_B 0xe5100 | |
f0f59a00 | 9211 | #define CPT_AUD_CFG(pipe) _MMIO_PIPE(pipe, _CPT_AUD_CONFIG_A, _CPT_AUD_CONFIG_B) |
c46f111f JN |
9212 | #define _VLV_AUD_CONFIG_A (VLV_DISPLAY_BASE + 0x62000) |
9213 | #define _VLV_AUD_CONFIG_B (VLV_DISPLAY_BASE + 0x62100) | |
f0f59a00 | 9214 | #define VLV_AUD_CFG(pipe) _MMIO_PIPE(pipe, _VLV_AUD_CONFIG_A, _VLV_AUD_CONFIG_B) |
9ca2fe73 | 9215 | |
b6daa025 WF |
9216 | #define AUD_CONFIG_N_VALUE_INDEX (1 << 29) |
9217 | #define AUD_CONFIG_N_PROG_ENABLE (1 << 28) | |
9218 | #define AUD_CONFIG_UPPER_N_SHIFT 20 | |
c46f111f | 9219 | #define AUD_CONFIG_UPPER_N_MASK (0xff << 20) |
b6daa025 | 9220 | #define AUD_CONFIG_LOWER_N_SHIFT 4 |
c46f111f | 9221 | #define AUD_CONFIG_LOWER_N_MASK (0xfff << 4) |
2561389a JN |
9222 | #define AUD_CONFIG_N_MASK (AUD_CONFIG_UPPER_N_MASK | AUD_CONFIG_LOWER_N_MASK) |
9223 | #define AUD_CONFIG_N(n) \ | |
9224 | (((((n) >> 12) & 0xff) << AUD_CONFIG_UPPER_N_SHIFT) | \ | |
9225 | (((n) & 0xfff) << AUD_CONFIG_LOWER_N_SHIFT)) | |
b6daa025 | 9226 | #define AUD_CONFIG_PIXEL_CLOCK_HDMI_SHIFT 16 |
1a91510d JN |
9227 | #define AUD_CONFIG_PIXEL_CLOCK_HDMI_MASK (0xf << 16) |
9228 | #define AUD_CONFIG_PIXEL_CLOCK_HDMI_25175 (0 << 16) | |
9229 | #define AUD_CONFIG_PIXEL_CLOCK_HDMI_25200 (1 << 16) | |
9230 | #define AUD_CONFIG_PIXEL_CLOCK_HDMI_27000 (2 << 16) | |
9231 | #define AUD_CONFIG_PIXEL_CLOCK_HDMI_27027 (3 << 16) | |
9232 | #define AUD_CONFIG_PIXEL_CLOCK_HDMI_54000 (4 << 16) | |
9233 | #define AUD_CONFIG_PIXEL_CLOCK_HDMI_54054 (5 << 16) | |
9234 | #define AUD_CONFIG_PIXEL_CLOCK_HDMI_74176 (6 << 16) | |
9235 | #define AUD_CONFIG_PIXEL_CLOCK_HDMI_74250 (7 << 16) | |
9236 | #define AUD_CONFIG_PIXEL_CLOCK_HDMI_148352 (8 << 16) | |
9237 | #define AUD_CONFIG_PIXEL_CLOCK_HDMI_148500 (9 << 16) | |
b6daa025 WF |
9238 | #define AUD_CONFIG_DISABLE_NCTS (1 << 3) |
9239 | ||
9a78b6cc | 9240 | /* HSW Audio */ |
c46f111f JN |
9241 | #define _HSW_AUD_CONFIG_A 0x65000 |
9242 | #define _HSW_AUD_CONFIG_B 0x65100 | |
3904fb78 | 9243 | #define HSW_AUD_CFG(trans) _MMIO_TRANS(trans, _HSW_AUD_CONFIG_A, _HSW_AUD_CONFIG_B) |
c46f111f JN |
9244 | |
9245 | #define _HSW_AUD_MISC_CTRL_A 0x65010 | |
9246 | #define _HSW_AUD_MISC_CTRL_B 0x65110 | |
3904fb78 | 9247 | #define HSW_AUD_MISC_CTRL(trans) _MMIO_TRANS(trans, _HSW_AUD_MISC_CTRL_A, _HSW_AUD_MISC_CTRL_B) |
c46f111f | 9248 | |
6014ac12 LY |
9249 | #define _HSW_AUD_M_CTS_ENABLE_A 0x65028 |
9250 | #define _HSW_AUD_M_CTS_ENABLE_B 0x65128 | |
3904fb78 | 9251 | #define HSW_AUD_M_CTS_ENABLE(trans) _MMIO_TRANS(trans, _HSW_AUD_M_CTS_ENABLE_A, _HSW_AUD_M_CTS_ENABLE_B) |
6014ac12 LY |
9252 | #define AUD_M_CTS_M_VALUE_INDEX (1 << 21) |
9253 | #define AUD_M_CTS_M_PROG_ENABLE (1 << 20) | |
9254 | #define AUD_CONFIG_M_MASK 0xfffff | |
9255 | ||
c46f111f JN |
9256 | #define _HSW_AUD_DIP_ELD_CTRL_ST_A 0x650b4 |
9257 | #define _HSW_AUD_DIP_ELD_CTRL_ST_B 0x651b4 | |
3904fb78 | 9258 | #define HSW_AUD_DIP_ELD_CTRL(trans) _MMIO_TRANS(trans, _HSW_AUD_DIP_ELD_CTRL_ST_A, _HSW_AUD_DIP_ELD_CTRL_ST_B) |
9a78b6cc WX |
9259 | |
9260 | /* Audio Digital Converter */ | |
c46f111f JN |
9261 | #define _HSW_AUD_DIG_CNVT_1 0x65080 |
9262 | #define _HSW_AUD_DIG_CNVT_2 0x65180 | |
3904fb78 | 9263 | #define AUD_DIG_CNVT(trans) _MMIO_TRANS(trans, _HSW_AUD_DIG_CNVT_1, _HSW_AUD_DIG_CNVT_2) |
c46f111f JN |
9264 | #define DIP_PORT_SEL_MASK 0x3 |
9265 | ||
9266 | #define _HSW_AUD_EDID_DATA_A 0x65050 | |
9267 | #define _HSW_AUD_EDID_DATA_B 0x65150 | |
3904fb78 | 9268 | #define HSW_AUD_EDID_DATA(trans) _MMIO_TRANS(trans, _HSW_AUD_EDID_DATA_A, _HSW_AUD_EDID_DATA_B) |
c46f111f | 9269 | |
f0f59a00 VS |
9270 | #define HSW_AUD_PIPE_CONV_CFG _MMIO(0x6507c) |
9271 | #define HSW_AUD_PIN_ELD_CP_VLD _MMIO(0x650c0) | |
82910ac6 JN |
9272 | #define AUDIO_INACTIVE(trans) ((1 << 3) << ((trans) * 4)) |
9273 | #define AUDIO_OUTPUT_ENABLE(trans) ((1 << 2) << ((trans) * 4)) | |
9274 | #define AUDIO_CP_READY(trans) ((1 << 1) << ((trans) * 4)) | |
9275 | #define AUDIO_ELD_VALID(trans) ((1 << 0) << ((trans) * 4)) | |
9a78b6cc | 9276 | |
f0f59a00 | 9277 | #define HSW_AUD_CHICKENBIT _MMIO(0x65f10) |
632f3ab9 LH |
9278 | #define SKL_AUD_CODEC_WAKE_SIGNAL (1 << 15) |
9279 | ||
87c16945 | 9280 | #define AUD_FREQ_CNTRL _MMIO(0x65900) |
1580d3cd KV |
9281 | #define AUD_PIN_BUF_CTL _MMIO(0x48414) |
9282 | #define AUD_PIN_BUF_ENABLE REG_BIT(31) | |
87c16945 | 9283 | |
9c3a16c8 | 9284 | /* |
75e39688 ID |
9285 | * HSW - ICL power wells |
9286 | * | |
9287 | * Platforms have up to 3 power well control register sets, each set | |
9288 | * controlling up to 16 power wells via a request/status HW flag tuple: | |
9289 | * - main (HSW_PWR_WELL_CTL[1-4]) | |
9290 | * - AUX (ICL_PWR_WELL_CTL_AUX[1-4]) | |
9291 | * - DDI (ICL_PWR_WELL_CTL_DDI[1-4]) | |
9292 | * Each control register set consists of up to 4 registers used by different | |
9293 | * sources that can request a power well to be enabled: | |
9294 | * - BIOS (HSW_PWR_WELL_CTL1/ICL_PWR_WELL_CTL_AUX1/ICL_PWR_WELL_CTL_DDI1) | |
9295 | * - DRIVER (HSW_PWR_WELL_CTL2/ICL_PWR_WELL_CTL_AUX2/ICL_PWR_WELL_CTL_DDI2) | |
9296 | * - KVMR (HSW_PWR_WELL_CTL3) (only in the main register set) | |
9297 | * - DEBUG (HSW_PWR_WELL_CTL4/ICL_PWR_WELL_CTL_AUX4/ICL_PWR_WELL_CTL_DDI4) | |
9c3a16c8 | 9298 | */ |
75e39688 ID |
9299 | #define HSW_PWR_WELL_CTL1 _MMIO(0x45400) |
9300 | #define HSW_PWR_WELL_CTL2 _MMIO(0x45404) | |
9301 | #define HSW_PWR_WELL_CTL3 _MMIO(0x45408) | |
9302 | #define HSW_PWR_WELL_CTL4 _MMIO(0x4540C) | |
9303 | #define HSW_PWR_WELL_CTL_REQ(pw_idx) (0x2 << ((pw_idx) * 2)) | |
9304 | #define HSW_PWR_WELL_CTL_STATE(pw_idx) (0x1 << ((pw_idx) * 2)) | |
9305 | ||
9306 | /* HSW/BDW power well */ | |
9307 | #define HSW_PW_CTL_IDX_GLOBAL 15 | |
9308 | ||
9309 | /* SKL/BXT/GLK/CNL power wells */ | |
9310 | #define SKL_PW_CTL_IDX_PW_2 15 | |
9311 | #define SKL_PW_CTL_IDX_PW_1 14 | |
9312 | #define CNL_PW_CTL_IDX_AUX_F 12 | |
9313 | #define CNL_PW_CTL_IDX_AUX_D 11 | |
9314 | #define GLK_PW_CTL_IDX_AUX_C 10 | |
9315 | #define GLK_PW_CTL_IDX_AUX_B 9 | |
9316 | #define GLK_PW_CTL_IDX_AUX_A 8 | |
9317 | #define CNL_PW_CTL_IDX_DDI_F 6 | |
9318 | #define SKL_PW_CTL_IDX_DDI_D 4 | |
9319 | #define SKL_PW_CTL_IDX_DDI_C 3 | |
9320 | #define SKL_PW_CTL_IDX_DDI_B 2 | |
9321 | #define SKL_PW_CTL_IDX_DDI_A_E 1 | |
9322 | #define GLK_PW_CTL_IDX_DDI_A 1 | |
9323 | #define SKL_PW_CTL_IDX_MISC_IO 0 | |
9324 | ||
656409bb | 9325 | /* ICL/TGL - power wells */ |
1db27a72 | 9326 | #define TGL_PW_CTL_IDX_PW_5 4 |
75e39688 ID |
9327 | #define ICL_PW_CTL_IDX_PW_4 3 |
9328 | #define ICL_PW_CTL_IDX_PW_3 2 | |
9329 | #define ICL_PW_CTL_IDX_PW_2 1 | |
9330 | #define ICL_PW_CTL_IDX_PW_1 0 | |
9331 | ||
9332 | #define ICL_PWR_WELL_CTL_AUX1 _MMIO(0x45440) | |
9333 | #define ICL_PWR_WELL_CTL_AUX2 _MMIO(0x45444) | |
9334 | #define ICL_PWR_WELL_CTL_AUX4 _MMIO(0x4544C) | |
656409bb ID |
9335 | #define TGL_PW_CTL_IDX_AUX_TBT6 14 |
9336 | #define TGL_PW_CTL_IDX_AUX_TBT5 13 | |
9337 | #define TGL_PW_CTL_IDX_AUX_TBT4 12 | |
75e39688 | 9338 | #define ICL_PW_CTL_IDX_AUX_TBT4 11 |
656409bb | 9339 | #define TGL_PW_CTL_IDX_AUX_TBT3 11 |
75e39688 | 9340 | #define ICL_PW_CTL_IDX_AUX_TBT3 10 |
656409bb | 9341 | #define TGL_PW_CTL_IDX_AUX_TBT2 10 |
75e39688 | 9342 | #define ICL_PW_CTL_IDX_AUX_TBT2 9 |
656409bb | 9343 | #define TGL_PW_CTL_IDX_AUX_TBT1 9 |
75e39688 | 9344 | #define ICL_PW_CTL_IDX_AUX_TBT1 8 |
656409bb ID |
9345 | #define TGL_PW_CTL_IDX_AUX_TC6 8 |
9346 | #define TGL_PW_CTL_IDX_AUX_TC5 7 | |
9347 | #define TGL_PW_CTL_IDX_AUX_TC4 6 | |
75e39688 | 9348 | #define ICL_PW_CTL_IDX_AUX_F 5 |
656409bb | 9349 | #define TGL_PW_CTL_IDX_AUX_TC3 5 |
75e39688 | 9350 | #define ICL_PW_CTL_IDX_AUX_E 4 |
656409bb | 9351 | #define TGL_PW_CTL_IDX_AUX_TC2 4 |
75e39688 | 9352 | #define ICL_PW_CTL_IDX_AUX_D 3 |
656409bb | 9353 | #define TGL_PW_CTL_IDX_AUX_TC1 3 |
75e39688 ID |
9354 | #define ICL_PW_CTL_IDX_AUX_C 2 |
9355 | #define ICL_PW_CTL_IDX_AUX_B 1 | |
9356 | #define ICL_PW_CTL_IDX_AUX_A 0 | |
9357 | ||
9358 | #define ICL_PWR_WELL_CTL_DDI1 _MMIO(0x45450) | |
9359 | #define ICL_PWR_WELL_CTL_DDI2 _MMIO(0x45454) | |
9360 | #define ICL_PWR_WELL_CTL_DDI4 _MMIO(0x4545C) | |
656409bb ID |
9361 | #define TGL_PW_CTL_IDX_DDI_TC6 8 |
9362 | #define TGL_PW_CTL_IDX_DDI_TC5 7 | |
9363 | #define TGL_PW_CTL_IDX_DDI_TC4 6 | |
75e39688 | 9364 | #define ICL_PW_CTL_IDX_DDI_F 5 |
656409bb | 9365 | #define TGL_PW_CTL_IDX_DDI_TC3 5 |
75e39688 | 9366 | #define ICL_PW_CTL_IDX_DDI_E 4 |
656409bb | 9367 | #define TGL_PW_CTL_IDX_DDI_TC2 4 |
75e39688 | 9368 | #define ICL_PW_CTL_IDX_DDI_D 3 |
656409bb | 9369 | #define TGL_PW_CTL_IDX_DDI_TC1 3 |
75e39688 ID |
9370 | #define ICL_PW_CTL_IDX_DDI_C 2 |
9371 | #define ICL_PW_CTL_IDX_DDI_B 1 | |
9372 | #define ICL_PW_CTL_IDX_DDI_A 0 | |
9373 | ||
9374 | /* HSW - power well misc debug registers */ | |
f0f59a00 | 9375 | #define HSW_PWR_WELL_CTL5 _MMIO(0x45410) |
5ee8ee86 PZ |
9376 | #define HSW_PWR_WELL_ENABLE_SINGLE_STEP (1 << 31) |
9377 | #define HSW_PWR_WELL_PWR_GATE_OVERRIDE (1 << 20) | |
9378 | #define HSW_PWR_WELL_FORCE_ON (1 << 19) | |
f0f59a00 | 9379 | #define HSW_PWR_WELL_CTL6 _MMIO(0x45414) |
9eb3a752 | 9380 | |
94dd5138 | 9381 | /* SKL Fuse Status */ |
b2891eb2 ID |
9382 | enum skl_power_gate { |
9383 | SKL_PG0, | |
9384 | SKL_PG1, | |
9385 | SKL_PG2, | |
1a260e11 ID |
9386 | ICL_PG3, |
9387 | ICL_PG4, | |
b2891eb2 ID |
9388 | }; |
9389 | ||
f0f59a00 | 9390 | #define SKL_FUSE_STATUS _MMIO(0x42000) |
5ee8ee86 | 9391 | #define SKL_FUSE_DOWNLOAD_STATUS (1 << 31) |
75e39688 ID |
9392 | /* |
9393 | * PG0 is HW controlled, so doesn't have a corresponding power well control knob | |
9394 | * SKL_DISP_PW1_IDX..SKL_DISP_PW2_IDX -> PG1..PG2 | |
9395 | */ | |
9396 | #define SKL_PW_CTL_IDX_TO_PG(pw_idx) \ | |
9397 | ((pw_idx) - SKL_PW_CTL_IDX_PW_1 + SKL_PG1) | |
9398 | /* | |
9399 | * PG0 is HW controlled, so doesn't have a corresponding power well control knob | |
9400 | * ICL_DISP_PW1_IDX..ICL_DISP_PW4_IDX -> PG1..PG4 | |
9401 | */ | |
9402 | #define ICL_PW_CTL_IDX_TO_PG(pw_idx) \ | |
9403 | ((pw_idx) - ICL_PW_CTL_IDX_PW_1 + SKL_PG1) | |
b2891eb2 | 9404 | #define SKL_FUSE_PG_DIST_STATUS(pg) (1 << (27 - (pg))) |
94dd5138 | 9405 | |
75e39688 | 9406 | #define _CNL_AUX_REG_IDX(pw_idx) ((pw_idx) - GLK_PW_CTL_IDX_AUX_B) |
ddd39e4b LDM |
9407 | #define _CNL_AUX_ANAOVRD1_B 0x162250 |
9408 | #define _CNL_AUX_ANAOVRD1_C 0x162210 | |
9409 | #define _CNL_AUX_ANAOVRD1_D 0x1622D0 | |
b1ae6a8b | 9410 | #define _CNL_AUX_ANAOVRD1_F 0x162A90 |
75e39688 | 9411 | #define CNL_AUX_ANAOVRD1(pw_idx) _MMIO(_PICK(_CNL_AUX_REG_IDX(pw_idx), \ |
ddd39e4b LDM |
9412 | _CNL_AUX_ANAOVRD1_B, \ |
9413 | _CNL_AUX_ANAOVRD1_C, \ | |
b1ae6a8b RV |
9414 | _CNL_AUX_ANAOVRD1_D, \ |
9415 | _CNL_AUX_ANAOVRD1_F)) | |
5ee8ee86 PZ |
9416 | #define CNL_AUX_ANAOVRD1_ENABLE (1 << 16) |
9417 | #define CNL_AUX_ANAOVRD1_LDO_BYPASS (1 << 23) | |
ddd39e4b | 9418 | |
ffd7e32d LDM |
9419 | #define _ICL_AUX_REG_IDX(pw_idx) ((pw_idx) - ICL_PW_CTL_IDX_AUX_A) |
9420 | #define _ICL_AUX_ANAOVRD1_A 0x162398 | |
9421 | #define _ICL_AUX_ANAOVRD1_B 0x6C398 | |
deea06b4 | 9422 | #define _TGL_AUX_ANAOVRD1_C 0x160398 |
ffd7e32d LDM |
9423 | #define ICL_AUX_ANAOVRD1(pw_idx) _MMIO(_PICK(_ICL_AUX_REG_IDX(pw_idx), \ |
9424 | _ICL_AUX_ANAOVRD1_A, \ | |
deea06b4 LDM |
9425 | _ICL_AUX_ANAOVRD1_B, \ |
9426 | _TGL_AUX_ANAOVRD1_C)) | |
ffd7e32d LDM |
9427 | #define ICL_AUX_ANAOVRD1_LDO_BYPASS (1 << 7) |
9428 | #define ICL_AUX_ANAOVRD1_ENABLE (1 << 0) | |
9429 | ||
ee5e5e7a | 9430 | /* HDCP Key Registers */ |
2834d9df | 9431 | #define HDCP_KEY_CONF _MMIO(0x66c00) |
ee5e5e7a SP |
9432 | #define HDCP_AKSV_SEND_TRIGGER BIT(31) |
9433 | #define HDCP_CLEAR_KEYS_TRIGGER BIT(30) | |
fdddd08c | 9434 | #define HDCP_KEY_LOAD_TRIGGER BIT(8) |
2834d9df R |
9435 | #define HDCP_KEY_STATUS _MMIO(0x66c04) |
9436 | #define HDCP_FUSE_IN_PROGRESS BIT(7) | |
ee5e5e7a | 9437 | #define HDCP_FUSE_ERROR BIT(6) |
2834d9df R |
9438 | #define HDCP_FUSE_DONE BIT(5) |
9439 | #define HDCP_KEY_LOAD_STATUS BIT(1) | |
ee5e5e7a | 9440 | #define HDCP_KEY_LOAD_DONE BIT(0) |
2834d9df R |
9441 | #define HDCP_AKSV_LO _MMIO(0x66c10) |
9442 | #define HDCP_AKSV_HI _MMIO(0x66c14) | |
ee5e5e7a SP |
9443 | |
9444 | /* HDCP Repeater Registers */ | |
2834d9df | 9445 | #define HDCP_REP_CTL _MMIO(0x66d00) |
69205931 R |
9446 | #define HDCP_TRANSA_REP_PRESENT BIT(31) |
9447 | #define HDCP_TRANSB_REP_PRESENT BIT(30) | |
9448 | #define HDCP_TRANSC_REP_PRESENT BIT(29) | |
9449 | #define HDCP_TRANSD_REP_PRESENT BIT(28) | |
2834d9df R |
9450 | #define HDCP_DDIB_REP_PRESENT BIT(30) |
9451 | #define HDCP_DDIA_REP_PRESENT BIT(29) | |
9452 | #define HDCP_DDIC_REP_PRESENT BIT(28) | |
9453 | #define HDCP_DDID_REP_PRESENT BIT(27) | |
9454 | #define HDCP_DDIF_REP_PRESENT BIT(26) | |
9455 | #define HDCP_DDIE_REP_PRESENT BIT(25) | |
69205931 R |
9456 | #define HDCP_TRANSA_SHA1_M0 (1 << 20) |
9457 | #define HDCP_TRANSB_SHA1_M0 (2 << 20) | |
9458 | #define HDCP_TRANSC_SHA1_M0 (3 << 20) | |
9459 | #define HDCP_TRANSD_SHA1_M0 (4 << 20) | |
ee5e5e7a SP |
9460 | #define HDCP_DDIB_SHA1_M0 (1 << 20) |
9461 | #define HDCP_DDIA_SHA1_M0 (2 << 20) | |
9462 | #define HDCP_DDIC_SHA1_M0 (3 << 20) | |
9463 | #define HDCP_DDID_SHA1_M0 (4 << 20) | |
9464 | #define HDCP_DDIF_SHA1_M0 (5 << 20) | |
9465 | #define HDCP_DDIE_SHA1_M0 (6 << 20) /* Bspec says 5? */ | |
2834d9df | 9466 | #define HDCP_SHA1_BUSY BIT(16) |
ee5e5e7a SP |
9467 | #define HDCP_SHA1_READY BIT(17) |
9468 | #define HDCP_SHA1_COMPLETE BIT(18) | |
9469 | #define HDCP_SHA1_V_MATCH BIT(19) | |
9470 | #define HDCP_SHA1_TEXT_32 (1 << 1) | |
9471 | #define HDCP_SHA1_COMPLETE_HASH (2 << 1) | |
9472 | #define HDCP_SHA1_TEXT_24 (4 << 1) | |
9473 | #define HDCP_SHA1_TEXT_16 (5 << 1) | |
9474 | #define HDCP_SHA1_TEXT_8 (6 << 1) | |
9475 | #define HDCP_SHA1_TEXT_0 (7 << 1) | |
9476 | #define HDCP_SHA_V_PRIME_H0 _MMIO(0x66d04) | |
9477 | #define HDCP_SHA_V_PRIME_H1 _MMIO(0x66d08) | |
9478 | #define HDCP_SHA_V_PRIME_H2 _MMIO(0x66d0C) | |
9479 | #define HDCP_SHA_V_PRIME_H3 _MMIO(0x66d10) | |
9480 | #define HDCP_SHA_V_PRIME_H4 _MMIO(0x66d14) | |
9e8789ec | 9481 | #define HDCP_SHA_V_PRIME(h) _MMIO((0x66d04 + (h) * 4)) |
2834d9df | 9482 | #define HDCP_SHA_TEXT _MMIO(0x66d18) |
ee5e5e7a SP |
9483 | |
9484 | /* HDCP Auth Registers */ | |
9485 | #define _PORTA_HDCP_AUTHENC 0x66800 | |
9486 | #define _PORTB_HDCP_AUTHENC 0x66500 | |
9487 | #define _PORTC_HDCP_AUTHENC 0x66600 | |
9488 | #define _PORTD_HDCP_AUTHENC 0x66700 | |
9489 | #define _PORTE_HDCP_AUTHENC 0x66A00 | |
9490 | #define _PORTF_HDCP_AUTHENC 0x66900 | |
9491 | #define _PORT_HDCP_AUTHENC(port, x) _MMIO(_PICK(port, \ | |
9492 | _PORTA_HDCP_AUTHENC, \ | |
9493 | _PORTB_HDCP_AUTHENC, \ | |
9494 | _PORTC_HDCP_AUTHENC, \ | |
9495 | _PORTD_HDCP_AUTHENC, \ | |
9496 | _PORTE_HDCP_AUTHENC, \ | |
9e8789ec | 9497 | _PORTF_HDCP_AUTHENC) + (x)) |
2834d9df | 9498 | #define PORT_HDCP_CONF(port) _PORT_HDCP_AUTHENC(port, 0x0) |
69205931 R |
9499 | #define _TRANSA_HDCP_CONF 0x66400 |
9500 | #define _TRANSB_HDCP_CONF 0x66500 | |
9501 | #define TRANS_HDCP_CONF(trans) _MMIO_TRANS(trans, _TRANSA_HDCP_CONF, \ | |
9502 | _TRANSB_HDCP_CONF) | |
9503 | #define HDCP_CONF(dev_priv, trans, port) \ | |
9504 | (INTEL_GEN(dev_priv) >= 12 ? \ | |
9505 | TRANS_HDCP_CONF(trans) : \ | |
9506 | PORT_HDCP_CONF(port)) | |
9507 | ||
2834d9df R |
9508 | #define HDCP_CONF_CAPTURE_AN BIT(0) |
9509 | #define HDCP_CONF_AUTH_AND_ENC (BIT(1) | BIT(0)) | |
9510 | #define PORT_HDCP_ANINIT(port) _PORT_HDCP_AUTHENC(port, 0x4) | |
69205931 R |
9511 | #define _TRANSA_HDCP_ANINIT 0x66404 |
9512 | #define _TRANSB_HDCP_ANINIT 0x66504 | |
9513 | #define TRANS_HDCP_ANINIT(trans) _MMIO_TRANS(trans, \ | |
9514 | _TRANSA_HDCP_ANINIT, \ | |
9515 | _TRANSB_HDCP_ANINIT) | |
9516 | #define HDCP_ANINIT(dev_priv, trans, port) \ | |
9517 | (INTEL_GEN(dev_priv) >= 12 ? \ | |
9518 | TRANS_HDCP_ANINIT(trans) : \ | |
9519 | PORT_HDCP_ANINIT(port)) | |
9520 | ||
2834d9df | 9521 | #define PORT_HDCP_ANLO(port) _PORT_HDCP_AUTHENC(port, 0x8) |
69205931 R |
9522 | #define _TRANSA_HDCP_ANLO 0x66408 |
9523 | #define _TRANSB_HDCP_ANLO 0x66508 | |
9524 | #define TRANS_HDCP_ANLO(trans) _MMIO_TRANS(trans, _TRANSA_HDCP_ANLO, \ | |
9525 | _TRANSB_HDCP_ANLO) | |
9526 | #define HDCP_ANLO(dev_priv, trans, port) \ | |
9527 | (INTEL_GEN(dev_priv) >= 12 ? \ | |
9528 | TRANS_HDCP_ANLO(trans) : \ | |
9529 | PORT_HDCP_ANLO(port)) | |
9530 | ||
2834d9df | 9531 | #define PORT_HDCP_ANHI(port) _PORT_HDCP_AUTHENC(port, 0xC) |
69205931 R |
9532 | #define _TRANSA_HDCP_ANHI 0x6640C |
9533 | #define _TRANSB_HDCP_ANHI 0x6650C | |
9534 | #define TRANS_HDCP_ANHI(trans) _MMIO_TRANS(trans, _TRANSA_HDCP_ANHI, \ | |
9535 | _TRANSB_HDCP_ANHI) | |
9536 | #define HDCP_ANHI(dev_priv, trans, port) \ | |
9537 | (INTEL_GEN(dev_priv) >= 12 ? \ | |
9538 | TRANS_HDCP_ANHI(trans) : \ | |
9539 | PORT_HDCP_ANHI(port)) | |
9540 | ||
2834d9df | 9541 | #define PORT_HDCP_BKSVLO(port) _PORT_HDCP_AUTHENC(port, 0x10) |
69205931 R |
9542 | #define _TRANSA_HDCP_BKSVLO 0x66410 |
9543 | #define _TRANSB_HDCP_BKSVLO 0x66510 | |
9544 | #define TRANS_HDCP_BKSVLO(trans) _MMIO_TRANS(trans, \ | |
9545 | _TRANSA_HDCP_BKSVLO, \ | |
9546 | _TRANSB_HDCP_BKSVLO) | |
9547 | #define HDCP_BKSVLO(dev_priv, trans, port) \ | |
9548 | (INTEL_GEN(dev_priv) >= 12 ? \ | |
9549 | TRANS_HDCP_BKSVLO(trans) : \ | |
9550 | PORT_HDCP_BKSVLO(port)) | |
9551 | ||
2834d9df | 9552 | #define PORT_HDCP_BKSVHI(port) _PORT_HDCP_AUTHENC(port, 0x14) |
69205931 R |
9553 | #define _TRANSA_HDCP_BKSVHI 0x66414 |
9554 | #define _TRANSB_HDCP_BKSVHI 0x66514 | |
9555 | #define TRANS_HDCP_BKSVHI(trans) _MMIO_TRANS(trans, \ | |
9556 | _TRANSA_HDCP_BKSVHI, \ | |
9557 | _TRANSB_HDCP_BKSVHI) | |
9558 | #define HDCP_BKSVHI(dev_priv, trans, port) \ | |
9559 | (INTEL_GEN(dev_priv) >= 12 ? \ | |
9560 | TRANS_HDCP_BKSVHI(trans) : \ | |
9561 | PORT_HDCP_BKSVHI(port)) | |
9562 | ||
2834d9df | 9563 | #define PORT_HDCP_RPRIME(port) _PORT_HDCP_AUTHENC(port, 0x18) |
69205931 R |
9564 | #define _TRANSA_HDCP_RPRIME 0x66418 |
9565 | #define _TRANSB_HDCP_RPRIME 0x66518 | |
9566 | #define TRANS_HDCP_RPRIME(trans) _MMIO_TRANS(trans, \ | |
9567 | _TRANSA_HDCP_RPRIME, \ | |
9568 | _TRANSB_HDCP_RPRIME) | |
9569 | #define HDCP_RPRIME(dev_priv, trans, port) \ | |
9570 | (INTEL_GEN(dev_priv) >= 12 ? \ | |
9571 | TRANS_HDCP_RPRIME(trans) : \ | |
9572 | PORT_HDCP_RPRIME(port)) | |
9573 | ||
2834d9df | 9574 | #define PORT_HDCP_STATUS(port) _PORT_HDCP_AUTHENC(port, 0x1C) |
69205931 R |
9575 | #define _TRANSA_HDCP_STATUS 0x6641C |
9576 | #define _TRANSB_HDCP_STATUS 0x6651C | |
9577 | #define TRANS_HDCP_STATUS(trans) _MMIO_TRANS(trans, \ | |
9578 | _TRANSA_HDCP_STATUS, \ | |
9579 | _TRANSB_HDCP_STATUS) | |
9580 | #define HDCP_STATUS(dev_priv, trans, port) \ | |
9581 | (INTEL_GEN(dev_priv) >= 12 ? \ | |
9582 | TRANS_HDCP_STATUS(trans) : \ | |
9583 | PORT_HDCP_STATUS(port)) | |
9584 | ||
ee5e5e7a SP |
9585 | #define HDCP_STATUS_STREAM_A_ENC BIT(31) |
9586 | #define HDCP_STATUS_STREAM_B_ENC BIT(30) | |
9587 | #define HDCP_STATUS_STREAM_C_ENC BIT(29) | |
9588 | #define HDCP_STATUS_STREAM_D_ENC BIT(28) | |
9589 | #define HDCP_STATUS_AUTH BIT(21) | |
9590 | #define HDCP_STATUS_ENC BIT(20) | |
2834d9df R |
9591 | #define HDCP_STATUS_RI_MATCH BIT(19) |
9592 | #define HDCP_STATUS_R0_READY BIT(18) | |
9593 | #define HDCP_STATUS_AN_READY BIT(17) | |
ee5e5e7a | 9594 | #define HDCP_STATUS_CIPHER BIT(16) |
9e8789ec | 9595 | #define HDCP_STATUS_FRAME_CNT(x) (((x) >> 8) & 0xff) |
ee5e5e7a | 9596 | |
3ab0a6ed R |
9597 | /* HDCP2.2 Registers */ |
9598 | #define _PORTA_HDCP2_BASE 0x66800 | |
9599 | #define _PORTB_HDCP2_BASE 0x66500 | |
9600 | #define _PORTC_HDCP2_BASE 0x66600 | |
9601 | #define _PORTD_HDCP2_BASE 0x66700 | |
9602 | #define _PORTE_HDCP2_BASE 0x66A00 | |
9603 | #define _PORTF_HDCP2_BASE 0x66900 | |
9604 | #define _PORT_HDCP2_BASE(port, x) _MMIO(_PICK((port), \ | |
9605 | _PORTA_HDCP2_BASE, \ | |
9606 | _PORTB_HDCP2_BASE, \ | |
9607 | _PORTC_HDCP2_BASE, \ | |
9608 | _PORTD_HDCP2_BASE, \ | |
9609 | _PORTE_HDCP2_BASE, \ | |
9610 | _PORTF_HDCP2_BASE) + (x)) | |
69205931 R |
9611 | #define PORT_HDCP2_AUTH(port) _PORT_HDCP2_BASE(port, 0x98) |
9612 | #define _TRANSA_HDCP2_AUTH 0x66498 | |
9613 | #define _TRANSB_HDCP2_AUTH 0x66598 | |
9614 | #define TRANS_HDCP2_AUTH(trans) _MMIO_TRANS(trans, _TRANSA_HDCP2_AUTH, \ | |
9615 | _TRANSB_HDCP2_AUTH) | |
3ab0a6ed R |
9616 | #define AUTH_LINK_AUTHENTICATED BIT(31) |
9617 | #define AUTH_LINK_TYPE BIT(30) | |
9618 | #define AUTH_FORCE_CLR_INPUTCTR BIT(19) | |
9619 | #define AUTH_CLR_KEYS BIT(18) | |
69205931 R |
9620 | #define HDCP2_AUTH(dev_priv, trans, port) \ |
9621 | (INTEL_GEN(dev_priv) >= 12 ? \ | |
9622 | TRANS_HDCP2_AUTH(trans) : \ | |
9623 | PORT_HDCP2_AUTH(port)) | |
9624 | ||
9625 | #define PORT_HDCP2_CTL(port) _PORT_HDCP2_BASE(port, 0xB0) | |
9626 | #define _TRANSA_HDCP2_CTL 0x664B0 | |
9627 | #define _TRANSB_HDCP2_CTL 0x665B0 | |
9628 | #define TRANS_HDCP2_CTL(trans) _MMIO_TRANS(trans, _TRANSA_HDCP2_CTL, \ | |
9629 | _TRANSB_HDCP2_CTL) | |
3ab0a6ed | 9630 | #define CTL_LINK_ENCRYPTION_REQ BIT(31) |
69205931 R |
9631 | #define HDCP2_CTL(dev_priv, trans, port) \ |
9632 | (INTEL_GEN(dev_priv) >= 12 ? \ | |
9633 | TRANS_HDCP2_CTL(trans) : \ | |
9634 | PORT_HDCP2_CTL(port)) | |
9635 | ||
9636 | #define PORT_HDCP2_STATUS(port) _PORT_HDCP2_BASE(port, 0xB4) | |
9637 | #define _TRANSA_HDCP2_STATUS 0x664B4 | |
9638 | #define _TRANSB_HDCP2_STATUS 0x665B4 | |
9639 | #define TRANS_HDCP2_STATUS(trans) _MMIO_TRANS(trans, \ | |
9640 | _TRANSA_HDCP2_STATUS, \ | |
9641 | _TRANSB_HDCP2_STATUS) | |
3ab0a6ed R |
9642 | #define LINK_TYPE_STATUS BIT(22) |
9643 | #define LINK_AUTH_STATUS BIT(21) | |
9644 | #define LINK_ENCRYPTION_STATUS BIT(20) | |
69205931 R |
9645 | #define HDCP2_STATUS(dev_priv, trans, port) \ |
9646 | (INTEL_GEN(dev_priv) >= 12 ? \ | |
9647 | TRANS_HDCP2_STATUS(trans) : \ | |
9648 | PORT_HDCP2_STATUS(port)) | |
3ab0a6ed | 9649 | |
e7e104c3 | 9650 | /* Per-pipe DDI Function Control */ |
086f8e84 VS |
9651 | #define _TRANS_DDI_FUNC_CTL_A 0x60400 |
9652 | #define _TRANS_DDI_FUNC_CTL_B 0x61400 | |
9653 | #define _TRANS_DDI_FUNC_CTL_C 0x62400 | |
f1f1d4fa | 9654 | #define _TRANS_DDI_FUNC_CTL_D 0x63400 |
086f8e84 | 9655 | #define _TRANS_DDI_FUNC_CTL_EDP 0x6F400 |
49edbd49 MC |
9656 | #define _TRANS_DDI_FUNC_CTL_DSI0 0x6b400 |
9657 | #define _TRANS_DDI_FUNC_CTL_DSI1 0x6bc00 | |
f0f59a00 | 9658 | #define TRANS_DDI_FUNC_CTL(tran) _MMIO_TRANS2(tran, _TRANS_DDI_FUNC_CTL_A) |
a57c774a | 9659 | |
5ee8ee86 | 9660 | #define TRANS_DDI_FUNC_ENABLE (1 << 31) |
e7e104c3 | 9661 | /* Those bits are ignored by pipe EDP since it can only connect to DDI A */ |
26804afd | 9662 | #define TRANS_DDI_PORT_SHIFT 28 |
df16b636 MK |
9663 | #define TGL_TRANS_DDI_PORT_SHIFT 27 |
9664 | #define TRANS_DDI_PORT_MASK (7 << TRANS_DDI_PORT_SHIFT) | |
9665 | #define TGL_TRANS_DDI_PORT_MASK (0xf << TGL_TRANS_DDI_PORT_SHIFT) | |
9666 | #define TRANS_DDI_SELECT_PORT(x) ((x) << TRANS_DDI_PORT_SHIFT) | |
9667 | #define TGL_TRANS_DDI_SELECT_PORT(x) (((x) + 1) << TGL_TRANS_DDI_PORT_SHIFT) | |
9749a5b6 | 9668 | #define TRANS_DDI_FUNC_CTL_VAL_TO_PORT(val) (((val) & TRANS_DDI_PORT_MASK) >> TRANS_DDI_PORT_SHIFT) |
1cdd8705 | 9669 | #define TGL_TRANS_DDI_FUNC_CTL_VAL_TO_PORT(val) ((((val) & TGL_TRANS_DDI_PORT_MASK) >> TGL_TRANS_DDI_PORT_SHIFT) - 1) |
5ee8ee86 PZ |
9670 | #define TRANS_DDI_MODE_SELECT_MASK (7 << 24) |
9671 | #define TRANS_DDI_MODE_SELECT_HDMI (0 << 24) | |
9672 | #define TRANS_DDI_MODE_SELECT_DVI (1 << 24) | |
9673 | #define TRANS_DDI_MODE_SELECT_DP_SST (2 << 24) | |
9674 | #define TRANS_DDI_MODE_SELECT_DP_MST (3 << 24) | |
9675 | #define TRANS_DDI_MODE_SELECT_FDI (4 << 24) | |
9676 | #define TRANS_DDI_BPC_MASK (7 << 20) | |
9677 | #define TRANS_DDI_BPC_8 (0 << 20) | |
9678 | #define TRANS_DDI_BPC_10 (1 << 20) | |
9679 | #define TRANS_DDI_BPC_6 (2 << 20) | |
9680 | #define TRANS_DDI_BPC_12 (3 << 20) | |
9681 | #define TRANS_DDI_PVSYNC (1 << 17) | |
9682 | #define TRANS_DDI_PHSYNC (1 << 16) | |
9683 | #define TRANS_DDI_EDP_INPUT_MASK (7 << 12) | |
9684 | #define TRANS_DDI_EDP_INPUT_A_ON (0 << 12) | |
9685 | #define TRANS_DDI_EDP_INPUT_A_ONOFF (4 << 12) | |
9686 | #define TRANS_DDI_EDP_INPUT_B_ONOFF (5 << 12) | |
9687 | #define TRANS_DDI_EDP_INPUT_C_ONOFF (6 << 12) | |
4d89adc7 | 9688 | #define TRANS_DDI_EDP_INPUT_D_ONOFF (7 << 12) |
bb747fa5 | 9689 | #define TRANS_DDI_MST_TRANSPORT_SELECT_MASK REG_GENMASK(11, 10) |
b3545e08 LDM |
9690 | #define TRANS_DDI_MST_TRANSPORT_SELECT(trans) \ |
9691 | REG_FIELD_PREP(TRANS_DDI_MST_TRANSPORT_SELECT_MASK, trans) | |
5ee8ee86 PZ |
9692 | #define TRANS_DDI_HDCP_SIGNALLING (1 << 9) |
9693 | #define TRANS_DDI_DP_VC_PAYLOAD_ALLOC (1 << 8) | |
9694 | #define TRANS_DDI_HDMI_SCRAMBLER_CTS_ENABLE (1 << 7) | |
9695 | #define TRANS_DDI_HDMI_SCRAMBLER_RESET_FREQ (1 << 6) | |
9696 | #define TRANS_DDI_BFI_ENABLE (1 << 4) | |
9697 | #define TRANS_DDI_HIGH_TMDS_CHAR_RATE (1 << 4) | |
9698 | #define TRANS_DDI_HDMI_SCRAMBLING (1 << 0) | |
15953637 SS |
9699 | #define TRANS_DDI_HDMI_SCRAMBLING_MASK (TRANS_DDI_HDMI_SCRAMBLER_CTS_ENABLE \ |
9700 | | TRANS_DDI_HDMI_SCRAMBLER_RESET_FREQ \ | |
9701 | | TRANS_DDI_HDMI_SCRAMBLING) | |
e7e104c3 | 9702 | |
49edbd49 MC |
9703 | #define _TRANS_DDI_FUNC_CTL2_A 0x60404 |
9704 | #define _TRANS_DDI_FUNC_CTL2_B 0x61404 | |
9705 | #define _TRANS_DDI_FUNC_CTL2_C 0x62404 | |
9706 | #define _TRANS_DDI_FUNC_CTL2_EDP 0x6f404 | |
9707 | #define _TRANS_DDI_FUNC_CTL2_DSI0 0x6b404 | |
9708 | #define _TRANS_DDI_FUNC_CTL2_DSI1 0x6bc04 | |
9709 | #define TRANS_DDI_FUNC_CTL2(tran) _MMIO_TRANS2(tran, \ | |
9710 | _TRANS_DDI_FUNC_CTL2_A) | |
9711 | #define PORT_SYNC_MODE_ENABLE (1 << 4) | |
7264aebb | 9712 | #define PORT_SYNC_MODE_MASTER_SELECT(x) ((x) << 0) |
49edbd49 MC |
9713 | #define PORT_SYNC_MODE_MASTER_SELECT_MASK (0x7 << 0) |
9714 | #define PORT_SYNC_MODE_MASTER_SELECT_SHIFT 0 | |
9715 | ||
0e87f667 | 9716 | /* DisplayPort Transport Control */ |
086f8e84 VS |
9717 | #define _DP_TP_CTL_A 0x64040 |
9718 | #define _DP_TP_CTL_B 0x64140 | |
4444df6e | 9719 | #define _TGL_DP_TP_CTL_A 0x60540 |
f0f59a00 | 9720 | #define DP_TP_CTL(port) _MMIO_PORT(port, _DP_TP_CTL_A, _DP_TP_CTL_B) |
4444df6e | 9721 | #define TGL_DP_TP_CTL(tran) _MMIO_TRANS2((tran), _TGL_DP_TP_CTL_A) |
5ee8ee86 | 9722 | #define DP_TP_CTL_ENABLE (1 << 31) |
5c44b938 | 9723 | #define DP_TP_CTL_FEC_ENABLE (1 << 30) |
5ee8ee86 PZ |
9724 | #define DP_TP_CTL_MODE_SST (0 << 27) |
9725 | #define DP_TP_CTL_MODE_MST (1 << 27) | |
9726 | #define DP_TP_CTL_FORCE_ACT (1 << 25) | |
9727 | #define DP_TP_CTL_ENHANCED_FRAME_ENABLE (1 << 18) | |
9728 | #define DP_TP_CTL_FDI_AUTOTRAIN (1 << 15) | |
9729 | #define DP_TP_CTL_LINK_TRAIN_MASK (7 << 8) | |
9730 | #define DP_TP_CTL_LINK_TRAIN_PAT1 (0 << 8) | |
9731 | #define DP_TP_CTL_LINK_TRAIN_PAT2 (1 << 8) | |
9732 | #define DP_TP_CTL_LINK_TRAIN_PAT3 (4 << 8) | |
9733 | #define DP_TP_CTL_LINK_TRAIN_PAT4 (5 << 8) | |
9734 | #define DP_TP_CTL_LINK_TRAIN_IDLE (2 << 8) | |
9735 | #define DP_TP_CTL_LINK_TRAIN_NORMAL (3 << 8) | |
9736 | #define DP_TP_CTL_SCRAMBLE_DISABLE (1 << 7) | |
0e87f667 | 9737 | |
e411b2c1 | 9738 | /* DisplayPort Transport Status */ |
086f8e84 VS |
9739 | #define _DP_TP_STATUS_A 0x64044 |
9740 | #define _DP_TP_STATUS_B 0x64144 | |
4444df6e | 9741 | #define _TGL_DP_TP_STATUS_A 0x60544 |
f0f59a00 | 9742 | #define DP_TP_STATUS(port) _MMIO_PORT(port, _DP_TP_STATUS_A, _DP_TP_STATUS_B) |
4444df6e | 9743 | #define TGL_DP_TP_STATUS(tran) _MMIO_TRANS2((tran), _TGL_DP_TP_STATUS_A) |
5c44b938 | 9744 | #define DP_TP_STATUS_FEC_ENABLE_LIVE (1 << 28) |
5ee8ee86 PZ |
9745 | #define DP_TP_STATUS_IDLE_DONE (1 << 25) |
9746 | #define DP_TP_STATUS_ACT_SENT (1 << 24) | |
9747 | #define DP_TP_STATUS_MODE_STATUS_MST (1 << 23) | |
9748 | #define DP_TP_STATUS_AUTOTRAIN_DONE (1 << 12) | |
01b887c3 DA |
9749 | #define DP_TP_STATUS_PAYLOAD_MAPPING_VC2 (3 << 8) |
9750 | #define DP_TP_STATUS_PAYLOAD_MAPPING_VC1 (3 << 4) | |
9751 | #define DP_TP_STATUS_PAYLOAD_MAPPING_VC0 (3 << 0) | |
e411b2c1 | 9752 | |
03f896a1 | 9753 | /* DDI Buffer Control */ |
086f8e84 VS |
9754 | #define _DDI_BUF_CTL_A 0x64000 |
9755 | #define _DDI_BUF_CTL_B 0x64100 | |
f0f59a00 | 9756 | #define DDI_BUF_CTL(port) _MMIO_PORT(port, _DDI_BUF_CTL_A, _DDI_BUF_CTL_B) |
5ee8ee86 | 9757 | #define DDI_BUF_CTL_ENABLE (1 << 31) |
c5fe6a06 | 9758 | #define DDI_BUF_TRANS_SELECT(n) ((n) << 24) |
5ee8ee86 PZ |
9759 | #define DDI_BUF_EMP_MASK (0xf << 24) |
9760 | #define DDI_BUF_PORT_REVERSAL (1 << 16) | |
9761 | #define DDI_BUF_IS_IDLE (1 << 7) | |
9762 | #define DDI_A_4_LANES (1 << 4) | |
17aa6be9 | 9763 | #define DDI_PORT_WIDTH(width) (((width) - 1) << 1) |
90a6b7b0 VS |
9764 | #define DDI_PORT_WIDTH_MASK (7 << 1) |
9765 | #define DDI_PORT_WIDTH_SHIFT 1 | |
5ee8ee86 | 9766 | #define DDI_INIT_DISPLAY_DETECTED (1 << 0) |
03f896a1 | 9767 | |
bb879a44 | 9768 | /* DDI Buffer Translations */ |
086f8e84 VS |
9769 | #define _DDI_BUF_TRANS_A 0x64E00 |
9770 | #define _DDI_BUF_TRANS_B 0x64E60 | |
f0f59a00 | 9771 | #define DDI_BUF_TRANS_LO(port, i) _MMIO(_PORT(port, _DDI_BUF_TRANS_A, _DDI_BUF_TRANS_B) + (i) * 8) |
c110ae6c | 9772 | #define DDI_BUF_BALANCE_LEG_ENABLE (1 << 31) |
f0f59a00 | 9773 | #define DDI_BUF_TRANS_HI(port, i) _MMIO(_PORT(port, _DDI_BUF_TRANS_A, _DDI_BUF_TRANS_B) + (i) * 8 + 4) |
bb879a44 | 9774 | |
7501a4d8 ED |
9775 | /* Sideband Interface (SBI) is programmed indirectly, via |
9776 | * SBI_ADDR, which contains the register offset; and SBI_DATA, | |
9777 | * which contains the payload */ | |
f0f59a00 VS |
9778 | #define SBI_ADDR _MMIO(0xC6000) |
9779 | #define SBI_DATA _MMIO(0xC6004) | |
9780 | #define SBI_CTL_STAT _MMIO(0xC6008) | |
5ee8ee86 PZ |
9781 | #define SBI_CTL_DEST_ICLK (0x0 << 16) |
9782 | #define SBI_CTL_DEST_MPHY (0x1 << 16) | |
9783 | #define SBI_CTL_OP_IORD (0x2 << 8) | |
9784 | #define SBI_CTL_OP_IOWR (0x3 << 8) | |
9785 | #define SBI_CTL_OP_CRRD (0x6 << 8) | |
9786 | #define SBI_CTL_OP_CRWR (0x7 << 8) | |
9787 | #define SBI_RESPONSE_FAIL (0x1 << 1) | |
9788 | #define SBI_RESPONSE_SUCCESS (0x0 << 1) | |
9789 | #define SBI_BUSY (0x1 << 0) | |
9790 | #define SBI_READY (0x0 << 0) | |
52f025ef | 9791 | |
ccf1c867 | 9792 | /* SBI offsets */ |
f7be2c21 | 9793 | #define SBI_SSCDIVINTPHASE 0x0200 |
5e49cea6 | 9794 | #define SBI_SSCDIVINTPHASE6 0x0600 |
8802e5b6 | 9795 | #define SBI_SSCDIVINTPHASE_DIVSEL_SHIFT 1 |
5ee8ee86 PZ |
9796 | #define SBI_SSCDIVINTPHASE_DIVSEL_MASK (0x7f << 1) |
9797 | #define SBI_SSCDIVINTPHASE_DIVSEL(x) ((x) << 1) | |
8802e5b6 | 9798 | #define SBI_SSCDIVINTPHASE_INCVAL_SHIFT 8 |
5ee8ee86 PZ |
9799 | #define SBI_SSCDIVINTPHASE_INCVAL_MASK (0x7f << 8) |
9800 | #define SBI_SSCDIVINTPHASE_INCVAL(x) ((x) << 8) | |
9801 | #define SBI_SSCDIVINTPHASE_DIR(x) ((x) << 15) | |
9802 | #define SBI_SSCDIVINTPHASE_PROPAGATE (1 << 0) | |
f7be2c21 | 9803 | #define SBI_SSCDITHPHASE 0x0204 |
5e49cea6 | 9804 | #define SBI_SSCCTL 0x020c |
ccf1c867 | 9805 | #define SBI_SSCCTL6 0x060C |
5ee8ee86 PZ |
9806 | #define SBI_SSCCTL_PATHALT (1 << 3) |
9807 | #define SBI_SSCCTL_DISABLE (1 << 0) | |
ccf1c867 | 9808 | #define SBI_SSCAUXDIV6 0x0610 |
8802e5b6 | 9809 | #define SBI_SSCAUXDIV_FINALDIV2SEL_SHIFT 4 |
5ee8ee86 PZ |
9810 | #define SBI_SSCAUXDIV_FINALDIV2SEL_MASK (1 << 4) |
9811 | #define SBI_SSCAUXDIV_FINALDIV2SEL(x) ((x) << 4) | |
5e49cea6 | 9812 | #define SBI_DBUFF0 0x2a00 |
2fa86a1f | 9813 | #define SBI_GEN0 0x1f00 |
5ee8ee86 | 9814 | #define SBI_GEN0_CFG_BUFFENABLE_DISABLE (1 << 0) |
ccf1c867 | 9815 | |
52f025ef | 9816 | /* LPT PIXCLK_GATE */ |
f0f59a00 | 9817 | #define PIXCLK_GATE _MMIO(0xC6020) |
5ee8ee86 PZ |
9818 | #define PIXCLK_GATE_UNGATE (1 << 0) |
9819 | #define PIXCLK_GATE_GATE (0 << 0) | |
52f025ef | 9820 | |
e93ea06a | 9821 | /* SPLL */ |
f0f59a00 | 9822 | #define SPLL_CTL _MMIO(0x46020) |
5ee8ee86 | 9823 | #define SPLL_PLL_ENABLE (1 << 31) |
4a95e36f VS |
9824 | #define SPLL_REF_BCLK (0 << 28) |
9825 | #define SPLL_REF_MUXED_SSC (1 << 28) /* CPU SSC if fused enabled, PCH SSC otherwise */ | |
9826 | #define SPLL_REF_NON_SSC_HSW (2 << 28) | |
9827 | #define SPLL_REF_PCH_SSC_BDW (2 << 28) | |
9828 | #define SPLL_REF_LCPLL (3 << 28) | |
9829 | #define SPLL_REF_MASK (3 << 28) | |
9830 | #define SPLL_FREQ_810MHz (0 << 26) | |
9831 | #define SPLL_FREQ_1350MHz (1 << 26) | |
9832 | #define SPLL_FREQ_2700MHz (2 << 26) | |
9833 | #define SPLL_FREQ_MASK (3 << 26) | |
e93ea06a | 9834 | |
4dffc404 | 9835 | /* WRPLL */ |
086f8e84 VS |
9836 | #define _WRPLL_CTL1 0x46040 |
9837 | #define _WRPLL_CTL2 0x46060 | |
f0f59a00 | 9838 | #define WRPLL_CTL(pll) _MMIO_PIPE(pll, _WRPLL_CTL1, _WRPLL_CTL2) |
5ee8ee86 | 9839 | #define WRPLL_PLL_ENABLE (1 << 31) |
4a95e36f VS |
9840 | #define WRPLL_REF_BCLK (0 << 28) |
9841 | #define WRPLL_REF_PCH_SSC (1 << 28) | |
9842 | #define WRPLL_REF_MUXED_SSC_BDW (2 << 28) /* CPU SSC if fused enabled, PCH SSC otherwise */ | |
9843 | #define WRPLL_REF_SPECIAL_HSW (2 << 28) /* muxed SSC (ULT), non-SSC (non-ULT) */ | |
9844 | #define WRPLL_REF_LCPLL (3 << 28) | |
9845 | #define WRPLL_REF_MASK (3 << 28) | |
ef4d084f | 9846 | /* WRPLL divider programming */ |
5ee8ee86 | 9847 | #define WRPLL_DIVIDER_REFERENCE(x) ((x) << 0) |
11578553 | 9848 | #define WRPLL_DIVIDER_REF_MASK (0xff) |
5ee8ee86 PZ |
9849 | #define WRPLL_DIVIDER_POST(x) ((x) << 8) |
9850 | #define WRPLL_DIVIDER_POST_MASK (0x3f << 8) | |
11578553 | 9851 | #define WRPLL_DIVIDER_POST_SHIFT 8 |
5ee8ee86 | 9852 | #define WRPLL_DIVIDER_FEEDBACK(x) ((x) << 16) |
11578553 | 9853 | #define WRPLL_DIVIDER_FB_SHIFT 16 |
5ee8ee86 | 9854 | #define WRPLL_DIVIDER_FB_MASK (0xff << 16) |
4dffc404 | 9855 | |
fec9181c | 9856 | /* Port clock selection */ |
086f8e84 VS |
9857 | #define _PORT_CLK_SEL_A 0x46100 |
9858 | #define _PORT_CLK_SEL_B 0x46104 | |
f0f59a00 | 9859 | #define PORT_CLK_SEL(port) _MMIO_PORT(port, _PORT_CLK_SEL_A, _PORT_CLK_SEL_B) |
5ee8ee86 PZ |
9860 | #define PORT_CLK_SEL_LCPLL_2700 (0 << 29) |
9861 | #define PORT_CLK_SEL_LCPLL_1350 (1 << 29) | |
9862 | #define PORT_CLK_SEL_LCPLL_810 (2 << 29) | |
9863 | #define PORT_CLK_SEL_SPLL (3 << 29) | |
9864 | #define PORT_CLK_SEL_WRPLL(pll) (((pll) + 4) << 29) | |
9865 | #define PORT_CLK_SEL_WRPLL1 (4 << 29) | |
9866 | #define PORT_CLK_SEL_WRPLL2 (5 << 29) | |
9867 | #define PORT_CLK_SEL_NONE (7 << 29) | |
9868 | #define PORT_CLK_SEL_MASK (7 << 29) | |
fec9181c | 9869 | |
78b60ce7 PZ |
9870 | /* On ICL+ this is the same as PORT_CLK_SEL, but all bits change. */ |
9871 | #define DDI_CLK_SEL(port) PORT_CLK_SEL(port) | |
9872 | #define DDI_CLK_SEL_NONE (0x0 << 28) | |
9873 | #define DDI_CLK_SEL_MG (0x8 << 28) | |
1fa11ee2 PZ |
9874 | #define DDI_CLK_SEL_TBT_162 (0xC << 28) |
9875 | #define DDI_CLK_SEL_TBT_270 (0xD << 28) | |
9876 | #define DDI_CLK_SEL_TBT_540 (0xE << 28) | |
9877 | #define DDI_CLK_SEL_TBT_810 (0xF << 28) | |
78b60ce7 PZ |
9878 | #define DDI_CLK_SEL_MASK (0xF << 28) |
9879 | ||
bb523fc0 | 9880 | /* Transcoder clock selection */ |
086f8e84 VS |
9881 | #define _TRANS_CLK_SEL_A 0x46140 |
9882 | #define _TRANS_CLK_SEL_B 0x46144 | |
f0f59a00 | 9883 | #define TRANS_CLK_SEL(tran) _MMIO_TRANS(tran, _TRANS_CLK_SEL_A, _TRANS_CLK_SEL_B) |
bb523fc0 | 9884 | /* For each transcoder, we need to select the corresponding port clock */ |
5ee8ee86 PZ |
9885 | #define TRANS_CLK_SEL_DISABLED (0x0 << 29) |
9886 | #define TRANS_CLK_SEL_PORT(x) (((x) + 1) << 29) | |
df16b636 MK |
9887 | #define TGL_TRANS_CLK_SEL_DISABLED (0x0 << 28) |
9888 | #define TGL_TRANS_CLK_SEL_PORT(x) (((x) + 1) << 28) | |
9889 | ||
fec9181c | 9890 | |
7f1052a8 VS |
9891 | #define CDCLK_FREQ _MMIO(0x46200) |
9892 | ||
086f8e84 VS |
9893 | #define _TRANSA_MSA_MISC 0x60410 |
9894 | #define _TRANSB_MSA_MISC 0x61410 | |
9895 | #define _TRANSC_MSA_MISC 0x62410 | |
9896 | #define _TRANS_EDP_MSA_MISC 0x6f410 | |
f0f59a00 | 9897 | #define TRANS_MSA_MISC(tran) _MMIO_TRANS2(tran, _TRANSA_MSA_MISC) |
3e706dff | 9898 | /* See DP_MSA_MISC_* for the bit definitions */ |
dae84799 | 9899 | |
90e8d31c | 9900 | /* LCPLL Control */ |
f0f59a00 | 9901 | #define LCPLL_CTL _MMIO(0x130040) |
5ee8ee86 PZ |
9902 | #define LCPLL_PLL_DISABLE (1 << 31) |
9903 | #define LCPLL_PLL_LOCK (1 << 30) | |
4a95e36f VS |
9904 | #define LCPLL_REF_NON_SSC (0 << 28) |
9905 | #define LCPLL_REF_BCLK (2 << 28) | |
9906 | #define LCPLL_REF_PCH_SSC (3 << 28) | |
9907 | #define LCPLL_REF_MASK (3 << 28) | |
5ee8ee86 PZ |
9908 | #define LCPLL_CLK_FREQ_MASK (3 << 26) |
9909 | #define LCPLL_CLK_FREQ_450 (0 << 26) | |
9910 | #define LCPLL_CLK_FREQ_54O_BDW (1 << 26) | |
9911 | #define LCPLL_CLK_FREQ_337_5_BDW (2 << 26) | |
9912 | #define LCPLL_CLK_FREQ_675_BDW (3 << 26) | |
9913 | #define LCPLL_CD_CLOCK_DISABLE (1 << 25) | |
9914 | #define LCPLL_ROOT_CD_CLOCK_DISABLE (1 << 24) | |
9915 | #define LCPLL_CD2X_CLOCK_DISABLE (1 << 23) | |
9916 | #define LCPLL_POWER_DOWN_ALLOW (1 << 22) | |
9917 | #define LCPLL_CD_SOURCE_FCLK (1 << 21) | |
9918 | #define LCPLL_CD_SOURCE_FCLK_DONE (1 << 19) | |
be256dc7 | 9919 | |
326ac39b S |
9920 | /* |
9921 | * SKL Clocks | |
9922 | */ | |
9923 | ||
9924 | /* CDCLK_CTL */ | |
f0f59a00 | 9925 | #define CDCLK_CTL _MMIO(0x46000) |
186a277e PZ |
9926 | #define CDCLK_FREQ_SEL_MASK (3 << 26) |
9927 | #define CDCLK_FREQ_450_432 (0 << 26) | |
9928 | #define CDCLK_FREQ_540 (1 << 26) | |
9929 | #define CDCLK_FREQ_337_308 (2 << 26) | |
9930 | #define CDCLK_FREQ_675_617 (3 << 26) | |
9931 | #define BXT_CDCLK_CD2X_DIV_SEL_MASK (3 << 22) | |
9932 | #define BXT_CDCLK_CD2X_DIV_SEL_1 (0 << 22) | |
9933 | #define BXT_CDCLK_CD2X_DIV_SEL_1_5 (1 << 22) | |
9934 | #define BXT_CDCLK_CD2X_DIV_SEL_2 (2 << 22) | |
9935 | #define BXT_CDCLK_CD2X_DIV_SEL_4 (3 << 22) | |
9936 | #define BXT_CDCLK_CD2X_PIPE(pipe) ((pipe) << 20) | |
9937 | #define CDCLK_DIVMUX_CD_OVERRIDE (1 << 19) | |
7fe62757 | 9938 | #define BXT_CDCLK_CD2X_PIPE_NONE BXT_CDCLK_CD2X_PIPE(3) |
385ba629 | 9939 | #define ICL_CDCLK_CD2X_PIPE(pipe) (_PICK(pipe, 0, 2, 6) << 19) |
186a277e | 9940 | #define ICL_CDCLK_CD2X_PIPE_NONE (7 << 19) |
385ba629 MR |
9941 | #define TGL_CDCLK_CD2X_PIPE(pipe) BXT_CDCLK_CD2X_PIPE(pipe) |
9942 | #define TGL_CDCLK_CD2X_PIPE_NONE ICL_CDCLK_CD2X_PIPE_NONE | |
186a277e | 9943 | #define BXT_CDCLK_SSA_PRECHARGE_ENABLE (1 << 16) |
7fe62757 | 9944 | #define CDCLK_FREQ_DECIMAL_MASK (0x7ff) |
f8437dd1 | 9945 | |
326ac39b | 9946 | /* LCPLL_CTL */ |
f0f59a00 VS |
9947 | #define LCPLL1_CTL _MMIO(0x46010) |
9948 | #define LCPLL2_CTL _MMIO(0x46014) | |
5ee8ee86 | 9949 | #define LCPLL_PLL_ENABLE (1 << 31) |
326ac39b S |
9950 | |
9951 | /* DPLL control1 */ | |
f0f59a00 | 9952 | #define DPLL_CTRL1 _MMIO(0x6C058) |
5ee8ee86 PZ |
9953 | #define DPLL_CTRL1_HDMI_MODE(id) (1 << ((id) * 6 + 5)) |
9954 | #define DPLL_CTRL1_SSC(id) (1 << ((id) * 6 + 4)) | |
9955 | #define DPLL_CTRL1_LINK_RATE_MASK(id) (7 << ((id) * 6 + 1)) | |
9956 | #define DPLL_CTRL1_LINK_RATE_SHIFT(id) ((id) * 6 + 1) | |
9957 | #define DPLL_CTRL1_LINK_RATE(linkrate, id) ((linkrate) << ((id) * 6 + 1)) | |
9958 | #define DPLL_CTRL1_OVERRIDE(id) (1 << ((id) * 6)) | |
71cd8423 DL |
9959 | #define DPLL_CTRL1_LINK_RATE_2700 0 |
9960 | #define DPLL_CTRL1_LINK_RATE_1350 1 | |
9961 | #define DPLL_CTRL1_LINK_RATE_810 2 | |
9962 | #define DPLL_CTRL1_LINK_RATE_1620 3 | |
9963 | #define DPLL_CTRL1_LINK_RATE_1080 4 | |
9964 | #define DPLL_CTRL1_LINK_RATE_2160 5 | |
326ac39b S |
9965 | |
9966 | /* DPLL control2 */ | |
f0f59a00 | 9967 | #define DPLL_CTRL2 _MMIO(0x6C05C) |
5ee8ee86 PZ |
9968 | #define DPLL_CTRL2_DDI_CLK_OFF(port) (1 << ((port) + 15)) |
9969 | #define DPLL_CTRL2_DDI_CLK_SEL_MASK(port) (3 << ((port) * 3 + 1)) | |
9970 | #define DPLL_CTRL2_DDI_CLK_SEL_SHIFT(port) ((port) * 3 + 1) | |
9971 | #define DPLL_CTRL2_DDI_CLK_SEL(clk, port) ((clk) << ((port) * 3 + 1)) | |
9972 | #define DPLL_CTRL2_DDI_SEL_OVERRIDE(port) (1 << ((port) * 3)) | |
326ac39b S |
9973 | |
9974 | /* DPLL Status */ | |
f0f59a00 | 9975 | #define DPLL_STATUS _MMIO(0x6C060) |
5ee8ee86 | 9976 | #define DPLL_LOCK(id) (1 << ((id) * 8)) |
326ac39b S |
9977 | |
9978 | /* DPLL cfg */ | |
086f8e84 VS |
9979 | #define _DPLL1_CFGCR1 0x6C040 |
9980 | #define _DPLL2_CFGCR1 0x6C048 | |
9981 | #define _DPLL3_CFGCR1 0x6C050 | |
5ee8ee86 PZ |
9982 | #define DPLL_CFGCR1_FREQ_ENABLE (1 << 31) |
9983 | #define DPLL_CFGCR1_DCO_FRACTION_MASK (0x7fff << 9) | |
9984 | #define DPLL_CFGCR1_DCO_FRACTION(x) ((x) << 9) | |
326ac39b S |
9985 | #define DPLL_CFGCR1_DCO_INTEGER_MASK (0x1ff) |
9986 | ||
086f8e84 VS |
9987 | #define _DPLL1_CFGCR2 0x6C044 |
9988 | #define _DPLL2_CFGCR2 0x6C04C | |
9989 | #define _DPLL3_CFGCR2 0x6C054 | |
5ee8ee86 PZ |
9990 | #define DPLL_CFGCR2_QDIV_RATIO_MASK (0xff << 8) |
9991 | #define DPLL_CFGCR2_QDIV_RATIO(x) ((x) << 8) | |
9992 | #define DPLL_CFGCR2_QDIV_MODE(x) ((x) << 7) | |
9993 | #define DPLL_CFGCR2_KDIV_MASK (3 << 5) | |
9994 | #define DPLL_CFGCR2_KDIV(x) ((x) << 5) | |
9995 | #define DPLL_CFGCR2_KDIV_5 (0 << 5) | |
9996 | #define DPLL_CFGCR2_KDIV_2 (1 << 5) | |
9997 | #define DPLL_CFGCR2_KDIV_3 (2 << 5) | |
9998 | #define DPLL_CFGCR2_KDIV_1 (3 << 5) | |
9999 | #define DPLL_CFGCR2_PDIV_MASK (7 << 2) | |
10000 | #define DPLL_CFGCR2_PDIV(x) ((x) << 2) | |
10001 | #define DPLL_CFGCR2_PDIV_1 (0 << 2) | |
10002 | #define DPLL_CFGCR2_PDIV_2 (1 << 2) | |
10003 | #define DPLL_CFGCR2_PDIV_3 (2 << 2) | |
10004 | #define DPLL_CFGCR2_PDIV_7 (4 << 2) | |
326ac39b S |
10005 | #define DPLL_CFGCR2_CENTRAL_FREQ_MASK (3) |
10006 | ||
da3b891b | 10007 | #define DPLL_CFGCR1(id) _MMIO_PIPE((id) - SKL_DPLL1, _DPLL1_CFGCR1, _DPLL2_CFGCR1) |
f0f59a00 | 10008 | #define DPLL_CFGCR2(id) _MMIO_PIPE((id) - SKL_DPLL1, _DPLL1_CFGCR2, _DPLL2_CFGCR2) |
540e732c | 10009 | |
555e38d2 RV |
10010 | /* |
10011 | * CNL Clocks | |
10012 | */ | |
10013 | #define DPCLKA_CFGCR0 _MMIO(0x6C200) | |
376faf8a | 10014 | #define DPCLKA_CFGCR0_DDI_CLK_OFF(port) (1 << ((port) == PORT_F ? 23 : \ |
5ee8ee86 | 10015 | (port) + 10)) |
376faf8a | 10016 | #define DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(port) ((port) == PORT_F ? 21 : \ |
5ee8ee86 | 10017 | (port) * 2) |
376faf8a RV |
10018 | #define DPCLKA_CFGCR0_DDI_CLK_SEL_MASK(port) (3 << DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(port)) |
10019 | #define DPCLKA_CFGCR0_DDI_CLK_SEL(pll, port) ((pll) << DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(port)) | |
555e38d2 | 10020 | |
befa372b MR |
10021 | #define ICL_DPCLKA_CFGCR0 _MMIO(0x164280) |
10022 | #define ICL_DPCLKA_CFGCR0_DDI_CLK_OFF(phy) (1 << _PICK(phy, 10, 11, 24)) | |
aaf70b90 MK |
10023 | #define ICL_DPCLKA_CFGCR0_TC_CLK_OFF(tc_port) (1 << ((tc_port) < PORT_TC4 ? \ |
10024 | (tc_port) + 12 : \ | |
10025 | (tc_port) - PORT_TC4 + 21)) | |
befa372b MR |
10026 | #define ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy) ((phy) * 2) |
10027 | #define ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_MASK(phy) (3 << ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy)) | |
10028 | #define ICL_DPCLKA_CFGCR0_DDI_CLK_SEL(pll, phy) ((pll) << ICL_DPCLKA_CFGCR0_DDI_CLK_SEL_SHIFT(phy)) | |
10029 | ||
a927c927 RV |
10030 | /* CNL PLL */ |
10031 | #define DPLL0_ENABLE 0x46010 | |
10032 | #define DPLL1_ENABLE 0x46014 | |
10033 | #define PLL_ENABLE (1 << 31) | |
10034 | #define PLL_LOCK (1 << 30) | |
10035 | #define PLL_POWER_ENABLE (1 << 27) | |
10036 | #define PLL_POWER_STATE (1 << 26) | |
10037 | #define CNL_DPLL_ENABLE(pll) _MMIO_PLL(pll, DPLL0_ENABLE, DPLL1_ENABLE) | |
10038 | ||
1fa11ee2 PZ |
10039 | #define TBT_PLL_ENABLE _MMIO(0x46020) |
10040 | ||
78b60ce7 PZ |
10041 | #define _MG_PLL1_ENABLE 0x46030 |
10042 | #define _MG_PLL2_ENABLE 0x46034 | |
10043 | #define _MG_PLL3_ENABLE 0x46038 | |
10044 | #define _MG_PLL4_ENABLE 0x4603C | |
10045 | /* Bits are the same as DPLL0_ENABLE */ | |
584fca11 | 10046 | #define MG_PLL_ENABLE(tc_port) _MMIO_PORT((tc_port), _MG_PLL1_ENABLE, \ |
78b60ce7 PZ |
10047 | _MG_PLL2_ENABLE) |
10048 | ||
10049 | #define _MG_REFCLKIN_CTL_PORT1 0x16892C | |
10050 | #define _MG_REFCLKIN_CTL_PORT2 0x16992C | |
10051 | #define _MG_REFCLKIN_CTL_PORT3 0x16A92C | |
10052 | #define _MG_REFCLKIN_CTL_PORT4 0x16B92C | |
10053 | #define MG_REFCLKIN_CTL_OD_2_MUX(x) ((x) << 8) | |
bd99ce08 | 10054 | #define MG_REFCLKIN_CTL_OD_2_MUX_MASK (0x7 << 8) |
584fca11 LDM |
10055 | #define MG_REFCLKIN_CTL(tc_port) _MMIO_PORT((tc_port), \ |
10056 | _MG_REFCLKIN_CTL_PORT1, \ | |
10057 | _MG_REFCLKIN_CTL_PORT2) | |
78b60ce7 PZ |
10058 | |
10059 | #define _MG_CLKTOP2_CORECLKCTL1_PORT1 0x1688D8 | |
10060 | #define _MG_CLKTOP2_CORECLKCTL1_PORT2 0x1698D8 | |
10061 | #define _MG_CLKTOP2_CORECLKCTL1_PORT3 0x16A8D8 | |
10062 | #define _MG_CLKTOP2_CORECLKCTL1_PORT4 0x16B8D8 | |
10063 | #define MG_CLKTOP2_CORECLKCTL1_B_DIVRATIO(x) ((x) << 16) | |
bd99ce08 | 10064 | #define MG_CLKTOP2_CORECLKCTL1_B_DIVRATIO_MASK (0xff << 16) |
78b60ce7 | 10065 | #define MG_CLKTOP2_CORECLKCTL1_A_DIVRATIO(x) ((x) << 8) |
bd99ce08 | 10066 | #define MG_CLKTOP2_CORECLKCTL1_A_DIVRATIO_MASK (0xff << 8) |
584fca11 LDM |
10067 | #define MG_CLKTOP2_CORECLKCTL1(tc_port) _MMIO_PORT((tc_port), \ |
10068 | _MG_CLKTOP2_CORECLKCTL1_PORT1, \ | |
10069 | _MG_CLKTOP2_CORECLKCTL1_PORT2) | |
78b60ce7 PZ |
10070 | |
10071 | #define _MG_CLKTOP2_HSCLKCTL_PORT1 0x1688D4 | |
10072 | #define _MG_CLKTOP2_HSCLKCTL_PORT2 0x1698D4 | |
10073 | #define _MG_CLKTOP2_HSCLKCTL_PORT3 0x16A8D4 | |
10074 | #define _MG_CLKTOP2_HSCLKCTL_PORT4 0x16B8D4 | |
10075 | #define MG_CLKTOP2_HSCLKCTL_CORE_INPUTSEL(x) ((x) << 16) | |
bd99ce08 | 10076 | #define MG_CLKTOP2_HSCLKCTL_CORE_INPUTSEL_MASK (0x1 << 16) |
78b60ce7 | 10077 | #define MG_CLKTOP2_HSCLKCTL_TLINEDRV_CLKSEL(x) ((x) << 14) |
bd99ce08 | 10078 | #define MG_CLKTOP2_HSCLKCTL_TLINEDRV_CLKSEL_MASK (0x3 << 14) |
bd99ce08 | 10079 | #define MG_CLKTOP2_HSCLKCTL_HSDIV_RATIO_MASK (0x3 << 12) |
bcaad532 MN |
10080 | #define MG_CLKTOP2_HSCLKCTL_HSDIV_RATIO_2 (0 << 12) |
10081 | #define MG_CLKTOP2_HSCLKCTL_HSDIV_RATIO_3 (1 << 12) | |
10082 | #define MG_CLKTOP2_HSCLKCTL_HSDIV_RATIO_5 (2 << 12) | |
10083 | #define MG_CLKTOP2_HSCLKCTL_HSDIV_RATIO_7 (3 << 12) | |
78b60ce7 | 10084 | #define MG_CLKTOP2_HSCLKCTL_DSDIV_RATIO(x) ((x) << 8) |
7b19f544 | 10085 | #define MG_CLKTOP2_HSCLKCTL_DSDIV_RATIO_SHIFT 8 |
bd99ce08 | 10086 | #define MG_CLKTOP2_HSCLKCTL_DSDIV_RATIO_MASK (0xf << 8) |
584fca11 LDM |
10087 | #define MG_CLKTOP2_HSCLKCTL(tc_port) _MMIO_PORT((tc_port), \ |
10088 | _MG_CLKTOP2_HSCLKCTL_PORT1, \ | |
10089 | _MG_CLKTOP2_HSCLKCTL_PORT2) | |
78b60ce7 PZ |
10090 | |
10091 | #define _MG_PLL_DIV0_PORT1 0x168A00 | |
10092 | #define _MG_PLL_DIV0_PORT2 0x169A00 | |
10093 | #define _MG_PLL_DIV0_PORT3 0x16AA00 | |
10094 | #define _MG_PLL_DIV0_PORT4 0x16BA00 | |
10095 | #define MG_PLL_DIV0_FRACNEN_H (1 << 30) | |
7b19f544 MN |
10096 | #define MG_PLL_DIV0_FBDIV_FRAC_MASK (0x3fffff << 8) |
10097 | #define MG_PLL_DIV0_FBDIV_FRAC_SHIFT 8 | |
78b60ce7 | 10098 | #define MG_PLL_DIV0_FBDIV_FRAC(x) ((x) << 8) |
7b19f544 | 10099 | #define MG_PLL_DIV0_FBDIV_INT_MASK (0xff << 0) |
78b60ce7 | 10100 | #define MG_PLL_DIV0_FBDIV_INT(x) ((x) << 0) |
584fca11 LDM |
10101 | #define MG_PLL_DIV0(tc_port) _MMIO_PORT((tc_port), _MG_PLL_DIV0_PORT1, \ |
10102 | _MG_PLL_DIV0_PORT2) | |
78b60ce7 PZ |
10103 | |
10104 | #define _MG_PLL_DIV1_PORT1 0x168A04 | |
10105 | #define _MG_PLL_DIV1_PORT2 0x169A04 | |
10106 | #define _MG_PLL_DIV1_PORT3 0x16AA04 | |
10107 | #define _MG_PLL_DIV1_PORT4 0x16BA04 | |
10108 | #define MG_PLL_DIV1_IREF_NDIVRATIO(x) ((x) << 16) | |
10109 | #define MG_PLL_DIV1_DITHER_DIV_1 (0 << 12) | |
10110 | #define MG_PLL_DIV1_DITHER_DIV_2 (1 << 12) | |
10111 | #define MG_PLL_DIV1_DITHER_DIV_4 (2 << 12) | |
10112 | #define MG_PLL_DIV1_DITHER_DIV_8 (3 << 12) | |
10113 | #define MG_PLL_DIV1_NDIVRATIO(x) ((x) << 4) | |
7b19f544 | 10114 | #define MG_PLL_DIV1_FBPREDIV_MASK (0xf << 0) |
78b60ce7 | 10115 | #define MG_PLL_DIV1_FBPREDIV(x) ((x) << 0) |
584fca11 LDM |
10116 | #define MG_PLL_DIV1(tc_port) _MMIO_PORT((tc_port), _MG_PLL_DIV1_PORT1, \ |
10117 | _MG_PLL_DIV1_PORT2) | |
78b60ce7 PZ |
10118 | |
10119 | #define _MG_PLL_LF_PORT1 0x168A08 | |
10120 | #define _MG_PLL_LF_PORT2 0x169A08 | |
10121 | #define _MG_PLL_LF_PORT3 0x16AA08 | |
10122 | #define _MG_PLL_LF_PORT4 0x16BA08 | |
10123 | #define MG_PLL_LF_TDCTARGETCNT(x) ((x) << 24) | |
10124 | #define MG_PLL_LF_AFCCNTSEL_256 (0 << 20) | |
10125 | #define MG_PLL_LF_AFCCNTSEL_512 (1 << 20) | |
10126 | #define MG_PLL_LF_GAINCTRL(x) ((x) << 16) | |
10127 | #define MG_PLL_LF_INT_COEFF(x) ((x) << 8) | |
10128 | #define MG_PLL_LF_PROP_COEFF(x) ((x) << 0) | |
584fca11 LDM |
10129 | #define MG_PLL_LF(tc_port) _MMIO_PORT((tc_port), _MG_PLL_LF_PORT1, \ |
10130 | _MG_PLL_LF_PORT2) | |
78b60ce7 PZ |
10131 | |
10132 | #define _MG_PLL_FRAC_LOCK_PORT1 0x168A0C | |
10133 | #define _MG_PLL_FRAC_LOCK_PORT2 0x169A0C | |
10134 | #define _MG_PLL_FRAC_LOCK_PORT3 0x16AA0C | |
10135 | #define _MG_PLL_FRAC_LOCK_PORT4 0x16BA0C | |
10136 | #define MG_PLL_FRAC_LOCK_TRUELOCK_CRIT_32 (1 << 18) | |
10137 | #define MG_PLL_FRAC_LOCK_EARLYLOCK_CRIT_32 (1 << 16) | |
10138 | #define MG_PLL_FRAC_LOCK_LOCKTHRESH(x) ((x) << 11) | |
10139 | #define MG_PLL_FRAC_LOCK_DCODITHEREN (1 << 10) | |
10140 | #define MG_PLL_FRAC_LOCK_FEEDFWRDCAL_EN (1 << 8) | |
10141 | #define MG_PLL_FRAC_LOCK_FEEDFWRDGAIN(x) ((x) << 0) | |
584fca11 LDM |
10142 | #define MG_PLL_FRAC_LOCK(tc_port) _MMIO_PORT((tc_port), \ |
10143 | _MG_PLL_FRAC_LOCK_PORT1, \ | |
10144 | _MG_PLL_FRAC_LOCK_PORT2) | |
78b60ce7 PZ |
10145 | |
10146 | #define _MG_PLL_SSC_PORT1 0x168A10 | |
10147 | #define _MG_PLL_SSC_PORT2 0x169A10 | |
10148 | #define _MG_PLL_SSC_PORT3 0x16AA10 | |
10149 | #define _MG_PLL_SSC_PORT4 0x16BA10 | |
10150 | #define MG_PLL_SSC_EN (1 << 28) | |
10151 | #define MG_PLL_SSC_TYPE(x) ((x) << 26) | |
10152 | #define MG_PLL_SSC_STEPLENGTH(x) ((x) << 16) | |
10153 | #define MG_PLL_SSC_STEPNUM(x) ((x) << 10) | |
10154 | #define MG_PLL_SSC_FLLEN (1 << 9) | |
10155 | #define MG_PLL_SSC_STEPSIZE(x) ((x) << 0) | |
584fca11 LDM |
10156 | #define MG_PLL_SSC(tc_port) _MMIO_PORT((tc_port), _MG_PLL_SSC_PORT1, \ |
10157 | _MG_PLL_SSC_PORT2) | |
78b60ce7 PZ |
10158 | |
10159 | #define _MG_PLL_BIAS_PORT1 0x168A14 | |
10160 | #define _MG_PLL_BIAS_PORT2 0x169A14 | |
10161 | #define _MG_PLL_BIAS_PORT3 0x16AA14 | |
10162 | #define _MG_PLL_BIAS_PORT4 0x16BA14 | |
10163 | #define MG_PLL_BIAS_BIAS_GB_SEL(x) ((x) << 30) | |
bd99ce08 | 10164 | #define MG_PLL_BIAS_BIAS_GB_SEL_MASK (0x3 << 30) |
78b60ce7 | 10165 | #define MG_PLL_BIAS_INIT_DCOAMP(x) ((x) << 24) |
bd99ce08 | 10166 | #define MG_PLL_BIAS_INIT_DCOAMP_MASK (0x3f << 24) |
78b60ce7 | 10167 | #define MG_PLL_BIAS_BIAS_BONUS(x) ((x) << 16) |
bd99ce08 | 10168 | #define MG_PLL_BIAS_BIAS_BONUS_MASK (0xff << 16) |
78b60ce7 PZ |
10169 | #define MG_PLL_BIAS_BIASCAL_EN (1 << 15) |
10170 | #define MG_PLL_BIAS_CTRIM(x) ((x) << 8) | |
bd99ce08 | 10171 | #define MG_PLL_BIAS_CTRIM_MASK (0x1f << 8) |
78b60ce7 | 10172 | #define MG_PLL_BIAS_VREF_RDAC(x) ((x) << 5) |
bd99ce08 | 10173 | #define MG_PLL_BIAS_VREF_RDAC_MASK (0x7 << 5) |
78b60ce7 | 10174 | #define MG_PLL_BIAS_IREFTRIM(x) ((x) << 0) |
bd99ce08 | 10175 | #define MG_PLL_BIAS_IREFTRIM_MASK (0x1f << 0) |
584fca11 LDM |
10176 | #define MG_PLL_BIAS(tc_port) _MMIO_PORT((tc_port), _MG_PLL_BIAS_PORT1, \ |
10177 | _MG_PLL_BIAS_PORT2) | |
78b60ce7 PZ |
10178 | |
10179 | #define _MG_PLL_TDC_COLDST_BIAS_PORT1 0x168A18 | |
10180 | #define _MG_PLL_TDC_COLDST_BIAS_PORT2 0x169A18 | |
10181 | #define _MG_PLL_TDC_COLDST_BIAS_PORT3 0x16AA18 | |
10182 | #define _MG_PLL_TDC_COLDST_BIAS_PORT4 0x16BA18 | |
10183 | #define MG_PLL_TDC_COLDST_IREFINT_EN (1 << 27) | |
10184 | #define MG_PLL_TDC_COLDST_REFBIAS_START_PULSE_W(x) ((x) << 17) | |
10185 | #define MG_PLL_TDC_COLDST_COLDSTART (1 << 16) | |
10186 | #define MG_PLL_TDC_TDCOVCCORR_EN (1 << 2) | |
10187 | #define MG_PLL_TDC_TDCSEL(x) ((x) << 0) | |
584fca11 LDM |
10188 | #define MG_PLL_TDC_COLDST_BIAS(tc_port) _MMIO_PORT((tc_port), \ |
10189 | _MG_PLL_TDC_COLDST_BIAS_PORT1, \ | |
10190 | _MG_PLL_TDC_COLDST_BIAS_PORT2) | |
78b60ce7 | 10191 | |
a927c927 RV |
10192 | #define _CNL_DPLL0_CFGCR0 0x6C000 |
10193 | #define _CNL_DPLL1_CFGCR0 0x6C080 | |
10194 | #define DPLL_CFGCR0_HDMI_MODE (1 << 30) | |
10195 | #define DPLL_CFGCR0_SSC_ENABLE (1 << 29) | |
78b60ce7 | 10196 | #define DPLL_CFGCR0_SSC_ENABLE_ICL (1 << 25) |
a927c927 RV |
10197 | #define DPLL_CFGCR0_LINK_RATE_MASK (0xf << 25) |
10198 | #define DPLL_CFGCR0_LINK_RATE_2700 (0 << 25) | |
10199 | #define DPLL_CFGCR0_LINK_RATE_1350 (1 << 25) | |
10200 | #define DPLL_CFGCR0_LINK_RATE_810 (2 << 25) | |
10201 | #define DPLL_CFGCR0_LINK_RATE_1620 (3 << 25) | |
10202 | #define DPLL_CFGCR0_LINK_RATE_1080 (4 << 25) | |
10203 | #define DPLL_CFGCR0_LINK_RATE_2160 (5 << 25) | |
10204 | #define DPLL_CFGCR0_LINK_RATE_3240 (6 << 25) | |
10205 | #define DPLL_CFGCR0_LINK_RATE_4050 (7 << 25) | |
10206 | #define DPLL_CFGCR0_DCO_FRACTION_MASK (0x7fff << 10) | |
442aa277 | 10207 | #define DPLL_CFGCR0_DCO_FRACTION_SHIFT (10) |
a927c927 RV |
10208 | #define DPLL_CFGCR0_DCO_FRACTION(x) ((x) << 10) |
10209 | #define DPLL_CFGCR0_DCO_INTEGER_MASK (0x3ff) | |
10210 | #define CNL_DPLL_CFGCR0(pll) _MMIO_PLL(pll, _CNL_DPLL0_CFGCR0, _CNL_DPLL1_CFGCR0) | |
10211 | ||
10212 | #define _CNL_DPLL0_CFGCR1 0x6C004 | |
10213 | #define _CNL_DPLL1_CFGCR1 0x6C084 | |
10214 | #define DPLL_CFGCR1_QDIV_RATIO_MASK (0xff << 10) | |
a9701a89 | 10215 | #define DPLL_CFGCR1_QDIV_RATIO_SHIFT (10) |
a927c927 | 10216 | #define DPLL_CFGCR1_QDIV_RATIO(x) ((x) << 10) |
51c83cfa | 10217 | #define DPLL_CFGCR1_QDIV_MODE_SHIFT (9) |
a927c927 RV |
10218 | #define DPLL_CFGCR1_QDIV_MODE(x) ((x) << 9) |
10219 | #define DPLL_CFGCR1_KDIV_MASK (7 << 6) | |
51c83cfa | 10220 | #define DPLL_CFGCR1_KDIV_SHIFT (6) |
a927c927 RV |
10221 | #define DPLL_CFGCR1_KDIV(x) ((x) << 6) |
10222 | #define DPLL_CFGCR1_KDIV_1 (1 << 6) | |
10223 | #define DPLL_CFGCR1_KDIV_2 (2 << 6) | |
2ee7fd1e | 10224 | #define DPLL_CFGCR1_KDIV_3 (4 << 6) |
a927c927 | 10225 | #define DPLL_CFGCR1_PDIV_MASK (0xf << 2) |
51c83cfa | 10226 | #define DPLL_CFGCR1_PDIV_SHIFT (2) |
a927c927 RV |
10227 | #define DPLL_CFGCR1_PDIV(x) ((x) << 2) |
10228 | #define DPLL_CFGCR1_PDIV_2 (1 << 2) | |
10229 | #define DPLL_CFGCR1_PDIV_3 (2 << 2) | |
10230 | #define DPLL_CFGCR1_PDIV_5 (4 << 2) | |
10231 | #define DPLL_CFGCR1_PDIV_7 (8 << 2) | |
10232 | #define DPLL_CFGCR1_CENTRAL_FREQ (3 << 0) | |
78b60ce7 | 10233 | #define DPLL_CFGCR1_CENTRAL_FREQ_8400 (3 << 0) |
a1c5f151 | 10234 | #define TGL_DPLL_CFGCR1_CFSELOVRD_NORMAL_XTAL (0 << 0) |
a927c927 RV |
10235 | #define CNL_DPLL_CFGCR1(pll) _MMIO_PLL(pll, _CNL_DPLL0_CFGCR1, _CNL_DPLL1_CFGCR1) |
10236 | ||
78b60ce7 PZ |
10237 | #define _ICL_DPLL0_CFGCR0 0x164000 |
10238 | #define _ICL_DPLL1_CFGCR0 0x164080 | |
10239 | #define ICL_DPLL_CFGCR0(pll) _MMIO_PLL(pll, _ICL_DPLL0_CFGCR0, \ | |
10240 | _ICL_DPLL1_CFGCR0) | |
10241 | ||
10242 | #define _ICL_DPLL0_CFGCR1 0x164004 | |
10243 | #define _ICL_DPLL1_CFGCR1 0x164084 | |
10244 | #define ICL_DPLL_CFGCR1(pll) _MMIO_PLL(pll, _ICL_DPLL0_CFGCR1, \ | |
10245 | _ICL_DPLL1_CFGCR1) | |
10246 | ||
36ca5335 LDM |
10247 | #define _TGL_DPLL0_CFGCR0 0x164284 |
10248 | #define _TGL_DPLL1_CFGCR0 0x16428C | |
10249 | /* TODO: add DPLL4 */ | |
10250 | #define _TGL_TBTPLL_CFGCR0 0x16429C | |
10251 | #define TGL_DPLL_CFGCR0(pll) _MMIO_PLL3(pll, _TGL_DPLL0_CFGCR0, \ | |
10252 | _TGL_DPLL1_CFGCR0, \ | |
10253 | _TGL_TBTPLL_CFGCR0) | |
10254 | ||
10255 | #define _TGL_DPLL0_CFGCR1 0x164288 | |
10256 | #define _TGL_DPLL1_CFGCR1 0x164290 | |
10257 | /* TODO: add DPLL4 */ | |
10258 | #define _TGL_TBTPLL_CFGCR1 0x1642A0 | |
10259 | #define TGL_DPLL_CFGCR1(pll) _MMIO_PLL3(pll, _TGL_DPLL0_CFGCR1, \ | |
10260 | _TGL_DPLL1_CFGCR1, \ | |
10261 | _TGL_TBTPLL_CFGCR1) | |
10262 | ||
f15a4eb1 VK |
10263 | #define _DKL_PHY1_BASE 0x168000 |
10264 | #define _DKL_PHY2_BASE 0x169000 | |
10265 | #define _DKL_PHY3_BASE 0x16A000 | |
10266 | #define _DKL_PHY4_BASE 0x16B000 | |
10267 | #define _DKL_PHY5_BASE 0x16C000 | |
10268 | #define _DKL_PHY6_BASE 0x16D000 | |
10269 | ||
10270 | /* DEKEL PHY MMIO Address = Phy base + (internal address & ~index_mask) */ | |
10271 | #define _DKL_PLL_DIV0 0x200 | |
10272 | #define DKL_PLL_DIV0_INTEG_COEFF(x) ((x) << 16) | |
10273 | #define DKL_PLL_DIV0_INTEG_COEFF_MASK (0x1F << 16) | |
10274 | #define DKL_PLL_DIV0_PROP_COEFF(x) ((x) << 12) | |
10275 | #define DKL_PLL_DIV0_PROP_COEFF_MASK (0xF << 12) | |
10276 | #define DKL_PLL_DIV0_FBPREDIV_SHIFT (8) | |
10277 | #define DKL_PLL_DIV0_FBPREDIV(x) ((x) << DKL_PLL_DIV0_FBPREDIV_SHIFT) | |
10278 | #define DKL_PLL_DIV0_FBPREDIV_MASK (0xF << DKL_PLL_DIV0_FBPREDIV_SHIFT) | |
10279 | #define DKL_PLL_DIV0_FBDIV_INT(x) ((x) << 0) | |
10280 | #define DKL_PLL_DIV0_FBDIV_INT_MASK (0xFF << 0) | |
10281 | #define DKL_PLL_DIV0(tc_port) _MMIO(_PORT(tc_port, _DKL_PHY1_BASE, \ | |
10282 | _DKL_PHY2_BASE) + \ | |
10283 | _DKL_PLL_DIV0) | |
10284 | ||
10285 | #define _DKL_PLL_DIV1 0x204 | |
10286 | #define DKL_PLL_DIV1_IREF_TRIM(x) ((x) << 16) | |
10287 | #define DKL_PLL_DIV1_IREF_TRIM_MASK (0x1F << 16) | |
10288 | #define DKL_PLL_DIV1_TDC_TARGET_CNT(x) ((x) << 0) | |
10289 | #define DKL_PLL_DIV1_TDC_TARGET_CNT_MASK (0xFF << 0) | |
10290 | #define DKL_PLL_DIV1(tc_port) _MMIO(_PORT(tc_port, _DKL_PHY1_BASE, \ | |
10291 | _DKL_PHY2_BASE) + \ | |
10292 | _DKL_PLL_DIV1) | |
10293 | ||
10294 | #define _DKL_PLL_SSC 0x210 | |
10295 | #define DKL_PLL_SSC_IREF_NDIV_RATIO(x) ((x) << 29) | |
10296 | #define DKL_PLL_SSC_IREF_NDIV_RATIO_MASK (0x7 << 29) | |
10297 | #define DKL_PLL_SSC_STEP_LEN(x) ((x) << 16) | |
10298 | #define DKL_PLL_SSC_STEP_LEN_MASK (0xFF << 16) | |
10299 | #define DKL_PLL_SSC_STEP_NUM(x) ((x) << 11) | |
10300 | #define DKL_PLL_SSC_STEP_NUM_MASK (0x7 << 11) | |
10301 | #define DKL_PLL_SSC_EN (1 << 9) | |
10302 | #define DKL_PLL_SSC(tc_port) _MMIO(_PORT(tc_port, _DKL_PHY1_BASE, \ | |
10303 | _DKL_PHY2_BASE) + \ | |
10304 | _DKL_PLL_SSC) | |
10305 | ||
10306 | #define _DKL_PLL_BIAS 0x214 | |
10307 | #define DKL_PLL_BIAS_FRAC_EN_H (1 << 30) | |
10308 | #define DKL_PLL_BIAS_FBDIV_SHIFT (8) | |
10309 | #define DKL_PLL_BIAS_FBDIV_FRAC(x) ((x) << DKL_PLL_BIAS_FBDIV_SHIFT) | |
10310 | #define DKL_PLL_BIAS_FBDIV_FRAC_MASK (0x3FFFFF << DKL_PLL_BIAS_FBDIV_SHIFT) | |
10311 | #define DKL_PLL_BIAS(tc_port) _MMIO(_PORT(tc_port, _DKL_PHY1_BASE, \ | |
10312 | _DKL_PHY2_BASE) + \ | |
10313 | _DKL_PLL_BIAS) | |
10314 | ||
10315 | #define _DKL_PLL_TDC_COLDST_BIAS 0x218 | |
10316 | #define DKL_PLL_TDC_SSC_STEP_SIZE(x) ((x) << 8) | |
10317 | #define DKL_PLL_TDC_SSC_STEP_SIZE_MASK (0xFF << 8) | |
10318 | #define DKL_PLL_TDC_FEED_FWD_GAIN(x) ((x) << 0) | |
10319 | #define DKL_PLL_TDC_FEED_FWD_GAIN_MASK (0xFF << 0) | |
10320 | #define DKL_PLL_TDC_COLDST_BIAS(tc_port) _MMIO(_PORT(tc_port, \ | |
10321 | _DKL_PHY1_BASE, \ | |
10322 | _DKL_PHY2_BASE) + \ | |
10323 | _DKL_PLL_TDC_COLDST_BIAS) | |
10324 | ||
10325 | #define _DKL_REFCLKIN_CTL 0x12C | |
10326 | /* Bits are the same as MG_REFCLKIN_CTL */ | |
10327 | #define DKL_REFCLKIN_CTL(tc_port) _MMIO(_PORT(tc_port, \ | |
10328 | _DKL_PHY1_BASE, \ | |
10329 | _DKL_PHY2_BASE) + \ | |
10330 | _DKL_REFCLKIN_CTL) | |
10331 | ||
10332 | #define _DKL_CLKTOP2_HSCLKCTL 0xD4 | |
10333 | /* Bits are the same as MG_CLKTOP2_HSCLKCTL */ | |
10334 | #define DKL_CLKTOP2_HSCLKCTL(tc_port) _MMIO(_PORT(tc_port, \ | |
10335 | _DKL_PHY1_BASE, \ | |
10336 | _DKL_PHY2_BASE) + \ | |
10337 | _DKL_CLKTOP2_HSCLKCTL) | |
10338 | ||
10339 | #define _DKL_CLKTOP2_CORECLKCTL1 0xD8 | |
10340 | /* Bits are the same as MG_CLKTOP2_CORECLKCTL1 */ | |
10341 | #define DKL_CLKTOP2_CORECLKCTL1(tc_port) _MMIO(_PORT(tc_port, \ | |
10342 | _DKL_PHY1_BASE, \ | |
10343 | _DKL_PHY2_BASE) + \ | |
10344 | _DKL_CLKTOP2_CORECLKCTL1) | |
10345 | ||
10346 | #define _DKL_TX_DPCNTL0 0x2C0 | |
10347 | #define DKL_TX_PRESHOOT_COEFF(x) ((x) << 13) | |
10348 | #define DKL_TX_PRESHOOT_COEFF_MASK (0x1f << 13) | |
10349 | #define DKL_TX_DE_EMPHASIS_COEFF(x) ((x) << 8) | |
10350 | #define DKL_TX_DE_EMPAHSIS_COEFF_MASK (0x1f << 8) | |
10351 | #define DKL_TX_VSWING_CONTROL(x) ((x) << 0) | |
10352 | #define DKL_TX_VSWING_CONTROL_MASK (0x7 << 0) | |
10353 | #define DKL_TX_DPCNTL0(tc_port) _MMIO(_PORT(tc_port, \ | |
10354 | _DKL_PHY1_BASE, \ | |
10355 | _DKL_PHY2_BASE) + \ | |
10356 | _DKL_TX_DPCNTL0) | |
10357 | ||
10358 | #define _DKL_TX_DPCNTL1 0x2C4 | |
10359 | /* Bits are the same as DKL_TX_DPCNTRL0 */ | |
10360 | #define DKL_TX_DPCNTL1(tc_port) _MMIO(_PORT(tc_port, \ | |
10361 | _DKL_PHY1_BASE, \ | |
10362 | _DKL_PHY2_BASE) + \ | |
10363 | _DKL_TX_DPCNTL1) | |
10364 | ||
10365 | #define _DKL_TX_DPCNTL2 0x2C8 | |
10366 | #define DKL_TX_DP20BITMODE (1 << 2) | |
10367 | #define DKL_TX_DPCNTL2(tc_port) _MMIO(_PORT(tc_port, \ | |
10368 | _DKL_PHY1_BASE, \ | |
10369 | _DKL_PHY2_BASE) + \ | |
10370 | _DKL_TX_DPCNTL2) | |
10371 | ||
10372 | #define _DKL_TX_FW_CALIB 0x2F8 | |
10373 | #define DKL_TX_CFG_DISABLE_WAIT_INIT (1 << 7) | |
10374 | #define DKL_TX_FW_CALIB(tc_port) _MMIO(_PORT(tc_port, \ | |
10375 | _DKL_PHY1_BASE, \ | |
10376 | _DKL_PHY2_BASE) + \ | |
10377 | _DKL_TX_FW_CALIB) | |
10378 | ||
2d69c42e JRS |
10379 | #define _DKL_TX_PMD_LANE_SUS 0xD00 |
10380 | #define DKL_TX_PMD_LANE_SUS(tc_port) _MMIO(_PORT(tc_port, \ | |
10381 | _DKL_PHY1_BASE, \ | |
10382 | _DKL_PHY2_BASE) + \ | |
10383 | _DKL_TX_PMD_LANE_SUS) | |
10384 | ||
f15a4eb1 VK |
10385 | #define _DKL_TX_DW17 0xDC4 |
10386 | #define DKL_TX_DW17(tc_port) _MMIO(_PORT(tc_port, \ | |
10387 | _DKL_PHY1_BASE, \ | |
10388 | _DKL_PHY2_BASE) + \ | |
10389 | _DKL_TX_DW17) | |
10390 | ||
10391 | #define _DKL_TX_DW18 0xDC8 | |
10392 | #define DKL_TX_DW18(tc_port) _MMIO(_PORT(tc_port, \ | |
10393 | _DKL_PHY1_BASE, \ | |
10394 | _DKL_PHY2_BASE) + \ | |
10395 | _DKL_TX_DW18) | |
10396 | ||
10397 | #define _DKL_DP_MODE 0xA0 | |
f15a4eb1 VK |
10398 | #define DKL_DP_MODE(tc_port) _MMIO(_PORT(tc_port, \ |
10399 | _DKL_PHY1_BASE, \ | |
10400 | _DKL_PHY2_BASE) + \ | |
10401 | _DKL_DP_MODE) | |
10402 | ||
10403 | #define _DKL_CMN_UC_DW27 0x36C | |
10404 | #define DKL_CMN_UC_DW27_UC_HEALTH (0x1 << 15) | |
10405 | #define DKL_CMN_UC_DW_27(tc_port) _MMIO(_PORT(tc_port, \ | |
10406 | _DKL_PHY1_BASE, \ | |
10407 | _DKL_PHY2_BASE) + \ | |
10408 | _DKL_CMN_UC_DW27) | |
10409 | ||
10410 | /* | |
10411 | * Each Dekel PHY is addressed through a 4KB aperture. Each PHY has more than | |
10412 | * 4KB of register space, so a separate index is programmed in HIP_INDEX_REG0 | |
10413 | * or HIP_INDEX_REG1, based on the port number, to set the upper 2 address | |
10414 | * bits that point the 4KB window into the full PHY register space. | |
10415 | */ | |
10416 | #define _HIP_INDEX_REG0 0x1010A0 | |
10417 | #define _HIP_INDEX_REG1 0x1010A4 | |
10418 | #define HIP_INDEX_REG(tc_port) _MMIO((tc_port) < 4 ? _HIP_INDEX_REG0 \ | |
10419 | : _HIP_INDEX_REG1) | |
10420 | #define _HIP_INDEX_SHIFT(tc_port) (8 * ((tc_port) % 4)) | |
10421 | #define HIP_INDEX_VAL(tc_port, val) ((val) << _HIP_INDEX_SHIFT(tc_port)) | |
10422 | ||
f8437dd1 | 10423 | /* BXT display engine PLL */ |
f0f59a00 | 10424 | #define BXT_DE_PLL_CTL _MMIO(0x6d000) |
f8437dd1 VK |
10425 | #define BXT_DE_PLL_RATIO(x) (x) /* {60,65,100} * 19.2MHz */ |
10426 | #define BXT_DE_PLL_RATIO_MASK 0xff | |
10427 | ||
f0f59a00 | 10428 | #define BXT_DE_PLL_ENABLE _MMIO(0x46070) |
f8437dd1 VK |
10429 | #define BXT_DE_PLL_PLL_ENABLE (1 << 31) |
10430 | #define BXT_DE_PLL_LOCK (1 << 30) | |
945f2672 VS |
10431 | #define CNL_CDCLK_PLL_RATIO(x) (x) |
10432 | #define CNL_CDCLK_PLL_RATIO_MASK 0xff | |
f8437dd1 | 10433 | |
664326f8 | 10434 | /* GEN9 DC */ |
f0f59a00 | 10435 | #define DC_STATE_EN _MMIO(0x45504) |
13ae3a0d | 10436 | #define DC_STATE_DISABLE 0 |
e45e0003 AG |
10437 | #define DC_STATE_EN_DC3CO REG_BIT(30) |
10438 | #define DC_STATE_DC3CO_STATUS REG_BIT(29) | |
5ee8ee86 PZ |
10439 | #define DC_STATE_EN_UPTO_DC5 (1 << 0) |
10440 | #define DC_STATE_EN_DC9 (1 << 3) | |
10441 | #define DC_STATE_EN_UPTO_DC6 (2 << 0) | |
6b457d31 SK |
10442 | #define DC_STATE_EN_UPTO_DC5_DC6_MASK 0x3 |
10443 | ||
f0f59a00 | 10444 | #define DC_STATE_DEBUG _MMIO(0x45520) |
5ee8ee86 PZ |
10445 | #define DC_STATE_DEBUG_MASK_CORES (1 << 0) |
10446 | #define DC_STATE_DEBUG_MASK_MEMORY_UP (1 << 1) | |
6b457d31 | 10447 | |
cbfa59d4 MK |
10448 | #define BXT_P_CR_MC_BIOS_REQ_0_0_0 _MMIO(MCHBAR_MIRROR_BASE_SNB + 0x7114) |
10449 | #define BXT_REQ_DATA_MASK 0x3F | |
10450 | #define BXT_DRAM_CHANNEL_ACTIVE_SHIFT 12 | |
10451 | #define BXT_DRAM_CHANNEL_ACTIVE_MASK (0xF << 12) | |
10452 | #define BXT_MEMORY_FREQ_MULTIPLIER_HZ 133333333 | |
10453 | ||
10454 | #define BXT_D_CR_DRP0_DUNIT8 0x1000 | |
10455 | #define BXT_D_CR_DRP0_DUNIT9 0x1200 | |
10456 | #define BXT_D_CR_DRP0_DUNIT_START 8 | |
10457 | #define BXT_D_CR_DRP0_DUNIT_END 11 | |
10458 | #define BXT_D_CR_DRP0_DUNIT(x) _MMIO(MCHBAR_MIRROR_BASE_SNB + \ | |
10459 | _PICK_EVEN((x) - 8, BXT_D_CR_DRP0_DUNIT8,\ | |
10460 | BXT_D_CR_DRP0_DUNIT9)) | |
10461 | #define BXT_DRAM_RANK_MASK 0x3 | |
10462 | #define BXT_DRAM_RANK_SINGLE 0x1 | |
10463 | #define BXT_DRAM_RANK_DUAL 0x3 | |
10464 | #define BXT_DRAM_WIDTH_MASK (0x3 << 4) | |
10465 | #define BXT_DRAM_WIDTH_SHIFT 4 | |
10466 | #define BXT_DRAM_WIDTH_X8 (0x0 << 4) | |
10467 | #define BXT_DRAM_WIDTH_X16 (0x1 << 4) | |
10468 | #define BXT_DRAM_WIDTH_X32 (0x2 << 4) | |
10469 | #define BXT_DRAM_WIDTH_X64 (0x3 << 4) | |
10470 | #define BXT_DRAM_SIZE_MASK (0x7 << 6) | |
10471 | #define BXT_DRAM_SIZE_SHIFT 6 | |
8860343c VS |
10472 | #define BXT_DRAM_SIZE_4GBIT (0x0 << 6) |
10473 | #define BXT_DRAM_SIZE_6GBIT (0x1 << 6) | |
10474 | #define BXT_DRAM_SIZE_8GBIT (0x2 << 6) | |
10475 | #define BXT_DRAM_SIZE_12GBIT (0x3 << 6) | |
10476 | #define BXT_DRAM_SIZE_16GBIT (0x4 << 6) | |
b185a352 VS |
10477 | #define BXT_DRAM_TYPE_MASK (0x7 << 22) |
10478 | #define BXT_DRAM_TYPE_SHIFT 22 | |
10479 | #define BXT_DRAM_TYPE_DDR3 (0x0 << 22) | |
10480 | #define BXT_DRAM_TYPE_LPDDR3 (0x1 << 22) | |
10481 | #define BXT_DRAM_TYPE_LPDDR4 (0x2 << 22) | |
10482 | #define BXT_DRAM_TYPE_DDR4 (0x4 << 22) | |
cbfa59d4 | 10483 | |
5771caf8 MK |
10484 | #define SKL_MEMORY_FREQ_MULTIPLIER_HZ 266666666 |
10485 | #define SKL_MC_BIOS_DATA_0_0_0_MCHBAR_PCU _MMIO(MCHBAR_MIRROR_BASE_SNB + 0x5E04) | |
10486 | #define SKL_REQ_DATA_MASK (0xF << 0) | |
10487 | ||
b185a352 VS |
10488 | #define SKL_MAD_INTER_CHANNEL_0_0_0_MCHBAR_MCMAIN _MMIO(MCHBAR_MIRROR_BASE_SNB + 0x5000) |
10489 | #define SKL_DRAM_DDR_TYPE_MASK (0x3 << 0) | |
10490 | #define SKL_DRAM_DDR_TYPE_DDR4 (0 << 0) | |
10491 | #define SKL_DRAM_DDR_TYPE_DDR3 (1 << 0) | |
10492 | #define SKL_DRAM_DDR_TYPE_LPDDR3 (2 << 0) | |
10493 | #define SKL_DRAM_DDR_TYPE_LPDDR4 (3 << 0) | |
10494 | ||
5771caf8 MK |
10495 | #define SKL_MAD_DIMM_CH0_0_0_0_MCHBAR_MCMAIN _MMIO(MCHBAR_MIRROR_BASE_SNB + 0x500C) |
10496 | #define SKL_MAD_DIMM_CH1_0_0_0_MCHBAR_MCMAIN _MMIO(MCHBAR_MIRROR_BASE_SNB + 0x5010) | |
10497 | #define SKL_DRAM_S_SHIFT 16 | |
10498 | #define SKL_DRAM_SIZE_MASK 0x3F | |
10499 | #define SKL_DRAM_WIDTH_MASK (0x3 << 8) | |
10500 | #define SKL_DRAM_WIDTH_SHIFT 8 | |
10501 | #define SKL_DRAM_WIDTH_X8 (0x0 << 8) | |
10502 | #define SKL_DRAM_WIDTH_X16 (0x1 << 8) | |
10503 | #define SKL_DRAM_WIDTH_X32 (0x2 << 8) | |
10504 | #define SKL_DRAM_RANK_MASK (0x1 << 10) | |
10505 | #define SKL_DRAM_RANK_SHIFT 10 | |
6d9c1e92 VS |
10506 | #define SKL_DRAM_RANK_1 (0x0 << 10) |
10507 | #define SKL_DRAM_RANK_2 (0x1 << 10) | |
10508 | #define SKL_DRAM_RANK_MASK (0x1 << 10) | |
10509 | #define CNL_DRAM_SIZE_MASK 0x7F | |
10510 | #define CNL_DRAM_WIDTH_MASK (0x3 << 7) | |
10511 | #define CNL_DRAM_WIDTH_SHIFT 7 | |
10512 | #define CNL_DRAM_WIDTH_X8 (0x0 << 7) | |
10513 | #define CNL_DRAM_WIDTH_X16 (0x1 << 7) | |
10514 | #define CNL_DRAM_WIDTH_X32 (0x2 << 7) | |
10515 | #define CNL_DRAM_RANK_MASK (0x3 << 9) | |
10516 | #define CNL_DRAM_RANK_SHIFT 9 | |
10517 | #define CNL_DRAM_RANK_1 (0x0 << 9) | |
10518 | #define CNL_DRAM_RANK_2 (0x1 << 9) | |
10519 | #define CNL_DRAM_RANK_3 (0x2 << 9) | |
10520 | #define CNL_DRAM_RANK_4 (0x3 << 9) | |
5771caf8 | 10521 | |
9ccd5aeb PZ |
10522 | /* Please see hsw_read_dcomp() and hsw_write_dcomp() before using this register, |
10523 | * since on HSW we can't write to it using I915_WRITE. */ | |
f0f59a00 VS |
10524 | #define D_COMP_HSW _MMIO(MCHBAR_MIRROR_BASE_SNB + 0x5F0C) |
10525 | #define D_COMP_BDW _MMIO(0x138144) | |
5ee8ee86 PZ |
10526 | #define D_COMP_RCOMP_IN_PROGRESS (1 << 9) |
10527 | #define D_COMP_COMP_FORCE (1 << 8) | |
10528 | #define D_COMP_COMP_DISABLE (1 << 0) | |
90e8d31c | 10529 | |
69e94b7e | 10530 | /* Pipe WM_LINETIME - watermark line time */ |
086f8e84 VS |
10531 | #define _PIPE_WM_LINETIME_A 0x45270 |
10532 | #define _PIPE_WM_LINETIME_B 0x45274 | |
f0f59a00 | 10533 | #define PIPE_WM_LINETIME(pipe) _MMIO_PIPE(pipe, _PIPE_WM_LINETIME_A, _PIPE_WM_LINETIME_B) |
5e49cea6 PZ |
10534 | #define PIPE_WM_LINETIME_MASK (0x1ff) |
10535 | #define PIPE_WM_LINETIME_TIME(x) ((x)) | |
5ee8ee86 PZ |
10536 | #define PIPE_WM_LINETIME_IPS_LINETIME_MASK (0x1ff << 16) |
10537 | #define PIPE_WM_LINETIME_IPS_LINETIME(x) ((x) << 16) | |
96d6e350 ED |
10538 | |
10539 | /* SFUSE_STRAP */ | |
f0f59a00 | 10540 | #define SFUSE_STRAP _MMIO(0xc2014) |
5ee8ee86 PZ |
10541 | #define SFUSE_STRAP_FUSE_LOCK (1 << 13) |
10542 | #define SFUSE_STRAP_RAW_FREQUENCY (1 << 8) | |
10543 | #define SFUSE_STRAP_DISPLAY_DISABLED (1 << 7) | |
10544 | #define SFUSE_STRAP_CRT_DISABLED (1 << 6) | |
10545 | #define SFUSE_STRAP_DDIF_DETECTED (1 << 3) | |
10546 | #define SFUSE_STRAP_DDIB_DETECTED (1 << 2) | |
10547 | #define SFUSE_STRAP_DDIC_DETECTED (1 << 1) | |
10548 | #define SFUSE_STRAP_DDID_DETECTED (1 << 0) | |
96d6e350 | 10549 | |
f0f59a00 | 10550 | #define WM_MISC _MMIO(0x45260) |
801bcfff PZ |
10551 | #define WM_MISC_DATA_PARTITION_5_6 (1 << 0) |
10552 | ||
f0f59a00 | 10553 | #define WM_DBG _MMIO(0x45280) |
5ee8ee86 PZ |
10554 | #define WM_DBG_DISALLOW_MULTIPLE_LP (1 << 0) |
10555 | #define WM_DBG_DISALLOW_MAXFIFO (1 << 1) | |
10556 | #define WM_DBG_DISALLOW_SPRITE (1 << 2) | |
1544d9d5 | 10557 | |
86d3efce VS |
10558 | /* pipe CSC */ |
10559 | #define _PIPE_A_CSC_COEFF_RY_GY 0x49010 | |
10560 | #define _PIPE_A_CSC_COEFF_BY 0x49014 | |
10561 | #define _PIPE_A_CSC_COEFF_RU_GU 0x49018 | |
10562 | #define _PIPE_A_CSC_COEFF_BU 0x4901c | |
10563 | #define _PIPE_A_CSC_COEFF_RV_GV 0x49020 | |
10564 | #define _PIPE_A_CSC_COEFF_BV 0x49024 | |
255fcfbc | 10565 | |
86d3efce | 10566 | #define _PIPE_A_CSC_MODE 0x49028 |
af28cc4c VS |
10567 | #define ICL_CSC_ENABLE (1 << 31) /* icl+ */ |
10568 | #define ICL_OUTPUT_CSC_ENABLE (1 << 30) /* icl+ */ | |
10569 | #define CSC_BLACK_SCREEN_OFFSET (1 << 2) /* ilk/snb */ | |
10570 | #define CSC_POSITION_BEFORE_GAMMA (1 << 1) /* pre-glk */ | |
10571 | #define CSC_MODE_YUV_TO_RGB (1 << 0) /* ilk/snb */ | |
255fcfbc | 10572 | |
86d3efce VS |
10573 | #define _PIPE_A_CSC_PREOFF_HI 0x49030 |
10574 | #define _PIPE_A_CSC_PREOFF_ME 0x49034 | |
10575 | #define _PIPE_A_CSC_PREOFF_LO 0x49038 | |
10576 | #define _PIPE_A_CSC_POSTOFF_HI 0x49040 | |
10577 | #define _PIPE_A_CSC_POSTOFF_ME 0x49044 | |
10578 | #define _PIPE_A_CSC_POSTOFF_LO 0x49048 | |
10579 | ||
10580 | #define _PIPE_B_CSC_COEFF_RY_GY 0x49110 | |
10581 | #define _PIPE_B_CSC_COEFF_BY 0x49114 | |
10582 | #define _PIPE_B_CSC_COEFF_RU_GU 0x49118 | |
10583 | #define _PIPE_B_CSC_COEFF_BU 0x4911c | |
10584 | #define _PIPE_B_CSC_COEFF_RV_GV 0x49120 | |
10585 | #define _PIPE_B_CSC_COEFF_BV 0x49124 | |
10586 | #define _PIPE_B_CSC_MODE 0x49128 | |
10587 | #define _PIPE_B_CSC_PREOFF_HI 0x49130 | |
10588 | #define _PIPE_B_CSC_PREOFF_ME 0x49134 | |
10589 | #define _PIPE_B_CSC_PREOFF_LO 0x49138 | |
10590 | #define _PIPE_B_CSC_POSTOFF_HI 0x49140 | |
10591 | #define _PIPE_B_CSC_POSTOFF_ME 0x49144 | |
10592 | #define _PIPE_B_CSC_POSTOFF_LO 0x49148 | |
10593 | ||
f0f59a00 VS |
10594 | #define PIPE_CSC_COEFF_RY_GY(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_COEFF_RY_GY, _PIPE_B_CSC_COEFF_RY_GY) |
10595 | #define PIPE_CSC_COEFF_BY(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_COEFF_BY, _PIPE_B_CSC_COEFF_BY) | |
10596 | #define PIPE_CSC_COEFF_RU_GU(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_COEFF_RU_GU, _PIPE_B_CSC_COEFF_RU_GU) | |
10597 | #define PIPE_CSC_COEFF_BU(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_COEFF_BU, _PIPE_B_CSC_COEFF_BU) | |
10598 | #define PIPE_CSC_COEFF_RV_GV(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_COEFF_RV_GV, _PIPE_B_CSC_COEFF_RV_GV) | |
10599 | #define PIPE_CSC_COEFF_BV(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_COEFF_BV, _PIPE_B_CSC_COEFF_BV) | |
10600 | #define PIPE_CSC_MODE(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_MODE, _PIPE_B_CSC_MODE) | |
10601 | #define PIPE_CSC_PREOFF_HI(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_PREOFF_HI, _PIPE_B_CSC_PREOFF_HI) | |
10602 | #define PIPE_CSC_PREOFF_ME(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_PREOFF_ME, _PIPE_B_CSC_PREOFF_ME) | |
10603 | #define PIPE_CSC_PREOFF_LO(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_PREOFF_LO, _PIPE_B_CSC_PREOFF_LO) | |
10604 | #define PIPE_CSC_POSTOFF_HI(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_POSTOFF_HI, _PIPE_B_CSC_POSTOFF_HI) | |
10605 | #define PIPE_CSC_POSTOFF_ME(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_POSTOFF_ME, _PIPE_B_CSC_POSTOFF_ME) | |
10606 | #define PIPE_CSC_POSTOFF_LO(pipe) _MMIO_PIPE(pipe, _PIPE_A_CSC_POSTOFF_LO, _PIPE_B_CSC_POSTOFF_LO) | |
86d3efce | 10607 | |
a91de580 US |
10608 | /* Pipe Output CSC */ |
10609 | #define _PIPE_A_OUTPUT_CSC_COEFF_RY_GY 0x49050 | |
10610 | #define _PIPE_A_OUTPUT_CSC_COEFF_BY 0x49054 | |
10611 | #define _PIPE_A_OUTPUT_CSC_COEFF_RU_GU 0x49058 | |
10612 | #define _PIPE_A_OUTPUT_CSC_COEFF_BU 0x4905c | |
10613 | #define _PIPE_A_OUTPUT_CSC_COEFF_RV_GV 0x49060 | |
10614 | #define _PIPE_A_OUTPUT_CSC_COEFF_BV 0x49064 | |
10615 | #define _PIPE_A_OUTPUT_CSC_PREOFF_HI 0x49068 | |
10616 | #define _PIPE_A_OUTPUT_CSC_PREOFF_ME 0x4906c | |
10617 | #define _PIPE_A_OUTPUT_CSC_PREOFF_LO 0x49070 | |
10618 | #define _PIPE_A_OUTPUT_CSC_POSTOFF_HI 0x49074 | |
10619 | #define _PIPE_A_OUTPUT_CSC_POSTOFF_ME 0x49078 | |
10620 | #define _PIPE_A_OUTPUT_CSC_POSTOFF_LO 0x4907c | |
10621 | ||
10622 | #define _PIPE_B_OUTPUT_CSC_COEFF_RY_GY 0x49150 | |
10623 | #define _PIPE_B_OUTPUT_CSC_COEFF_BY 0x49154 | |
10624 | #define _PIPE_B_OUTPUT_CSC_COEFF_RU_GU 0x49158 | |
10625 | #define _PIPE_B_OUTPUT_CSC_COEFF_BU 0x4915c | |
10626 | #define _PIPE_B_OUTPUT_CSC_COEFF_RV_GV 0x49160 | |
10627 | #define _PIPE_B_OUTPUT_CSC_COEFF_BV 0x49164 | |
10628 | #define _PIPE_B_OUTPUT_CSC_PREOFF_HI 0x49168 | |
10629 | #define _PIPE_B_OUTPUT_CSC_PREOFF_ME 0x4916c | |
10630 | #define _PIPE_B_OUTPUT_CSC_PREOFF_LO 0x49170 | |
10631 | #define _PIPE_B_OUTPUT_CSC_POSTOFF_HI 0x49174 | |
10632 | #define _PIPE_B_OUTPUT_CSC_POSTOFF_ME 0x49178 | |
10633 | #define _PIPE_B_OUTPUT_CSC_POSTOFF_LO 0x4917c | |
10634 | ||
10635 | #define PIPE_CSC_OUTPUT_COEFF_RY_GY(pipe) _MMIO_PIPE(pipe,\ | |
10636 | _PIPE_A_OUTPUT_CSC_COEFF_RY_GY,\ | |
10637 | _PIPE_B_OUTPUT_CSC_COEFF_RY_GY) | |
10638 | #define PIPE_CSC_OUTPUT_COEFF_BY(pipe) _MMIO_PIPE(pipe, \ | |
10639 | _PIPE_A_OUTPUT_CSC_COEFF_BY, \ | |
10640 | _PIPE_B_OUTPUT_CSC_COEFF_BY) | |
10641 | #define PIPE_CSC_OUTPUT_COEFF_RU_GU(pipe) _MMIO_PIPE(pipe, \ | |
10642 | _PIPE_A_OUTPUT_CSC_COEFF_RU_GU, \ | |
10643 | _PIPE_B_OUTPUT_CSC_COEFF_RU_GU) | |
10644 | #define PIPE_CSC_OUTPUT_COEFF_BU(pipe) _MMIO_PIPE(pipe, \ | |
10645 | _PIPE_A_OUTPUT_CSC_COEFF_BU, \ | |
10646 | _PIPE_B_OUTPUT_CSC_COEFF_BU) | |
10647 | #define PIPE_CSC_OUTPUT_COEFF_RV_GV(pipe) _MMIO_PIPE(pipe, \ | |
10648 | _PIPE_A_OUTPUT_CSC_COEFF_RV_GV, \ | |
10649 | _PIPE_B_OUTPUT_CSC_COEFF_RV_GV) | |
10650 | #define PIPE_CSC_OUTPUT_COEFF_BV(pipe) _MMIO_PIPE(pipe, \ | |
10651 | _PIPE_A_OUTPUT_CSC_COEFF_BV, \ | |
10652 | _PIPE_B_OUTPUT_CSC_COEFF_BV) | |
10653 | #define PIPE_CSC_OUTPUT_PREOFF_HI(pipe) _MMIO_PIPE(pipe, \ | |
10654 | _PIPE_A_OUTPUT_CSC_PREOFF_HI, \ | |
10655 | _PIPE_B_OUTPUT_CSC_PREOFF_HI) | |
10656 | #define PIPE_CSC_OUTPUT_PREOFF_ME(pipe) _MMIO_PIPE(pipe, \ | |
10657 | _PIPE_A_OUTPUT_CSC_PREOFF_ME, \ | |
10658 | _PIPE_B_OUTPUT_CSC_PREOFF_ME) | |
10659 | #define PIPE_CSC_OUTPUT_PREOFF_LO(pipe) _MMIO_PIPE(pipe, \ | |
10660 | _PIPE_A_OUTPUT_CSC_PREOFF_LO, \ | |
10661 | _PIPE_B_OUTPUT_CSC_PREOFF_LO) | |
10662 | #define PIPE_CSC_OUTPUT_POSTOFF_HI(pipe) _MMIO_PIPE(pipe, \ | |
10663 | _PIPE_A_OUTPUT_CSC_POSTOFF_HI, \ | |
10664 | _PIPE_B_OUTPUT_CSC_POSTOFF_HI) | |
10665 | #define PIPE_CSC_OUTPUT_POSTOFF_ME(pipe) _MMIO_PIPE(pipe, \ | |
10666 | _PIPE_A_OUTPUT_CSC_POSTOFF_ME, \ | |
10667 | _PIPE_B_OUTPUT_CSC_POSTOFF_ME) | |
10668 | #define PIPE_CSC_OUTPUT_POSTOFF_LO(pipe) _MMIO_PIPE(pipe, \ | |
10669 | _PIPE_A_OUTPUT_CSC_POSTOFF_LO, \ | |
10670 | _PIPE_B_OUTPUT_CSC_POSTOFF_LO) | |
10671 | ||
82cf435b LL |
10672 | /* pipe degamma/gamma LUTs on IVB+ */ |
10673 | #define _PAL_PREC_INDEX_A 0x4A400 | |
10674 | #define _PAL_PREC_INDEX_B 0x4AC00 | |
10675 | #define _PAL_PREC_INDEX_C 0x4B400 | |
10676 | #define PAL_PREC_10_12_BIT (0 << 31) | |
10677 | #define PAL_PREC_SPLIT_MODE (1 << 31) | |
10678 | #define PAL_PREC_AUTO_INCREMENT (1 << 15) | |
2fcb2066 | 10679 | #define PAL_PREC_INDEX_VALUE_MASK (0x3ff << 0) |
5bda1aca | 10680 | #define PAL_PREC_INDEX_VALUE(x) ((x) << 0) |
82cf435b LL |
10681 | #define _PAL_PREC_DATA_A 0x4A404 |
10682 | #define _PAL_PREC_DATA_B 0x4AC04 | |
10683 | #define _PAL_PREC_DATA_C 0x4B404 | |
10684 | #define _PAL_PREC_GC_MAX_A 0x4A410 | |
10685 | #define _PAL_PREC_GC_MAX_B 0x4AC10 | |
10686 | #define _PAL_PREC_GC_MAX_C 0x4B410 | |
4bb6a9d5 SS |
10687 | #define PREC_PAL_DATA_RED_MASK REG_GENMASK(29, 20) |
10688 | #define PREC_PAL_DATA_GREEN_MASK REG_GENMASK(19, 10) | |
10689 | #define PREC_PAL_DATA_BLUE_MASK REG_GENMASK(9, 0) | |
82cf435b LL |
10690 | #define _PAL_PREC_EXT_GC_MAX_A 0x4A420 |
10691 | #define _PAL_PREC_EXT_GC_MAX_B 0x4AC20 | |
10692 | #define _PAL_PREC_EXT_GC_MAX_C 0x4B420 | |
9751bafc ACO |
10693 | #define _PAL_PREC_EXT2_GC_MAX_A 0x4A430 |
10694 | #define _PAL_PREC_EXT2_GC_MAX_B 0x4AC30 | |
10695 | #define _PAL_PREC_EXT2_GC_MAX_C 0x4B430 | |
82cf435b LL |
10696 | |
10697 | #define PREC_PAL_INDEX(pipe) _MMIO_PIPE(pipe, _PAL_PREC_INDEX_A, _PAL_PREC_INDEX_B) | |
10698 | #define PREC_PAL_DATA(pipe) _MMIO_PIPE(pipe, _PAL_PREC_DATA_A, _PAL_PREC_DATA_B) | |
10699 | #define PREC_PAL_GC_MAX(pipe, i) _MMIO(_PIPE(pipe, _PAL_PREC_GC_MAX_A, _PAL_PREC_GC_MAX_B) + (i) * 4) | |
10700 | #define PREC_PAL_EXT_GC_MAX(pipe, i) _MMIO(_PIPE(pipe, _PAL_PREC_EXT_GC_MAX_A, _PAL_PREC_EXT_GC_MAX_B) + (i) * 4) | |
502da13a | 10701 | #define PREC_PAL_EXT2_GC_MAX(pipe, i) _MMIO(_PIPE(pipe, _PAL_PREC_EXT2_GC_MAX_A, _PAL_PREC_EXT2_GC_MAX_B) + (i) * 4) |
82cf435b | 10702 | |
9751bafc ACO |
10703 | #define _PRE_CSC_GAMC_INDEX_A 0x4A484 |
10704 | #define _PRE_CSC_GAMC_INDEX_B 0x4AC84 | |
10705 | #define _PRE_CSC_GAMC_INDEX_C 0x4B484 | |
10706 | #define PRE_CSC_GAMC_AUTO_INCREMENT (1 << 10) | |
10707 | #define _PRE_CSC_GAMC_DATA_A 0x4A488 | |
10708 | #define _PRE_CSC_GAMC_DATA_B 0x4AC88 | |
10709 | #define _PRE_CSC_GAMC_DATA_C 0x4B488 | |
10710 | ||
10711 | #define PRE_CSC_GAMC_INDEX(pipe) _MMIO_PIPE(pipe, _PRE_CSC_GAMC_INDEX_A, _PRE_CSC_GAMC_INDEX_B) | |
10712 | #define PRE_CSC_GAMC_DATA(pipe) _MMIO_PIPE(pipe, _PRE_CSC_GAMC_DATA_A, _PRE_CSC_GAMC_DATA_B) | |
10713 | ||
377c70ed US |
10714 | /* ICL Multi segmented gamma */ |
10715 | #define _PAL_PREC_MULTI_SEG_INDEX_A 0x4A408 | |
10716 | #define _PAL_PREC_MULTI_SEG_INDEX_B 0x4AC08 | |
10717 | #define PAL_PREC_MULTI_SEGMENT_AUTO_INCREMENT REG_BIT(15) | |
10718 | #define PAL_PREC_MULTI_SEGMENT_INDEX_VALUE_MASK REG_GENMASK(4, 0) | |
10719 | ||
10720 | #define _PAL_PREC_MULTI_SEG_DATA_A 0x4A40C | |
10721 | #define _PAL_PREC_MULTI_SEG_DATA_B 0x4AC0C | |
10722 | ||
10723 | #define PREC_PAL_MULTI_SEG_INDEX(pipe) _MMIO_PIPE(pipe, \ | |
10724 | _PAL_PREC_MULTI_SEG_INDEX_A, \ | |
10725 | _PAL_PREC_MULTI_SEG_INDEX_B) | |
10726 | #define PREC_PAL_MULTI_SEG_DATA(pipe) _MMIO_PIPE(pipe, \ | |
10727 | _PAL_PREC_MULTI_SEG_DATA_A, \ | |
10728 | _PAL_PREC_MULTI_SEG_DATA_B) | |
10729 | ||
29dc3739 LL |
10730 | /* pipe CSC & degamma/gamma LUTs on CHV */ |
10731 | #define _CGM_PIPE_A_CSC_COEFF01 (VLV_DISPLAY_BASE + 0x67900) | |
10732 | #define _CGM_PIPE_A_CSC_COEFF23 (VLV_DISPLAY_BASE + 0x67904) | |
10733 | #define _CGM_PIPE_A_CSC_COEFF45 (VLV_DISPLAY_BASE + 0x67908) | |
10734 | #define _CGM_PIPE_A_CSC_COEFF67 (VLV_DISPLAY_BASE + 0x6790C) | |
10735 | #define _CGM_PIPE_A_CSC_COEFF8 (VLV_DISPLAY_BASE + 0x67910) | |
10736 | #define _CGM_PIPE_A_DEGAMMA (VLV_DISPLAY_BASE + 0x66000) | |
10737 | #define _CGM_PIPE_A_GAMMA (VLV_DISPLAY_BASE + 0x67000) | |
10738 | #define _CGM_PIPE_A_MODE (VLV_DISPLAY_BASE + 0x67A00) | |
10739 | #define CGM_PIPE_MODE_GAMMA (1 << 2) | |
10740 | #define CGM_PIPE_MODE_CSC (1 << 1) | |
10741 | #define CGM_PIPE_MODE_DEGAMMA (1 << 0) | |
4d154d33 SS |
10742 | #define CGM_PIPE_GAMMA_RED_MASK REG_GENMASK(9, 0) |
10743 | #define CGM_PIPE_GAMMA_GREEN_MASK REG_GENMASK(25, 16) | |
10744 | #define CGM_PIPE_GAMMA_BLUE_MASK REG_GENMASK(9, 0) | |
29dc3739 LL |
10745 | |
10746 | #define _CGM_PIPE_B_CSC_COEFF01 (VLV_DISPLAY_BASE + 0x69900) | |
10747 | #define _CGM_PIPE_B_CSC_COEFF23 (VLV_DISPLAY_BASE + 0x69904) | |
10748 | #define _CGM_PIPE_B_CSC_COEFF45 (VLV_DISPLAY_BASE + 0x69908) | |
10749 | #define _CGM_PIPE_B_CSC_COEFF67 (VLV_DISPLAY_BASE + 0x6990C) | |
10750 | #define _CGM_PIPE_B_CSC_COEFF8 (VLV_DISPLAY_BASE + 0x69910) | |
10751 | #define _CGM_PIPE_B_DEGAMMA (VLV_DISPLAY_BASE + 0x68000) | |
10752 | #define _CGM_PIPE_B_GAMMA (VLV_DISPLAY_BASE + 0x69000) | |
10753 | #define _CGM_PIPE_B_MODE (VLV_DISPLAY_BASE + 0x69A00) | |
10754 | ||
10755 | #define CGM_PIPE_CSC_COEFF01(pipe) _MMIO_PIPE(pipe, _CGM_PIPE_A_CSC_COEFF01, _CGM_PIPE_B_CSC_COEFF01) | |
10756 | #define CGM_PIPE_CSC_COEFF23(pipe) _MMIO_PIPE(pipe, _CGM_PIPE_A_CSC_COEFF23, _CGM_PIPE_B_CSC_COEFF23) | |
10757 | #define CGM_PIPE_CSC_COEFF45(pipe) _MMIO_PIPE(pipe, _CGM_PIPE_A_CSC_COEFF45, _CGM_PIPE_B_CSC_COEFF45) | |
10758 | #define CGM_PIPE_CSC_COEFF67(pipe) _MMIO_PIPE(pipe, _CGM_PIPE_A_CSC_COEFF67, _CGM_PIPE_B_CSC_COEFF67) | |
10759 | #define CGM_PIPE_CSC_COEFF8(pipe) _MMIO_PIPE(pipe, _CGM_PIPE_A_CSC_COEFF8, _CGM_PIPE_B_CSC_COEFF8) | |
10760 | #define CGM_PIPE_DEGAMMA(pipe, i, w) _MMIO(_PIPE(pipe, _CGM_PIPE_A_DEGAMMA, _CGM_PIPE_B_DEGAMMA) + (i) * 8 + (w) * 4) | |
10761 | #define CGM_PIPE_GAMMA(pipe, i, w) _MMIO(_PIPE(pipe, _CGM_PIPE_A_GAMMA, _CGM_PIPE_B_GAMMA) + (i) * 8 + (w) * 4) | |
10762 | #define CGM_PIPE_MODE(pipe) _MMIO_PIPE(pipe, _CGM_PIPE_A_MODE, _CGM_PIPE_B_MODE) | |
10763 | ||
e7d7cad0 JN |
10764 | /* MIPI DSI registers */ |
10765 | ||
0ad4dc88 | 10766 | #define _MIPI_PORT(port, a, c) (((port) == PORT_A) ? a : c) /* ports A and C only */ |
f0f59a00 | 10767 | #define _MMIO_MIPI(port, a, c) _MMIO(_MIPI_PORT(port, a, c)) |
3230bf14 | 10768 | |
292272ee MC |
10769 | /* Gen11 DSI */ |
10770 | #define _MMIO_DSI(tc, dsi0, dsi1) _MMIO_TRANS((tc) - TRANSCODER_DSI_0, \ | |
10771 | dsi0, dsi1) | |
10772 | ||
bcc65700 D |
10773 | #define MIPIO_TXESC_CLK_DIV1 _MMIO(0x160004) |
10774 | #define GLK_TX_ESC_CLK_DIV1_MASK 0x3FF | |
10775 | #define MIPIO_TXESC_CLK_DIV2 _MMIO(0x160008) | |
10776 | #define GLK_TX_ESC_CLK_DIV2_MASK 0x3FF | |
10777 | ||
27efd256 MC |
10778 | #define _ICL_DSI_ESC_CLK_DIV0 0x6b090 |
10779 | #define _ICL_DSI_ESC_CLK_DIV1 0x6b890 | |
10780 | #define ICL_DSI_ESC_CLK_DIV(port) _MMIO_PORT((port), \ | |
10781 | _ICL_DSI_ESC_CLK_DIV0, \ | |
10782 | _ICL_DSI_ESC_CLK_DIV1) | |
10783 | #define _ICL_DPHY_ESC_CLK_DIV0 0x162190 | |
10784 | #define _ICL_DPHY_ESC_CLK_DIV1 0x6C190 | |
10785 | #define ICL_DPHY_ESC_CLK_DIV(port) _MMIO_PORT((port), \ | |
10786 | _ICL_DPHY_ESC_CLK_DIV0, \ | |
10787 | _ICL_DPHY_ESC_CLK_DIV1) | |
10788 | #define ICL_BYTE_CLK_PER_ESC_CLK_MASK (0x1f << 16) | |
10789 | #define ICL_BYTE_CLK_PER_ESC_CLK_SHIFT 16 | |
10790 | #define ICL_ESC_CLK_DIV_MASK 0x1ff | |
10791 | #define ICL_ESC_CLK_DIV_SHIFT 0 | |
fcfe0bdc | 10792 | #define DSI_MAX_ESC_CLK 20000 /* in KHz */ |
27efd256 | 10793 | |
64ad532a VK |
10794 | #define _DSI_CMD_FRMCTL_0 0x6b034 |
10795 | #define _DSI_CMD_FRMCTL_1 0x6b834 | |
10796 | #define DSI_CMD_FRMCTL(port) _MMIO_PORT(port, \ | |
10797 | _DSI_CMD_FRMCTL_0,\ | |
10798 | _DSI_CMD_FRMCTL_1) | |
10799 | #define DSI_FRAME_UPDATE_REQUEST (1 << 31) | |
10800 | #define DSI_PERIODIC_FRAME_UPDATE_ENABLE (1 << 29) | |
10801 | #define DSI_NULL_PACKET_ENABLE (1 << 28) | |
10802 | #define DSI_FRAME_IN_PROGRESS (1 << 0) | |
10803 | ||
10804 | #define _DSI_INTR_MASK_REG_0 0x6b070 | |
10805 | #define _DSI_INTR_MASK_REG_1 0x6b870 | |
10806 | #define DSI_INTR_MASK_REG(port) _MMIO_PORT(port, \ | |
10807 | _DSI_INTR_MASK_REG_0,\ | |
10808 | _DSI_INTR_MASK_REG_1) | |
10809 | ||
10810 | #define _DSI_INTR_IDENT_REG_0 0x6b074 | |
10811 | #define _DSI_INTR_IDENT_REG_1 0x6b874 | |
10812 | #define DSI_INTR_IDENT_REG(port) _MMIO_PORT(port, \ | |
10813 | _DSI_INTR_IDENT_REG_0,\ | |
10814 | _DSI_INTR_IDENT_REG_1) | |
10815 | #define DSI_TE_EVENT (1 << 31) | |
10816 | #define DSI_RX_DATA_OR_BTA_TERMINATED (1 << 30) | |
10817 | #define DSI_TX_DATA (1 << 29) | |
10818 | #define DSI_ULPS_ENTRY_DONE (1 << 28) | |
10819 | #define DSI_NON_TE_TRIGGER_RECEIVED (1 << 27) | |
10820 | #define DSI_HOST_CHKSUM_ERROR (1 << 26) | |
10821 | #define DSI_HOST_MULTI_ECC_ERROR (1 << 25) | |
10822 | #define DSI_HOST_SINGL_ECC_ERROR (1 << 24) | |
10823 | #define DSI_HOST_CONTENTION_DETECTED (1 << 23) | |
10824 | #define DSI_HOST_FALSE_CONTROL_ERROR (1 << 22) | |
10825 | #define DSI_HOST_TIMEOUT_ERROR (1 << 21) | |
10826 | #define DSI_HOST_LOW_POWER_TX_SYNC_ERROR (1 << 20) | |
10827 | #define DSI_HOST_ESCAPE_MODE_ENTRY_ERROR (1 << 19) | |
10828 | #define DSI_FRAME_UPDATE_DONE (1 << 16) | |
10829 | #define DSI_PROTOCOL_VIOLATION_REPORTED (1 << 15) | |
10830 | #define DSI_INVALID_TX_LENGTH (1 << 13) | |
10831 | #define DSI_INVALID_VC (1 << 12) | |
10832 | #define DSI_INVALID_DATA_TYPE (1 << 11) | |
10833 | #define DSI_PERIPHERAL_CHKSUM_ERROR (1 << 10) | |
10834 | #define DSI_PERIPHERAL_MULTI_ECC_ERROR (1 << 9) | |
10835 | #define DSI_PERIPHERAL_SINGLE_ECC_ERROR (1 << 8) | |
10836 | #define DSI_PERIPHERAL_CONTENTION_DETECTED (1 << 7) | |
10837 | #define DSI_PERIPHERAL_FALSE_CTRL_ERROR (1 << 6) | |
10838 | #define DSI_PERIPHERAL_TIMEOUT_ERROR (1 << 5) | |
10839 | #define DSI_PERIPHERAL_LP_TX_SYNC_ERROR (1 << 4) | |
10840 | #define DSI_PERIPHERAL_ESC_MODE_ENTRY_CMD_ERR (1 << 3) | |
10841 | #define DSI_EOT_SYNC_ERROR (1 << 2) | |
10842 | #define DSI_SOT_SYNC_ERROR (1 << 1) | |
10843 | #define DSI_SOT_ERROR (1 << 0) | |
10844 | ||
aec0246f US |
10845 | /* Gen4+ Timestamp and Pipe Frame time stamp registers */ |
10846 | #define GEN4_TIMESTAMP _MMIO(0x2358) | |
10847 | #define ILK_TIMESTAMP_HI _MMIO(0x70070) | |
10848 | #define IVB_TIMESTAMP_CTR _MMIO(0x44070) | |
10849 | ||
dab91783 LL |
10850 | #define GEN9_TIMESTAMP_OVERRIDE _MMIO(0x44074) |
10851 | #define GEN9_TIMESTAMP_OVERRIDE_US_COUNTER_DIVIDER_SHIFT 0 | |
10852 | #define GEN9_TIMESTAMP_OVERRIDE_US_COUNTER_DIVIDER_MASK 0x3ff | |
10853 | #define GEN9_TIMESTAMP_OVERRIDE_US_COUNTER_DENOMINATOR_SHIFT 12 | |
10854 | #define GEN9_TIMESTAMP_OVERRIDE_US_COUNTER_DENOMINATOR_MASK (0xf << 12) | |
10855 | ||
aec0246f US |
10856 | #define _PIPE_FRMTMSTMP_A 0x70048 |
10857 | #define PIPE_FRMTMSTMP(pipe) \ | |
10858 | _MMIO_PIPE2(pipe, _PIPE_FRMTMSTMP_A) | |
10859 | ||
11b8e4f5 SS |
10860 | /* BXT MIPI clock controls */ |
10861 | #define BXT_MAX_VAR_OUTPUT_KHZ 39500 | |
10862 | ||
f0f59a00 | 10863 | #define BXT_MIPI_CLOCK_CTL _MMIO(0x46090) |
11b8e4f5 SS |
10864 | #define BXT_MIPI1_DIV_SHIFT 26 |
10865 | #define BXT_MIPI2_DIV_SHIFT 10 | |
10866 | #define BXT_MIPI_DIV_SHIFT(port) \ | |
10867 | _MIPI_PORT(port, BXT_MIPI1_DIV_SHIFT, \ | |
10868 | BXT_MIPI2_DIV_SHIFT) | |
782d25ca | 10869 | |
11b8e4f5 | 10870 | /* TX control divider to select actual TX clock output from (8x/var) */ |
782d25ca D |
10871 | #define BXT_MIPI1_TX_ESCLK_SHIFT 26 |
10872 | #define BXT_MIPI2_TX_ESCLK_SHIFT 10 | |
11b8e4f5 SS |
10873 | #define BXT_MIPI_TX_ESCLK_SHIFT(port) \ |
10874 | _MIPI_PORT(port, BXT_MIPI1_TX_ESCLK_SHIFT, \ | |
10875 | BXT_MIPI2_TX_ESCLK_SHIFT) | |
782d25ca D |
10876 | #define BXT_MIPI1_TX_ESCLK_FIXDIV_MASK (0x3F << 26) |
10877 | #define BXT_MIPI2_TX_ESCLK_FIXDIV_MASK (0x3F << 10) | |
11b8e4f5 SS |
10878 | #define BXT_MIPI_TX_ESCLK_FIXDIV_MASK(port) \ |
10879 | _MIPI_PORT(port, BXT_MIPI1_TX_ESCLK_FIXDIV_MASK, \ | |
782d25ca D |
10880 | BXT_MIPI2_TX_ESCLK_FIXDIV_MASK) |
10881 | #define BXT_MIPI_TX_ESCLK_DIVIDER(port, val) \ | |
9e8789ec | 10882 | (((val) & 0x3F) << BXT_MIPI_TX_ESCLK_SHIFT(port)) |
782d25ca D |
10883 | /* RX upper control divider to select actual RX clock output from 8x */ |
10884 | #define BXT_MIPI1_RX_ESCLK_UPPER_SHIFT 21 | |
10885 | #define BXT_MIPI2_RX_ESCLK_UPPER_SHIFT 5 | |
10886 | #define BXT_MIPI_RX_ESCLK_UPPER_SHIFT(port) \ | |
10887 | _MIPI_PORT(port, BXT_MIPI1_RX_ESCLK_UPPER_SHIFT, \ | |
10888 | BXT_MIPI2_RX_ESCLK_UPPER_SHIFT) | |
10889 | #define BXT_MIPI1_RX_ESCLK_UPPER_FIXDIV_MASK (3 << 21) | |
10890 | #define BXT_MIPI2_RX_ESCLK_UPPER_FIXDIV_MASK (3 << 5) | |
10891 | #define BXT_MIPI_RX_ESCLK_UPPER_FIXDIV_MASK(port) \ | |
10892 | _MIPI_PORT(port, BXT_MIPI1_RX_ESCLK_UPPER_FIXDIV_MASK, \ | |
10893 | BXT_MIPI2_RX_ESCLK_UPPER_FIXDIV_MASK) | |
10894 | #define BXT_MIPI_RX_ESCLK_UPPER_DIVIDER(port, val) \ | |
9e8789ec | 10895 | (((val) & 3) << BXT_MIPI_RX_ESCLK_UPPER_SHIFT(port)) |
782d25ca D |
10896 | /* 8/3X divider to select the actual 8/3X clock output from 8x */ |
10897 | #define BXT_MIPI1_8X_BY3_SHIFT 19 | |
10898 | #define BXT_MIPI2_8X_BY3_SHIFT 3 | |
10899 | #define BXT_MIPI_8X_BY3_SHIFT(port) \ | |
10900 | _MIPI_PORT(port, BXT_MIPI1_8X_BY3_SHIFT, \ | |
10901 | BXT_MIPI2_8X_BY3_SHIFT) | |
10902 | #define BXT_MIPI1_8X_BY3_DIVIDER_MASK (3 << 19) | |
10903 | #define BXT_MIPI2_8X_BY3_DIVIDER_MASK (3 << 3) | |
10904 | #define BXT_MIPI_8X_BY3_DIVIDER_MASK(port) \ | |
10905 | _MIPI_PORT(port, BXT_MIPI1_8X_BY3_DIVIDER_MASK, \ | |
10906 | BXT_MIPI2_8X_BY3_DIVIDER_MASK) | |
10907 | #define BXT_MIPI_8X_BY3_DIVIDER(port, val) \ | |
9e8789ec | 10908 | (((val) & 3) << BXT_MIPI_8X_BY3_SHIFT(port)) |
782d25ca D |
10909 | /* RX lower control divider to select actual RX clock output from 8x */ |
10910 | #define BXT_MIPI1_RX_ESCLK_LOWER_SHIFT 16 | |
10911 | #define BXT_MIPI2_RX_ESCLK_LOWER_SHIFT 0 | |
10912 | #define BXT_MIPI_RX_ESCLK_LOWER_SHIFT(port) \ | |
10913 | _MIPI_PORT(port, BXT_MIPI1_RX_ESCLK_LOWER_SHIFT, \ | |
10914 | BXT_MIPI2_RX_ESCLK_LOWER_SHIFT) | |
10915 | #define BXT_MIPI1_RX_ESCLK_LOWER_FIXDIV_MASK (3 << 16) | |
10916 | #define BXT_MIPI2_RX_ESCLK_LOWER_FIXDIV_MASK (3 << 0) | |
10917 | #define BXT_MIPI_RX_ESCLK_LOWER_FIXDIV_MASK(port) \ | |
10918 | _MIPI_PORT(port, BXT_MIPI1_RX_ESCLK_LOWER_FIXDIV_MASK, \ | |
10919 | BXT_MIPI2_RX_ESCLK_LOWER_FIXDIV_MASK) | |
10920 | #define BXT_MIPI_RX_ESCLK_LOWER_DIVIDER(port, val) \ | |
9e8789ec | 10921 | (((val) & 3) << BXT_MIPI_RX_ESCLK_LOWER_SHIFT(port)) |
782d25ca D |
10922 | |
10923 | #define RX_DIVIDER_BIT_1_2 0x3 | |
10924 | #define RX_DIVIDER_BIT_3_4 0xC | |
11b8e4f5 | 10925 | |
d2e08c0f SS |
10926 | /* BXT MIPI mode configure */ |
10927 | #define _BXT_MIPIA_TRANS_HACTIVE 0x6B0F8 | |
10928 | #define _BXT_MIPIC_TRANS_HACTIVE 0x6B8F8 | |
f0f59a00 | 10929 | #define BXT_MIPI_TRANS_HACTIVE(tc) _MMIO_MIPI(tc, \ |
d2e08c0f SS |
10930 | _BXT_MIPIA_TRANS_HACTIVE, _BXT_MIPIC_TRANS_HACTIVE) |
10931 | ||
10932 | #define _BXT_MIPIA_TRANS_VACTIVE 0x6B0FC | |
10933 | #define _BXT_MIPIC_TRANS_VACTIVE 0x6B8FC | |
f0f59a00 | 10934 | #define BXT_MIPI_TRANS_VACTIVE(tc) _MMIO_MIPI(tc, \ |
d2e08c0f SS |
10935 | _BXT_MIPIA_TRANS_VACTIVE, _BXT_MIPIC_TRANS_VACTIVE) |
10936 | ||
10937 | #define _BXT_MIPIA_TRANS_VTOTAL 0x6B100 | |
10938 | #define _BXT_MIPIC_TRANS_VTOTAL 0x6B900 | |
f0f59a00 | 10939 | #define BXT_MIPI_TRANS_VTOTAL(tc) _MMIO_MIPI(tc, \ |
d2e08c0f SS |
10940 | _BXT_MIPIA_TRANS_VTOTAL, _BXT_MIPIC_TRANS_VTOTAL) |
10941 | ||
f0f59a00 | 10942 | #define BXT_DSI_PLL_CTL _MMIO(0x161000) |
cfe01a5e SS |
10943 | #define BXT_DSI_PLL_PVD_RATIO_SHIFT 16 |
10944 | #define BXT_DSI_PLL_PVD_RATIO_MASK (3 << BXT_DSI_PLL_PVD_RATIO_SHIFT) | |
10945 | #define BXT_DSI_PLL_PVD_RATIO_1 (1 << BXT_DSI_PLL_PVD_RATIO_SHIFT) | |
f340c2ff | 10946 | #define BXT_DSIC_16X_BY1 (0 << 10) |
cfe01a5e SS |
10947 | #define BXT_DSIC_16X_BY2 (1 << 10) |
10948 | #define BXT_DSIC_16X_BY3 (2 << 10) | |
10949 | #define BXT_DSIC_16X_BY4 (3 << 10) | |
db18b6a6 | 10950 | #define BXT_DSIC_16X_MASK (3 << 10) |
f340c2ff | 10951 | #define BXT_DSIA_16X_BY1 (0 << 8) |
cfe01a5e SS |
10952 | #define BXT_DSIA_16X_BY2 (1 << 8) |
10953 | #define BXT_DSIA_16X_BY3 (2 << 8) | |
10954 | #define BXT_DSIA_16X_BY4 (3 << 8) | |
db18b6a6 | 10955 | #define BXT_DSIA_16X_MASK (3 << 8) |
cfe01a5e SS |
10956 | #define BXT_DSI_FREQ_SEL_SHIFT 8 |
10957 | #define BXT_DSI_FREQ_SEL_MASK (0xF << BXT_DSI_FREQ_SEL_SHIFT) | |
10958 | ||
10959 | #define BXT_DSI_PLL_RATIO_MAX 0x7D | |
10960 | #define BXT_DSI_PLL_RATIO_MIN 0x22 | |
f340c2ff D |
10961 | #define GLK_DSI_PLL_RATIO_MAX 0x6F |
10962 | #define GLK_DSI_PLL_RATIO_MIN 0x22 | |
cfe01a5e | 10963 | #define BXT_DSI_PLL_RATIO_MASK 0xFF |
61ad9928 | 10964 | #define BXT_REF_CLOCK_KHZ 19200 |
cfe01a5e | 10965 | |
f0f59a00 | 10966 | #define BXT_DSI_PLL_ENABLE _MMIO(0x46080) |
cfe01a5e SS |
10967 | #define BXT_DSI_PLL_DO_ENABLE (1 << 31) |
10968 | #define BXT_DSI_PLL_LOCKED (1 << 30) | |
10969 | ||
3230bf14 | 10970 | #define _MIPIA_PORT_CTRL (VLV_DISPLAY_BASE + 0x61190) |
e7d7cad0 | 10971 | #define _MIPIC_PORT_CTRL (VLV_DISPLAY_BASE + 0x61700) |
f0f59a00 | 10972 | #define MIPI_PORT_CTRL(port) _MMIO_MIPI(port, _MIPIA_PORT_CTRL, _MIPIC_PORT_CTRL) |
37ab0810 SS |
10973 | |
10974 | /* BXT port control */ | |
10975 | #define _BXT_MIPIA_PORT_CTRL 0x6B0C0 | |
10976 | #define _BXT_MIPIC_PORT_CTRL 0x6B8C0 | |
f0f59a00 | 10977 | #define BXT_MIPI_PORT_CTRL(tc) _MMIO_MIPI(tc, _BXT_MIPIA_PORT_CTRL, _BXT_MIPIC_PORT_CTRL) |
37ab0810 | 10978 | |
21652f3b MC |
10979 | /* ICL DSI MODE control */ |
10980 | #define _ICL_DSI_IO_MODECTL_0 0x6B094 | |
10981 | #define _ICL_DSI_IO_MODECTL_1 0x6B894 | |
10982 | #define ICL_DSI_IO_MODECTL(port) _MMIO_PORT(port, \ | |
10983 | _ICL_DSI_IO_MODECTL_0, \ | |
10984 | _ICL_DSI_IO_MODECTL_1) | |
10985 | #define COMBO_PHY_MODE_DSI (1 << 0) | |
10986 | ||
8b1b558d AS |
10987 | /* Display Stream Splitter Control */ |
10988 | #define DSS_CTL1 _MMIO(0x67400) | |
10989 | #define SPLITTER_ENABLE (1 << 31) | |
10990 | #define JOINER_ENABLE (1 << 30) | |
10991 | #define DUAL_LINK_MODE_INTERLEAVE (1 << 24) | |
10992 | #define DUAL_LINK_MODE_FRONTBACK (0 << 24) | |
10993 | #define OVERLAP_PIXELS_MASK (0xf << 16) | |
10994 | #define OVERLAP_PIXELS(pixels) ((pixels) << 16) | |
10995 | #define LEFT_DL_BUF_TARGET_DEPTH_MASK (0xfff << 0) | |
10996 | #define LEFT_DL_BUF_TARGET_DEPTH(pixels) ((pixels) << 0) | |
18cde299 | 10997 | #define MAX_DL_BUFFER_TARGET_DEPTH 0x5a0 |
8b1b558d AS |
10998 | |
10999 | #define DSS_CTL2 _MMIO(0x67404) | |
11000 | #define LEFT_BRANCH_VDSC_ENABLE (1 << 31) | |
11001 | #define RIGHT_BRANCH_VDSC_ENABLE (1 << 15) | |
11002 | #define RIGHT_DL_BUF_TARGET_DEPTH_MASK (0xfff << 0) | |
11003 | #define RIGHT_DL_BUF_TARGET_DEPTH(pixels) ((pixels) << 0) | |
11004 | ||
18cde299 AS |
11005 | #define _ICL_PIPE_DSS_CTL1_PB 0x78200 |
11006 | #define _ICL_PIPE_DSS_CTL1_PC 0x78400 | |
11007 | #define ICL_PIPE_DSS_CTL1(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
11008 | _ICL_PIPE_DSS_CTL1_PB, \ | |
11009 | _ICL_PIPE_DSS_CTL1_PC) | |
8b1b558d AS |
11010 | #define BIG_JOINER_ENABLE (1 << 29) |
11011 | #define MASTER_BIG_JOINER_ENABLE (1 << 28) | |
11012 | #define VGA_CENTERING_ENABLE (1 << 27) | |
11013 | ||
18cde299 AS |
11014 | #define _ICL_PIPE_DSS_CTL2_PB 0x78204 |
11015 | #define _ICL_PIPE_DSS_CTL2_PC 0x78404 | |
11016 | #define ICL_PIPE_DSS_CTL2(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
11017 | _ICL_PIPE_DSS_CTL2_PB, \ | |
11018 | _ICL_PIPE_DSS_CTL2_PC) | |
8b1b558d | 11019 | |
1881a423 US |
11020 | #define BXT_P_DSI_REGULATOR_CFG _MMIO(0x160020) |
11021 | #define STAP_SELECT (1 << 0) | |
11022 | ||
11023 | #define BXT_P_DSI_REGULATOR_TX_CTRL _MMIO(0x160054) | |
11024 | #define HS_IO_CTRL_SELECT (1 << 0) | |
11025 | ||
e7d7cad0 | 11026 | #define DPI_ENABLE (1 << 31) /* A + C */ |
3230bf14 JN |
11027 | #define MIPIA_MIPI4DPHY_DELAY_COUNT_SHIFT 27 |
11028 | #define MIPIA_MIPI4DPHY_DELAY_COUNT_MASK (0xf << 27) | |
369602d3 | 11029 | #define DUAL_LINK_MODE_SHIFT 26 |
3230bf14 JN |
11030 | #define DUAL_LINK_MODE_MASK (1 << 26) |
11031 | #define DUAL_LINK_MODE_FRONT_BACK (0 << 26) | |
11032 | #define DUAL_LINK_MODE_PIXEL_ALTERNATIVE (1 << 26) | |
e7d7cad0 | 11033 | #define DITHERING_ENABLE (1 << 25) /* A + C */ |
3230bf14 JN |
11034 | #define FLOPPED_HSTX (1 << 23) |
11035 | #define DE_INVERT (1 << 19) /* XXX */ | |
11036 | #define MIPIA_FLISDSI_DELAY_COUNT_SHIFT 18 | |
11037 | #define MIPIA_FLISDSI_DELAY_COUNT_MASK (0xf << 18) | |
11038 | #define AFE_LATCHOUT (1 << 17) | |
11039 | #define LP_OUTPUT_HOLD (1 << 16) | |
e7d7cad0 JN |
11040 | #define MIPIC_FLISDSI_DELAY_COUNT_HIGH_SHIFT 15 |
11041 | #define MIPIC_FLISDSI_DELAY_COUNT_HIGH_MASK (1 << 15) | |
11042 | #define MIPIC_MIPI4DPHY_DELAY_COUNT_SHIFT 11 | |
11043 | #define MIPIC_MIPI4DPHY_DELAY_COUNT_MASK (0xf << 11) | |
3230bf14 JN |
11044 | #define CSB_SHIFT 9 |
11045 | #define CSB_MASK (3 << 9) | |
11046 | #define CSB_20MHZ (0 << 9) | |
11047 | #define CSB_10MHZ (1 << 9) | |
11048 | #define CSB_40MHZ (2 << 9) | |
11049 | #define BANDGAP_MASK (1 << 8) | |
11050 | #define BANDGAP_PNW_CIRCUIT (0 << 8) | |
11051 | #define BANDGAP_LNC_CIRCUIT (1 << 8) | |
e7d7cad0 JN |
11052 | #define MIPIC_FLISDSI_DELAY_COUNT_LOW_SHIFT 5 |
11053 | #define MIPIC_FLISDSI_DELAY_COUNT_LOW_MASK (7 << 5) | |
11054 | #define TEARING_EFFECT_DELAY (1 << 4) /* A + C */ | |
11055 | #define TEARING_EFFECT_SHIFT 2 /* A + C */ | |
3230bf14 JN |
11056 | #define TEARING_EFFECT_MASK (3 << 2) |
11057 | #define TEARING_EFFECT_OFF (0 << 2) | |
11058 | #define TEARING_EFFECT_DSI (1 << 2) | |
11059 | #define TEARING_EFFECT_GPIO (2 << 2) | |
11060 | #define LANE_CONFIGURATION_SHIFT 0 | |
11061 | #define LANE_CONFIGURATION_MASK (3 << 0) | |
11062 | #define LANE_CONFIGURATION_4LANE (0 << 0) | |
11063 | #define LANE_CONFIGURATION_DUAL_LINK_A (1 << 0) | |
11064 | #define LANE_CONFIGURATION_DUAL_LINK_B (2 << 0) | |
11065 | ||
11066 | #define _MIPIA_TEARING_CTRL (VLV_DISPLAY_BASE + 0x61194) | |
e7d7cad0 | 11067 | #define _MIPIC_TEARING_CTRL (VLV_DISPLAY_BASE + 0x61704) |
f0f59a00 | 11068 | #define MIPI_TEARING_CTRL(port) _MMIO_MIPI(port, _MIPIA_TEARING_CTRL, _MIPIC_TEARING_CTRL) |
3230bf14 JN |
11069 | #define TEARING_EFFECT_DELAY_SHIFT 0 |
11070 | #define TEARING_EFFECT_DELAY_MASK (0xffff << 0) | |
11071 | ||
11072 | /* XXX: all bits reserved */ | |
4ad83e94 | 11073 | #define _MIPIA_AUTOPWG (VLV_DISPLAY_BASE + 0x611a0) |
3230bf14 JN |
11074 | |
11075 | /* MIPI DSI Controller and D-PHY registers */ | |
11076 | ||
4ad83e94 | 11077 | #define _MIPIA_DEVICE_READY (dev_priv->mipi_mmio_base + 0xb000) |
e7d7cad0 | 11078 | #define _MIPIC_DEVICE_READY (dev_priv->mipi_mmio_base + 0xb800) |
f0f59a00 | 11079 | #define MIPI_DEVICE_READY(port) _MMIO_MIPI(port, _MIPIA_DEVICE_READY, _MIPIC_DEVICE_READY) |
3230bf14 JN |
11080 | #define BUS_POSSESSION (1 << 3) /* set to give bus to receiver */ |
11081 | #define ULPS_STATE_MASK (3 << 1) | |
11082 | #define ULPS_STATE_ENTER (2 << 1) | |
11083 | #define ULPS_STATE_EXIT (1 << 1) | |
11084 | #define ULPS_STATE_NORMAL_OPERATION (0 << 1) | |
11085 | #define DEVICE_READY (1 << 0) | |
11086 | ||
4ad83e94 | 11087 | #define _MIPIA_INTR_STAT (dev_priv->mipi_mmio_base + 0xb004) |
e7d7cad0 | 11088 | #define _MIPIC_INTR_STAT (dev_priv->mipi_mmio_base + 0xb804) |
f0f59a00 | 11089 | #define MIPI_INTR_STAT(port) _MMIO_MIPI(port, _MIPIA_INTR_STAT, _MIPIC_INTR_STAT) |
4ad83e94 | 11090 | #define _MIPIA_INTR_EN (dev_priv->mipi_mmio_base + 0xb008) |
e7d7cad0 | 11091 | #define _MIPIC_INTR_EN (dev_priv->mipi_mmio_base + 0xb808) |
f0f59a00 | 11092 | #define MIPI_INTR_EN(port) _MMIO_MIPI(port, _MIPIA_INTR_EN, _MIPIC_INTR_EN) |
3230bf14 JN |
11093 | #define TEARING_EFFECT (1 << 31) |
11094 | #define SPL_PKT_SENT_INTERRUPT (1 << 30) | |
11095 | #define GEN_READ_DATA_AVAIL (1 << 29) | |
11096 | #define LP_GENERIC_WR_FIFO_FULL (1 << 28) | |
11097 | #define HS_GENERIC_WR_FIFO_FULL (1 << 27) | |
11098 | #define RX_PROT_VIOLATION (1 << 26) | |
11099 | #define RX_INVALID_TX_LENGTH (1 << 25) | |
11100 | #define ACK_WITH_NO_ERROR (1 << 24) | |
11101 | #define TURN_AROUND_ACK_TIMEOUT (1 << 23) | |
11102 | #define LP_RX_TIMEOUT (1 << 22) | |
11103 | #define HS_TX_TIMEOUT (1 << 21) | |
11104 | #define DPI_FIFO_UNDERRUN (1 << 20) | |
11105 | #define LOW_CONTENTION (1 << 19) | |
11106 | #define HIGH_CONTENTION (1 << 18) | |
11107 | #define TXDSI_VC_ID_INVALID (1 << 17) | |
11108 | #define TXDSI_DATA_TYPE_NOT_RECOGNISED (1 << 16) | |
11109 | #define TXCHECKSUM_ERROR (1 << 15) | |
11110 | #define TXECC_MULTIBIT_ERROR (1 << 14) | |
11111 | #define TXECC_SINGLE_BIT_ERROR (1 << 13) | |
11112 | #define TXFALSE_CONTROL_ERROR (1 << 12) | |
11113 | #define RXDSI_VC_ID_INVALID (1 << 11) | |
11114 | #define RXDSI_DATA_TYPE_NOT_REGOGNISED (1 << 10) | |
11115 | #define RXCHECKSUM_ERROR (1 << 9) | |
11116 | #define RXECC_MULTIBIT_ERROR (1 << 8) | |
11117 | #define RXECC_SINGLE_BIT_ERROR (1 << 7) | |
11118 | #define RXFALSE_CONTROL_ERROR (1 << 6) | |
11119 | #define RXHS_RECEIVE_TIMEOUT_ERROR (1 << 5) | |
11120 | #define RX_LP_TX_SYNC_ERROR (1 << 4) | |
11121 | #define RXEXCAPE_MODE_ENTRY_ERROR (1 << 3) | |
11122 | #define RXEOT_SYNC_ERROR (1 << 2) | |
11123 | #define RXSOT_SYNC_ERROR (1 << 1) | |
11124 | #define RXSOT_ERROR (1 << 0) | |
11125 | ||
4ad83e94 | 11126 | #define _MIPIA_DSI_FUNC_PRG (dev_priv->mipi_mmio_base + 0xb00c) |
e7d7cad0 | 11127 | #define _MIPIC_DSI_FUNC_PRG (dev_priv->mipi_mmio_base + 0xb80c) |
f0f59a00 | 11128 | #define MIPI_DSI_FUNC_PRG(port) _MMIO_MIPI(port, _MIPIA_DSI_FUNC_PRG, _MIPIC_DSI_FUNC_PRG) |
3230bf14 JN |
11129 | #define CMD_MODE_DATA_WIDTH_MASK (7 << 13) |
11130 | #define CMD_MODE_NOT_SUPPORTED (0 << 13) | |
11131 | #define CMD_MODE_DATA_WIDTH_16_BIT (1 << 13) | |
11132 | #define CMD_MODE_DATA_WIDTH_9_BIT (2 << 13) | |
11133 | #define CMD_MODE_DATA_WIDTH_8_BIT (3 << 13) | |
11134 | #define CMD_MODE_DATA_WIDTH_OPTION1 (4 << 13) | |
11135 | #define CMD_MODE_DATA_WIDTH_OPTION2 (5 << 13) | |
11136 | #define VID_MODE_FORMAT_MASK (0xf << 7) | |
11137 | #define VID_MODE_NOT_SUPPORTED (0 << 7) | |
11138 | #define VID_MODE_FORMAT_RGB565 (1 << 7) | |
42c151e6 JN |
11139 | #define VID_MODE_FORMAT_RGB666_PACKED (2 << 7) |
11140 | #define VID_MODE_FORMAT_RGB666 (3 << 7) | |
3230bf14 JN |
11141 | #define VID_MODE_FORMAT_RGB888 (4 << 7) |
11142 | #define CMD_MODE_CHANNEL_NUMBER_SHIFT 5 | |
11143 | #define CMD_MODE_CHANNEL_NUMBER_MASK (3 << 5) | |
11144 | #define VID_MODE_CHANNEL_NUMBER_SHIFT 3 | |
11145 | #define VID_MODE_CHANNEL_NUMBER_MASK (3 << 3) | |
11146 | #define DATA_LANES_PRG_REG_SHIFT 0 | |
11147 | #define DATA_LANES_PRG_REG_MASK (7 << 0) | |
11148 | ||
4ad83e94 | 11149 | #define _MIPIA_HS_TX_TIMEOUT (dev_priv->mipi_mmio_base + 0xb010) |
e7d7cad0 | 11150 | #define _MIPIC_HS_TX_TIMEOUT (dev_priv->mipi_mmio_base + 0xb810) |
f0f59a00 | 11151 | #define MIPI_HS_TX_TIMEOUT(port) _MMIO_MIPI(port, _MIPIA_HS_TX_TIMEOUT, _MIPIC_HS_TX_TIMEOUT) |
3230bf14 JN |
11152 | #define HIGH_SPEED_TX_TIMEOUT_COUNTER_MASK 0xffffff |
11153 | ||
4ad83e94 | 11154 | #define _MIPIA_LP_RX_TIMEOUT (dev_priv->mipi_mmio_base + 0xb014) |
e7d7cad0 | 11155 | #define _MIPIC_LP_RX_TIMEOUT (dev_priv->mipi_mmio_base + 0xb814) |
f0f59a00 | 11156 | #define MIPI_LP_RX_TIMEOUT(port) _MMIO_MIPI(port, _MIPIA_LP_RX_TIMEOUT, _MIPIC_LP_RX_TIMEOUT) |
3230bf14 JN |
11157 | #define LOW_POWER_RX_TIMEOUT_COUNTER_MASK 0xffffff |
11158 | ||
4ad83e94 | 11159 | #define _MIPIA_TURN_AROUND_TIMEOUT (dev_priv->mipi_mmio_base + 0xb018) |
e7d7cad0 | 11160 | #define _MIPIC_TURN_AROUND_TIMEOUT (dev_priv->mipi_mmio_base + 0xb818) |
f0f59a00 | 11161 | #define MIPI_TURN_AROUND_TIMEOUT(port) _MMIO_MIPI(port, _MIPIA_TURN_AROUND_TIMEOUT, _MIPIC_TURN_AROUND_TIMEOUT) |
3230bf14 JN |
11162 | #define TURN_AROUND_TIMEOUT_MASK 0x3f |
11163 | ||
4ad83e94 | 11164 | #define _MIPIA_DEVICE_RESET_TIMER (dev_priv->mipi_mmio_base + 0xb01c) |
e7d7cad0 | 11165 | #define _MIPIC_DEVICE_RESET_TIMER (dev_priv->mipi_mmio_base + 0xb81c) |
f0f59a00 | 11166 | #define MIPI_DEVICE_RESET_TIMER(port) _MMIO_MIPI(port, _MIPIA_DEVICE_RESET_TIMER, _MIPIC_DEVICE_RESET_TIMER) |
3230bf14 JN |
11167 | #define DEVICE_RESET_TIMER_MASK 0xffff |
11168 | ||
4ad83e94 | 11169 | #define _MIPIA_DPI_RESOLUTION (dev_priv->mipi_mmio_base + 0xb020) |
e7d7cad0 | 11170 | #define _MIPIC_DPI_RESOLUTION (dev_priv->mipi_mmio_base + 0xb820) |
f0f59a00 | 11171 | #define MIPI_DPI_RESOLUTION(port) _MMIO_MIPI(port, _MIPIA_DPI_RESOLUTION, _MIPIC_DPI_RESOLUTION) |
3230bf14 JN |
11172 | #define VERTICAL_ADDRESS_SHIFT 16 |
11173 | #define VERTICAL_ADDRESS_MASK (0xffff << 16) | |
11174 | #define HORIZONTAL_ADDRESS_SHIFT 0 | |
11175 | #define HORIZONTAL_ADDRESS_MASK 0xffff | |
11176 | ||
4ad83e94 | 11177 | #define _MIPIA_DBI_FIFO_THROTTLE (dev_priv->mipi_mmio_base + 0xb024) |
e7d7cad0 | 11178 | #define _MIPIC_DBI_FIFO_THROTTLE (dev_priv->mipi_mmio_base + 0xb824) |
f0f59a00 | 11179 | #define MIPI_DBI_FIFO_THROTTLE(port) _MMIO_MIPI(port, _MIPIA_DBI_FIFO_THROTTLE, _MIPIC_DBI_FIFO_THROTTLE) |
3230bf14 JN |
11180 | #define DBI_FIFO_EMPTY_HALF (0 << 0) |
11181 | #define DBI_FIFO_EMPTY_QUARTER (1 << 0) | |
11182 | #define DBI_FIFO_EMPTY_7_LOCATIONS (2 << 0) | |
11183 | ||
11184 | /* regs below are bits 15:0 */ | |
4ad83e94 | 11185 | #define _MIPIA_HSYNC_PADDING_COUNT (dev_priv->mipi_mmio_base + 0xb028) |
e7d7cad0 | 11186 | #define _MIPIC_HSYNC_PADDING_COUNT (dev_priv->mipi_mmio_base + 0xb828) |
f0f59a00 | 11187 | #define MIPI_HSYNC_PADDING_COUNT(port) _MMIO_MIPI(port, _MIPIA_HSYNC_PADDING_COUNT, _MIPIC_HSYNC_PADDING_COUNT) |
3230bf14 | 11188 | |
4ad83e94 | 11189 | #define _MIPIA_HBP_COUNT (dev_priv->mipi_mmio_base + 0xb02c) |
e7d7cad0 | 11190 | #define _MIPIC_HBP_COUNT (dev_priv->mipi_mmio_base + 0xb82c) |
f0f59a00 | 11191 | #define MIPI_HBP_COUNT(port) _MMIO_MIPI(port, _MIPIA_HBP_COUNT, _MIPIC_HBP_COUNT) |
3230bf14 | 11192 | |
4ad83e94 | 11193 | #define _MIPIA_HFP_COUNT (dev_priv->mipi_mmio_base + 0xb030) |
e7d7cad0 | 11194 | #define _MIPIC_HFP_COUNT (dev_priv->mipi_mmio_base + 0xb830) |
f0f59a00 | 11195 | #define MIPI_HFP_COUNT(port) _MMIO_MIPI(port, _MIPIA_HFP_COUNT, _MIPIC_HFP_COUNT) |
3230bf14 | 11196 | |
4ad83e94 | 11197 | #define _MIPIA_HACTIVE_AREA_COUNT (dev_priv->mipi_mmio_base + 0xb034) |
e7d7cad0 | 11198 | #define _MIPIC_HACTIVE_AREA_COUNT (dev_priv->mipi_mmio_base + 0xb834) |
f0f59a00 | 11199 | #define MIPI_HACTIVE_AREA_COUNT(port) _MMIO_MIPI(port, _MIPIA_HACTIVE_AREA_COUNT, _MIPIC_HACTIVE_AREA_COUNT) |
3230bf14 | 11200 | |
4ad83e94 | 11201 | #define _MIPIA_VSYNC_PADDING_COUNT (dev_priv->mipi_mmio_base + 0xb038) |
e7d7cad0 | 11202 | #define _MIPIC_VSYNC_PADDING_COUNT (dev_priv->mipi_mmio_base + 0xb838) |
f0f59a00 | 11203 | #define MIPI_VSYNC_PADDING_COUNT(port) _MMIO_MIPI(port, _MIPIA_VSYNC_PADDING_COUNT, _MIPIC_VSYNC_PADDING_COUNT) |
3230bf14 | 11204 | |
4ad83e94 | 11205 | #define _MIPIA_VBP_COUNT (dev_priv->mipi_mmio_base + 0xb03c) |
e7d7cad0 | 11206 | #define _MIPIC_VBP_COUNT (dev_priv->mipi_mmio_base + 0xb83c) |
f0f59a00 | 11207 | #define MIPI_VBP_COUNT(port) _MMIO_MIPI(port, _MIPIA_VBP_COUNT, _MIPIC_VBP_COUNT) |
3230bf14 | 11208 | |
4ad83e94 | 11209 | #define _MIPIA_VFP_COUNT (dev_priv->mipi_mmio_base + 0xb040) |
e7d7cad0 | 11210 | #define _MIPIC_VFP_COUNT (dev_priv->mipi_mmio_base + 0xb840) |
f0f59a00 | 11211 | #define MIPI_VFP_COUNT(port) _MMIO_MIPI(port, _MIPIA_VFP_COUNT, _MIPIC_VFP_COUNT) |
3230bf14 | 11212 | |
4ad83e94 | 11213 | #define _MIPIA_HIGH_LOW_SWITCH_COUNT (dev_priv->mipi_mmio_base + 0xb044) |
e7d7cad0 | 11214 | #define _MIPIC_HIGH_LOW_SWITCH_COUNT (dev_priv->mipi_mmio_base + 0xb844) |
f0f59a00 | 11215 | #define MIPI_HIGH_LOW_SWITCH_COUNT(port) _MMIO_MIPI(port, _MIPIA_HIGH_LOW_SWITCH_COUNT, _MIPIC_HIGH_LOW_SWITCH_COUNT) |
4ad83e94 | 11216 | |
3230bf14 JN |
11217 | /* regs above are bits 15:0 */ |
11218 | ||
4ad83e94 | 11219 | #define _MIPIA_DPI_CONTROL (dev_priv->mipi_mmio_base + 0xb048) |
e7d7cad0 | 11220 | #define _MIPIC_DPI_CONTROL (dev_priv->mipi_mmio_base + 0xb848) |
f0f59a00 | 11221 | #define MIPI_DPI_CONTROL(port) _MMIO_MIPI(port, _MIPIA_DPI_CONTROL, _MIPIC_DPI_CONTROL) |
3230bf14 JN |
11222 | #define DPI_LP_MODE (1 << 6) |
11223 | #define BACKLIGHT_OFF (1 << 5) | |
11224 | #define BACKLIGHT_ON (1 << 4) | |
11225 | #define COLOR_MODE_OFF (1 << 3) | |
11226 | #define COLOR_MODE_ON (1 << 2) | |
11227 | #define TURN_ON (1 << 1) | |
11228 | #define SHUTDOWN (1 << 0) | |
11229 | ||
4ad83e94 | 11230 | #define _MIPIA_DPI_DATA (dev_priv->mipi_mmio_base + 0xb04c) |
e7d7cad0 | 11231 | #define _MIPIC_DPI_DATA (dev_priv->mipi_mmio_base + 0xb84c) |
f0f59a00 | 11232 | #define MIPI_DPI_DATA(port) _MMIO_MIPI(port, _MIPIA_DPI_DATA, _MIPIC_DPI_DATA) |
3230bf14 JN |
11233 | #define COMMAND_BYTE_SHIFT 0 |
11234 | #define COMMAND_BYTE_MASK (0x3f << 0) | |
11235 | ||
4ad83e94 | 11236 | #define _MIPIA_INIT_COUNT (dev_priv->mipi_mmio_base + 0xb050) |
e7d7cad0 | 11237 | #define _MIPIC_INIT_COUNT (dev_priv->mipi_mmio_base + 0xb850) |
f0f59a00 | 11238 | #define MIPI_INIT_COUNT(port) _MMIO_MIPI(port, _MIPIA_INIT_COUNT, _MIPIC_INIT_COUNT) |
3230bf14 JN |
11239 | #define MASTER_INIT_TIMER_SHIFT 0 |
11240 | #define MASTER_INIT_TIMER_MASK (0xffff << 0) | |
11241 | ||
4ad83e94 | 11242 | #define _MIPIA_MAX_RETURN_PKT_SIZE (dev_priv->mipi_mmio_base + 0xb054) |
e7d7cad0 | 11243 | #define _MIPIC_MAX_RETURN_PKT_SIZE (dev_priv->mipi_mmio_base + 0xb854) |
f0f59a00 | 11244 | #define MIPI_MAX_RETURN_PKT_SIZE(port) _MMIO_MIPI(port, \ |
e7d7cad0 | 11245 | _MIPIA_MAX_RETURN_PKT_SIZE, _MIPIC_MAX_RETURN_PKT_SIZE) |
3230bf14 JN |
11246 | #define MAX_RETURN_PKT_SIZE_SHIFT 0 |
11247 | #define MAX_RETURN_PKT_SIZE_MASK (0x3ff << 0) | |
11248 | ||
4ad83e94 | 11249 | #define _MIPIA_VIDEO_MODE_FORMAT (dev_priv->mipi_mmio_base + 0xb058) |
e7d7cad0 | 11250 | #define _MIPIC_VIDEO_MODE_FORMAT (dev_priv->mipi_mmio_base + 0xb858) |
f0f59a00 | 11251 | #define MIPI_VIDEO_MODE_FORMAT(port) _MMIO_MIPI(port, _MIPIA_VIDEO_MODE_FORMAT, _MIPIC_VIDEO_MODE_FORMAT) |
3230bf14 JN |
11252 | #define RANDOM_DPI_DISPLAY_RESOLUTION (1 << 4) |
11253 | #define DISABLE_VIDEO_BTA (1 << 3) | |
11254 | #define IP_TG_CONFIG (1 << 2) | |
11255 | #define VIDEO_MODE_NON_BURST_WITH_SYNC_PULSE (1 << 0) | |
11256 | #define VIDEO_MODE_NON_BURST_WITH_SYNC_EVENTS (2 << 0) | |
11257 | #define VIDEO_MODE_BURST (3 << 0) | |
11258 | ||
4ad83e94 | 11259 | #define _MIPIA_EOT_DISABLE (dev_priv->mipi_mmio_base + 0xb05c) |
e7d7cad0 | 11260 | #define _MIPIC_EOT_DISABLE (dev_priv->mipi_mmio_base + 0xb85c) |
f0f59a00 | 11261 | #define MIPI_EOT_DISABLE(port) _MMIO_MIPI(port, _MIPIA_EOT_DISABLE, _MIPIC_EOT_DISABLE) |
f90e8c36 JN |
11262 | #define BXT_DEFEATURE_DPI_FIFO_CTR (1 << 9) |
11263 | #define BXT_DPHY_DEFEATURE_EN (1 << 8) | |
3230bf14 JN |
11264 | #define LP_RX_TIMEOUT_ERROR_RECOVERY_DISABLE (1 << 7) |
11265 | #define HS_RX_TIMEOUT_ERROR_RECOVERY_DISABLE (1 << 6) | |
11266 | #define LOW_CONTENTION_RECOVERY_DISABLE (1 << 5) | |
11267 | #define HIGH_CONTENTION_RECOVERY_DISABLE (1 << 4) | |
11268 | #define TXDSI_TYPE_NOT_RECOGNISED_ERROR_RECOVERY_DISABLE (1 << 3) | |
11269 | #define TXECC_MULTIBIT_ERROR_RECOVERY_DISABLE (1 << 2) | |
11270 | #define CLOCKSTOP (1 << 1) | |
11271 | #define EOT_DISABLE (1 << 0) | |
11272 | ||
4ad83e94 | 11273 | #define _MIPIA_LP_BYTECLK (dev_priv->mipi_mmio_base + 0xb060) |
e7d7cad0 | 11274 | #define _MIPIC_LP_BYTECLK (dev_priv->mipi_mmio_base + 0xb860) |
f0f59a00 | 11275 | #define MIPI_LP_BYTECLK(port) _MMIO_MIPI(port, _MIPIA_LP_BYTECLK, _MIPIC_LP_BYTECLK) |
3230bf14 JN |
11276 | #define LP_BYTECLK_SHIFT 0 |
11277 | #define LP_BYTECLK_MASK (0xffff << 0) | |
11278 | ||
b426f985 D |
11279 | #define _MIPIA_TLPX_TIME_COUNT (dev_priv->mipi_mmio_base + 0xb0a4) |
11280 | #define _MIPIC_TLPX_TIME_COUNT (dev_priv->mipi_mmio_base + 0xb8a4) | |
11281 | #define MIPI_TLPX_TIME_COUNT(port) _MMIO_MIPI(port, _MIPIA_TLPX_TIME_COUNT, _MIPIC_TLPX_TIME_COUNT) | |
11282 | ||
11283 | #define _MIPIA_CLK_LANE_TIMING (dev_priv->mipi_mmio_base + 0xb098) | |
11284 | #define _MIPIC_CLK_LANE_TIMING (dev_priv->mipi_mmio_base + 0xb898) | |
11285 | #define MIPI_CLK_LANE_TIMING(port) _MMIO_MIPI(port, _MIPIA_CLK_LANE_TIMING, _MIPIC_CLK_LANE_TIMING) | |
11286 | ||
3230bf14 | 11287 | /* bits 31:0 */ |
4ad83e94 | 11288 | #define _MIPIA_LP_GEN_DATA (dev_priv->mipi_mmio_base + 0xb064) |
e7d7cad0 | 11289 | #define _MIPIC_LP_GEN_DATA (dev_priv->mipi_mmio_base + 0xb864) |
f0f59a00 | 11290 | #define MIPI_LP_GEN_DATA(port) _MMIO_MIPI(port, _MIPIA_LP_GEN_DATA, _MIPIC_LP_GEN_DATA) |
3230bf14 JN |
11291 | |
11292 | /* bits 31:0 */ | |
4ad83e94 | 11293 | #define _MIPIA_HS_GEN_DATA (dev_priv->mipi_mmio_base + 0xb068) |
e7d7cad0 | 11294 | #define _MIPIC_HS_GEN_DATA (dev_priv->mipi_mmio_base + 0xb868) |
f0f59a00 | 11295 | #define MIPI_HS_GEN_DATA(port) _MMIO_MIPI(port, _MIPIA_HS_GEN_DATA, _MIPIC_HS_GEN_DATA) |
3230bf14 | 11296 | |
4ad83e94 | 11297 | #define _MIPIA_LP_GEN_CTRL (dev_priv->mipi_mmio_base + 0xb06c) |
e7d7cad0 | 11298 | #define _MIPIC_LP_GEN_CTRL (dev_priv->mipi_mmio_base + 0xb86c) |
f0f59a00 | 11299 | #define MIPI_LP_GEN_CTRL(port) _MMIO_MIPI(port, _MIPIA_LP_GEN_CTRL, _MIPIC_LP_GEN_CTRL) |
4ad83e94 | 11300 | #define _MIPIA_HS_GEN_CTRL (dev_priv->mipi_mmio_base + 0xb070) |
e7d7cad0 | 11301 | #define _MIPIC_HS_GEN_CTRL (dev_priv->mipi_mmio_base + 0xb870) |
f0f59a00 | 11302 | #define MIPI_HS_GEN_CTRL(port) _MMIO_MIPI(port, _MIPIA_HS_GEN_CTRL, _MIPIC_HS_GEN_CTRL) |
3230bf14 JN |
11303 | #define LONG_PACKET_WORD_COUNT_SHIFT 8 |
11304 | #define LONG_PACKET_WORD_COUNT_MASK (0xffff << 8) | |
11305 | #define SHORT_PACKET_PARAM_SHIFT 8 | |
11306 | #define SHORT_PACKET_PARAM_MASK (0xffff << 8) | |
11307 | #define VIRTUAL_CHANNEL_SHIFT 6 | |
11308 | #define VIRTUAL_CHANNEL_MASK (3 << 6) | |
11309 | #define DATA_TYPE_SHIFT 0 | |
395b2913 | 11310 | #define DATA_TYPE_MASK (0x3f << 0) |
3230bf14 JN |
11311 | /* data type values, see include/video/mipi_display.h */ |
11312 | ||
4ad83e94 | 11313 | #define _MIPIA_GEN_FIFO_STAT (dev_priv->mipi_mmio_base + 0xb074) |
e7d7cad0 | 11314 | #define _MIPIC_GEN_FIFO_STAT (dev_priv->mipi_mmio_base + 0xb874) |
f0f59a00 | 11315 | #define MIPI_GEN_FIFO_STAT(port) _MMIO_MIPI(port, _MIPIA_GEN_FIFO_STAT, _MIPIC_GEN_FIFO_STAT) |
3230bf14 JN |
11316 | #define DPI_FIFO_EMPTY (1 << 28) |
11317 | #define DBI_FIFO_EMPTY (1 << 27) | |
11318 | #define LP_CTRL_FIFO_EMPTY (1 << 26) | |
11319 | #define LP_CTRL_FIFO_HALF_EMPTY (1 << 25) | |
11320 | #define LP_CTRL_FIFO_FULL (1 << 24) | |
11321 | #define HS_CTRL_FIFO_EMPTY (1 << 18) | |
11322 | #define HS_CTRL_FIFO_HALF_EMPTY (1 << 17) | |
11323 | #define HS_CTRL_FIFO_FULL (1 << 16) | |
11324 | #define LP_DATA_FIFO_EMPTY (1 << 10) | |
11325 | #define LP_DATA_FIFO_HALF_EMPTY (1 << 9) | |
11326 | #define LP_DATA_FIFO_FULL (1 << 8) | |
11327 | #define HS_DATA_FIFO_EMPTY (1 << 2) | |
11328 | #define HS_DATA_FIFO_HALF_EMPTY (1 << 1) | |
11329 | #define HS_DATA_FIFO_FULL (1 << 0) | |
11330 | ||
4ad83e94 | 11331 | #define _MIPIA_HS_LS_DBI_ENABLE (dev_priv->mipi_mmio_base + 0xb078) |
e7d7cad0 | 11332 | #define _MIPIC_HS_LS_DBI_ENABLE (dev_priv->mipi_mmio_base + 0xb878) |
f0f59a00 | 11333 | #define MIPI_HS_LP_DBI_ENABLE(port) _MMIO_MIPI(port, _MIPIA_HS_LS_DBI_ENABLE, _MIPIC_HS_LS_DBI_ENABLE) |
3230bf14 JN |
11334 | #define DBI_HS_LP_MODE_MASK (1 << 0) |
11335 | #define DBI_LP_MODE (1 << 0) | |
11336 | #define DBI_HS_MODE (0 << 0) | |
11337 | ||
4ad83e94 | 11338 | #define _MIPIA_DPHY_PARAM (dev_priv->mipi_mmio_base + 0xb080) |
e7d7cad0 | 11339 | #define _MIPIC_DPHY_PARAM (dev_priv->mipi_mmio_base + 0xb880) |
f0f59a00 | 11340 | #define MIPI_DPHY_PARAM(port) _MMIO_MIPI(port, _MIPIA_DPHY_PARAM, _MIPIC_DPHY_PARAM) |
3230bf14 JN |
11341 | #define EXIT_ZERO_COUNT_SHIFT 24 |
11342 | #define EXIT_ZERO_COUNT_MASK (0x3f << 24) | |
11343 | #define TRAIL_COUNT_SHIFT 16 | |
11344 | #define TRAIL_COUNT_MASK (0x1f << 16) | |
11345 | #define CLK_ZERO_COUNT_SHIFT 8 | |
11346 | #define CLK_ZERO_COUNT_MASK (0xff << 8) | |
11347 | #define PREPARE_COUNT_SHIFT 0 | |
11348 | #define PREPARE_COUNT_MASK (0x3f << 0) | |
11349 | ||
146cdf3f MC |
11350 | #define _ICL_DSI_T_INIT_MASTER_0 0x6b088 |
11351 | #define _ICL_DSI_T_INIT_MASTER_1 0x6b888 | |
11352 | #define ICL_DSI_T_INIT_MASTER(port) _MMIO_PORT(port, \ | |
11353 | _ICL_DSI_T_INIT_MASTER_0,\ | |
11354 | _ICL_DSI_T_INIT_MASTER_1) | |
11355 | ||
33868a91 MC |
11356 | #define _DPHY_CLK_TIMING_PARAM_0 0x162180 |
11357 | #define _DPHY_CLK_TIMING_PARAM_1 0x6c180 | |
11358 | #define DPHY_CLK_TIMING_PARAM(port) _MMIO_PORT(port, \ | |
11359 | _DPHY_CLK_TIMING_PARAM_0,\ | |
11360 | _DPHY_CLK_TIMING_PARAM_1) | |
11361 | #define _DSI_CLK_TIMING_PARAM_0 0x6b080 | |
11362 | #define _DSI_CLK_TIMING_PARAM_1 0x6b880 | |
11363 | #define DSI_CLK_TIMING_PARAM(port) _MMIO_PORT(port, \ | |
11364 | _DSI_CLK_TIMING_PARAM_0,\ | |
11365 | _DSI_CLK_TIMING_PARAM_1) | |
11366 | #define CLK_PREPARE_OVERRIDE (1 << 31) | |
11367 | #define CLK_PREPARE(x) ((x) << 28) | |
11368 | #define CLK_PREPARE_MASK (0x7 << 28) | |
11369 | #define CLK_PREPARE_SHIFT 28 | |
11370 | #define CLK_ZERO_OVERRIDE (1 << 27) | |
11371 | #define CLK_ZERO(x) ((x) << 20) | |
11372 | #define CLK_ZERO_MASK (0xf << 20) | |
11373 | #define CLK_ZERO_SHIFT 20 | |
11374 | #define CLK_PRE_OVERRIDE (1 << 19) | |
11375 | #define CLK_PRE(x) ((x) << 16) | |
11376 | #define CLK_PRE_MASK (0x3 << 16) | |
11377 | #define CLK_PRE_SHIFT 16 | |
11378 | #define CLK_POST_OVERRIDE (1 << 15) | |
11379 | #define CLK_POST(x) ((x) << 8) | |
11380 | #define CLK_POST_MASK (0x7 << 8) | |
11381 | #define CLK_POST_SHIFT 8 | |
11382 | #define CLK_TRAIL_OVERRIDE (1 << 7) | |
11383 | #define CLK_TRAIL(x) ((x) << 0) | |
11384 | #define CLK_TRAIL_MASK (0xf << 0) | |
11385 | #define CLK_TRAIL_SHIFT 0 | |
11386 | ||
11387 | #define _DPHY_DATA_TIMING_PARAM_0 0x162184 | |
11388 | #define _DPHY_DATA_TIMING_PARAM_1 0x6c184 | |
11389 | #define DPHY_DATA_TIMING_PARAM(port) _MMIO_PORT(port, \ | |
11390 | _DPHY_DATA_TIMING_PARAM_0,\ | |
11391 | _DPHY_DATA_TIMING_PARAM_1) | |
11392 | #define _DSI_DATA_TIMING_PARAM_0 0x6B084 | |
11393 | #define _DSI_DATA_TIMING_PARAM_1 0x6B884 | |
11394 | #define DSI_DATA_TIMING_PARAM(port) _MMIO_PORT(port, \ | |
11395 | _DSI_DATA_TIMING_PARAM_0,\ | |
11396 | _DSI_DATA_TIMING_PARAM_1) | |
11397 | #define HS_PREPARE_OVERRIDE (1 << 31) | |
11398 | #define HS_PREPARE(x) ((x) << 24) | |
11399 | #define HS_PREPARE_MASK (0x7 << 24) | |
11400 | #define HS_PREPARE_SHIFT 24 | |
11401 | #define HS_ZERO_OVERRIDE (1 << 23) | |
11402 | #define HS_ZERO(x) ((x) << 16) | |
11403 | #define HS_ZERO_MASK (0xf << 16) | |
11404 | #define HS_ZERO_SHIFT 16 | |
11405 | #define HS_TRAIL_OVERRIDE (1 << 15) | |
11406 | #define HS_TRAIL(x) ((x) << 8) | |
11407 | #define HS_TRAIL_MASK (0x7 << 8) | |
11408 | #define HS_TRAIL_SHIFT 8 | |
11409 | #define HS_EXIT_OVERRIDE (1 << 7) | |
11410 | #define HS_EXIT(x) ((x) << 0) | |
11411 | #define HS_EXIT_MASK (0x7 << 0) | |
11412 | #define HS_EXIT_SHIFT 0 | |
11413 | ||
35c37ade MC |
11414 | #define _DPHY_TA_TIMING_PARAM_0 0x162188 |
11415 | #define _DPHY_TA_TIMING_PARAM_1 0x6c188 | |
11416 | #define DPHY_TA_TIMING_PARAM(port) _MMIO_PORT(port, \ | |
11417 | _DPHY_TA_TIMING_PARAM_0,\ | |
11418 | _DPHY_TA_TIMING_PARAM_1) | |
11419 | #define _DSI_TA_TIMING_PARAM_0 0x6b098 | |
11420 | #define _DSI_TA_TIMING_PARAM_1 0x6b898 | |
11421 | #define DSI_TA_TIMING_PARAM(port) _MMIO_PORT(port, \ | |
11422 | _DSI_TA_TIMING_PARAM_0,\ | |
11423 | _DSI_TA_TIMING_PARAM_1) | |
11424 | #define TA_SURE_OVERRIDE (1 << 31) | |
11425 | #define TA_SURE(x) ((x) << 16) | |
11426 | #define TA_SURE_MASK (0x1f << 16) | |
11427 | #define TA_SURE_SHIFT 16 | |
11428 | #define TA_GO_OVERRIDE (1 << 15) | |
11429 | #define TA_GO(x) ((x) << 8) | |
11430 | #define TA_GO_MASK (0xf << 8) | |
11431 | #define TA_GO_SHIFT 8 | |
11432 | #define TA_GET_OVERRIDE (1 << 7) | |
11433 | #define TA_GET(x) ((x) << 0) | |
11434 | #define TA_GET_MASK (0xf << 0) | |
11435 | #define TA_GET_SHIFT 0 | |
11436 | ||
5ffce254 MC |
11437 | /* DSI transcoder configuration */ |
11438 | #define _DSI_TRANS_FUNC_CONF_0 0x6b030 | |
11439 | #define _DSI_TRANS_FUNC_CONF_1 0x6b830 | |
11440 | #define DSI_TRANS_FUNC_CONF(tc) _MMIO_DSI(tc, \ | |
11441 | _DSI_TRANS_FUNC_CONF_0,\ | |
11442 | _DSI_TRANS_FUNC_CONF_1) | |
11443 | #define OP_MODE_MASK (0x3 << 28) | |
11444 | #define OP_MODE_SHIFT 28 | |
11445 | #define CMD_MODE_NO_GATE (0x0 << 28) | |
11446 | #define CMD_MODE_TE_GATE (0x1 << 28) | |
11447 | #define VIDEO_MODE_SYNC_EVENT (0x2 << 28) | |
11448 | #define VIDEO_MODE_SYNC_PULSE (0x3 << 28) | |
64ad532a | 11449 | #define TE_SOURCE_GPIO (1 << 27) |
5ffce254 MC |
11450 | #define LINK_READY (1 << 20) |
11451 | #define PIX_FMT_MASK (0x3 << 16) | |
11452 | #define PIX_FMT_SHIFT 16 | |
11453 | #define PIX_FMT_RGB565 (0x0 << 16) | |
11454 | #define PIX_FMT_RGB666_PACKED (0x1 << 16) | |
11455 | #define PIX_FMT_RGB666_LOOSE (0x2 << 16) | |
11456 | #define PIX_FMT_RGB888 (0x3 << 16) | |
11457 | #define PIX_FMT_RGB101010 (0x4 << 16) | |
11458 | #define PIX_FMT_RGB121212 (0x5 << 16) | |
11459 | #define PIX_FMT_COMPRESSED (0x6 << 16) | |
11460 | #define BGR_TRANSMISSION (1 << 15) | |
11461 | #define PIX_VIRT_CHAN(x) ((x) << 12) | |
11462 | #define PIX_VIRT_CHAN_MASK (0x3 << 12) | |
11463 | #define PIX_VIRT_CHAN_SHIFT 12 | |
11464 | #define PIX_BUF_THRESHOLD_MASK (0x3 << 10) | |
11465 | #define PIX_BUF_THRESHOLD_SHIFT 10 | |
11466 | #define PIX_BUF_THRESHOLD_1_4 (0x0 << 10) | |
11467 | #define PIX_BUF_THRESHOLD_1_2 (0x1 << 10) | |
11468 | #define PIX_BUF_THRESHOLD_3_4 (0x2 << 10) | |
11469 | #define PIX_BUF_THRESHOLD_FULL (0x3 << 10) | |
11470 | #define CONTINUOUS_CLK_MASK (0x3 << 8) | |
11471 | #define CONTINUOUS_CLK_SHIFT 8 | |
11472 | #define CLK_ENTER_LP_AFTER_DATA (0x0 << 8) | |
11473 | #define CLK_HS_OR_LP (0x2 << 8) | |
11474 | #define CLK_HS_CONTINUOUS (0x3 << 8) | |
11475 | #define LINK_CALIBRATION_MASK (0x3 << 4) | |
11476 | #define LINK_CALIBRATION_SHIFT 4 | |
11477 | #define CALIBRATION_DISABLED (0x0 << 4) | |
11478 | #define CALIBRATION_ENABLED_INITIAL_ONLY (0x2 << 4) | |
11479 | #define CALIBRATION_ENABLED_INITIAL_PERIODIC (0x3 << 4) | |
32d38e6c | 11480 | #define BLANKING_PACKET_ENABLE (1 << 2) |
5ffce254 MC |
11481 | #define S3D_ORIENTATION_LANDSCAPE (1 << 1) |
11482 | #define EOTP_DISABLED (1 << 0) | |
11483 | ||
60230aac MC |
11484 | #define _DSI_CMD_RXCTL_0 0x6b0d4 |
11485 | #define _DSI_CMD_RXCTL_1 0x6b8d4 | |
11486 | #define DSI_CMD_RXCTL(tc) _MMIO_DSI(tc, \ | |
11487 | _DSI_CMD_RXCTL_0,\ | |
11488 | _DSI_CMD_RXCTL_1) | |
11489 | #define READ_UNLOADS_DW (1 << 16) | |
11490 | #define RECEIVED_UNASSIGNED_TRIGGER (1 << 15) | |
11491 | #define RECEIVED_ACKNOWLEDGE_TRIGGER (1 << 14) | |
11492 | #define RECEIVED_TEAR_EFFECT_TRIGGER (1 << 13) | |
11493 | #define RECEIVED_RESET_TRIGGER (1 << 12) | |
11494 | #define RECEIVED_PAYLOAD_WAS_LOST (1 << 11) | |
11495 | #define RECEIVED_CRC_WAS_LOST (1 << 10) | |
11496 | #define NUMBER_RX_PLOAD_DW_MASK (0xff << 0) | |
11497 | #define NUMBER_RX_PLOAD_DW_SHIFT 0 | |
11498 | ||
11499 | #define _DSI_CMD_TXCTL_0 0x6b0d0 | |
11500 | #define _DSI_CMD_TXCTL_1 0x6b8d0 | |
11501 | #define DSI_CMD_TXCTL(tc) _MMIO_DSI(tc, \ | |
11502 | _DSI_CMD_TXCTL_0,\ | |
11503 | _DSI_CMD_TXCTL_1) | |
11504 | #define KEEP_LINK_IN_HS (1 << 24) | |
11505 | #define FREE_HEADER_CREDIT_MASK (0x1f << 8) | |
11506 | #define FREE_HEADER_CREDIT_SHIFT 0x8 | |
11507 | #define FREE_PLOAD_CREDIT_MASK (0xff << 0) | |
11508 | #define FREE_PLOAD_CREDIT_SHIFT 0 | |
11509 | #define MAX_HEADER_CREDIT 0x10 | |
11510 | #define MAX_PLOAD_CREDIT 0x40 | |
11511 | ||
808517e2 MC |
11512 | #define _DSI_CMD_TXHDR_0 0x6b100 |
11513 | #define _DSI_CMD_TXHDR_1 0x6b900 | |
11514 | #define DSI_CMD_TXHDR(tc) _MMIO_DSI(tc, \ | |
11515 | _DSI_CMD_TXHDR_0,\ | |
11516 | _DSI_CMD_TXHDR_1) | |
11517 | #define PAYLOAD_PRESENT (1 << 31) | |
11518 | #define LP_DATA_TRANSFER (1 << 30) | |
11519 | #define VBLANK_FENCE (1 << 29) | |
11520 | #define PARAM_WC_MASK (0xffff << 8) | |
11521 | #define PARAM_WC_LOWER_SHIFT 8 | |
11522 | #define PARAM_WC_UPPER_SHIFT 16 | |
11523 | #define VC_MASK (0x3 << 6) | |
11524 | #define VC_SHIFT 6 | |
11525 | #define DT_MASK (0x3f << 0) | |
11526 | #define DT_SHIFT 0 | |
11527 | ||
11528 | #define _DSI_CMD_TXPYLD_0 0x6b104 | |
11529 | #define _DSI_CMD_TXPYLD_1 0x6b904 | |
11530 | #define DSI_CMD_TXPYLD(tc) _MMIO_DSI(tc, \ | |
11531 | _DSI_CMD_TXPYLD_0,\ | |
11532 | _DSI_CMD_TXPYLD_1) | |
11533 | ||
60230aac MC |
11534 | #define _DSI_LP_MSG_0 0x6b0d8 |
11535 | #define _DSI_LP_MSG_1 0x6b8d8 | |
11536 | #define DSI_LP_MSG(tc) _MMIO_DSI(tc, \ | |
11537 | _DSI_LP_MSG_0,\ | |
11538 | _DSI_LP_MSG_1) | |
11539 | #define LPTX_IN_PROGRESS (1 << 17) | |
11540 | #define LINK_IN_ULPS (1 << 16) | |
11541 | #define LINK_ULPS_TYPE_LP11 (1 << 8) | |
11542 | #define LINK_ENTER_ULPS (1 << 0) | |
11543 | ||
8bffd204 MC |
11544 | /* DSI timeout registers */ |
11545 | #define _DSI_HSTX_TO_0 0x6b044 | |
11546 | #define _DSI_HSTX_TO_1 0x6b844 | |
11547 | #define DSI_HSTX_TO(tc) _MMIO_DSI(tc, \ | |
11548 | _DSI_HSTX_TO_0,\ | |
11549 | _DSI_HSTX_TO_1) | |
11550 | #define HSTX_TIMEOUT_VALUE_MASK (0xffff << 16) | |
11551 | #define HSTX_TIMEOUT_VALUE_SHIFT 16 | |
11552 | #define HSTX_TIMEOUT_VALUE(x) ((x) << 16) | |
11553 | #define HSTX_TIMED_OUT (1 << 0) | |
11554 | ||
11555 | #define _DSI_LPRX_HOST_TO_0 0x6b048 | |
11556 | #define _DSI_LPRX_HOST_TO_1 0x6b848 | |
11557 | #define DSI_LPRX_HOST_TO(tc) _MMIO_DSI(tc, \ | |
11558 | _DSI_LPRX_HOST_TO_0,\ | |
11559 | _DSI_LPRX_HOST_TO_1) | |
11560 | #define LPRX_TIMED_OUT (1 << 16) | |
11561 | #define LPRX_TIMEOUT_VALUE_MASK (0xffff << 0) | |
11562 | #define LPRX_TIMEOUT_VALUE_SHIFT 0 | |
11563 | #define LPRX_TIMEOUT_VALUE(x) ((x) << 0) | |
11564 | ||
11565 | #define _DSI_PWAIT_TO_0 0x6b040 | |
11566 | #define _DSI_PWAIT_TO_1 0x6b840 | |
11567 | #define DSI_PWAIT_TO(tc) _MMIO_DSI(tc, \ | |
11568 | _DSI_PWAIT_TO_0,\ | |
11569 | _DSI_PWAIT_TO_1) | |
11570 | #define PRESET_TIMEOUT_VALUE_MASK (0xffff << 16) | |
11571 | #define PRESET_TIMEOUT_VALUE_SHIFT 16 | |
11572 | #define PRESET_TIMEOUT_VALUE(x) ((x) << 16) | |
11573 | #define PRESPONSE_TIMEOUT_VALUE_MASK (0xffff << 0) | |
11574 | #define PRESPONSE_TIMEOUT_VALUE_SHIFT 0 | |
11575 | #define PRESPONSE_TIMEOUT_VALUE(x) ((x) << 0) | |
11576 | ||
11577 | #define _DSI_TA_TO_0 0x6b04c | |
11578 | #define _DSI_TA_TO_1 0x6b84c | |
11579 | #define DSI_TA_TO(tc) _MMIO_DSI(tc, \ | |
11580 | _DSI_TA_TO_0,\ | |
11581 | _DSI_TA_TO_1) | |
11582 | #define TA_TIMED_OUT (1 << 16) | |
11583 | #define TA_TIMEOUT_VALUE_MASK (0xffff << 0) | |
11584 | #define TA_TIMEOUT_VALUE_SHIFT 0 | |
11585 | #define TA_TIMEOUT_VALUE(x) ((x) << 0) | |
11586 | ||
3230bf14 | 11587 | /* bits 31:0 */ |
4ad83e94 | 11588 | #define _MIPIA_DBI_BW_CTRL (dev_priv->mipi_mmio_base + 0xb084) |
e7d7cad0 | 11589 | #define _MIPIC_DBI_BW_CTRL (dev_priv->mipi_mmio_base + 0xb884) |
f0f59a00 VS |
11590 | #define MIPI_DBI_BW_CTRL(port) _MMIO_MIPI(port, _MIPIA_DBI_BW_CTRL, _MIPIC_DBI_BW_CTRL) |
11591 | ||
11592 | #define _MIPIA_CLK_LANE_SWITCH_TIME_CNT (dev_priv->mipi_mmio_base + 0xb088) | |
11593 | #define _MIPIC_CLK_LANE_SWITCH_TIME_CNT (dev_priv->mipi_mmio_base + 0xb888) | |
11594 | #define MIPI_CLK_LANE_SWITCH_TIME_CNT(port) _MMIO_MIPI(port, _MIPIA_CLK_LANE_SWITCH_TIME_CNT, _MIPIC_CLK_LANE_SWITCH_TIME_CNT) | |
3230bf14 JN |
11595 | #define LP_HS_SSW_CNT_SHIFT 16 |
11596 | #define LP_HS_SSW_CNT_MASK (0xffff << 16) | |
11597 | #define HS_LP_PWR_SW_CNT_SHIFT 0 | |
11598 | #define HS_LP_PWR_SW_CNT_MASK (0xffff << 0) | |
11599 | ||
4ad83e94 | 11600 | #define _MIPIA_STOP_STATE_STALL (dev_priv->mipi_mmio_base + 0xb08c) |
e7d7cad0 | 11601 | #define _MIPIC_STOP_STATE_STALL (dev_priv->mipi_mmio_base + 0xb88c) |
f0f59a00 | 11602 | #define MIPI_STOP_STATE_STALL(port) _MMIO_MIPI(port, _MIPIA_STOP_STATE_STALL, _MIPIC_STOP_STATE_STALL) |
3230bf14 JN |
11603 | #define STOP_STATE_STALL_COUNTER_SHIFT 0 |
11604 | #define STOP_STATE_STALL_COUNTER_MASK (0xff << 0) | |
11605 | ||
4ad83e94 | 11606 | #define _MIPIA_INTR_STAT_REG_1 (dev_priv->mipi_mmio_base + 0xb090) |
e7d7cad0 | 11607 | #define _MIPIC_INTR_STAT_REG_1 (dev_priv->mipi_mmio_base + 0xb890) |
f0f59a00 | 11608 | #define MIPI_INTR_STAT_REG_1(port) _MMIO_MIPI(port, _MIPIA_INTR_STAT_REG_1, _MIPIC_INTR_STAT_REG_1) |
4ad83e94 | 11609 | #define _MIPIA_INTR_EN_REG_1 (dev_priv->mipi_mmio_base + 0xb094) |
e7d7cad0 | 11610 | #define _MIPIC_INTR_EN_REG_1 (dev_priv->mipi_mmio_base + 0xb894) |
f0f59a00 | 11611 | #define MIPI_INTR_EN_REG_1(port) _MMIO_MIPI(port, _MIPIA_INTR_EN_REG_1, _MIPIC_INTR_EN_REG_1) |
3230bf14 JN |
11612 | #define RX_CONTENTION_DETECTED (1 << 0) |
11613 | ||
11614 | /* XXX: only pipe A ?!? */ | |
4ad83e94 | 11615 | #define MIPIA_DBI_TYPEC_CTRL (dev_priv->mipi_mmio_base + 0xb100) |
3230bf14 JN |
11616 | #define DBI_TYPEC_ENABLE (1 << 31) |
11617 | #define DBI_TYPEC_WIP (1 << 30) | |
11618 | #define DBI_TYPEC_OPTION_SHIFT 28 | |
11619 | #define DBI_TYPEC_OPTION_MASK (3 << 28) | |
11620 | #define DBI_TYPEC_FREQ_SHIFT 24 | |
11621 | #define DBI_TYPEC_FREQ_MASK (0xf << 24) | |
11622 | #define DBI_TYPEC_OVERRIDE (1 << 8) | |
11623 | #define DBI_TYPEC_OVERRIDE_COUNTER_SHIFT 0 | |
11624 | #define DBI_TYPEC_OVERRIDE_COUNTER_MASK (0xff << 0) | |
11625 | ||
11626 | ||
11627 | /* MIPI adapter registers */ | |
11628 | ||
4ad83e94 | 11629 | #define _MIPIA_CTRL (dev_priv->mipi_mmio_base + 0xb104) |
e7d7cad0 | 11630 | #define _MIPIC_CTRL (dev_priv->mipi_mmio_base + 0xb904) |
f0f59a00 | 11631 | #define MIPI_CTRL(port) _MMIO_MIPI(port, _MIPIA_CTRL, _MIPIC_CTRL) |
3230bf14 JN |
11632 | #define ESCAPE_CLOCK_DIVIDER_SHIFT 5 /* A only */ |
11633 | #define ESCAPE_CLOCK_DIVIDER_MASK (3 << 5) | |
11634 | #define ESCAPE_CLOCK_DIVIDER_1 (0 << 5) | |
11635 | #define ESCAPE_CLOCK_DIVIDER_2 (1 << 5) | |
11636 | #define ESCAPE_CLOCK_DIVIDER_4 (2 << 5) | |
11637 | #define READ_REQUEST_PRIORITY_SHIFT 3 | |
11638 | #define READ_REQUEST_PRIORITY_MASK (3 << 3) | |
11639 | #define READ_REQUEST_PRIORITY_LOW (0 << 3) | |
11640 | #define READ_REQUEST_PRIORITY_HIGH (3 << 3) | |
11641 | #define RGB_FLIP_TO_BGR (1 << 2) | |
11642 | ||
6b93e9c8 | 11643 | #define BXT_PIPE_SELECT_SHIFT 7 |
d2e08c0f | 11644 | #define BXT_PIPE_SELECT_MASK (7 << 7) |
56c48978 | 11645 | #define BXT_PIPE_SELECT(pipe) ((pipe) << 7) |
093d680a D |
11646 | #define GLK_PHY_STATUS_PORT_READY (1 << 31) /* RO */ |
11647 | #define GLK_ULPS_NOT_ACTIVE (1 << 30) /* RO */ | |
11648 | #define GLK_MIPIIO_RESET_RELEASED (1 << 28) | |
11649 | #define GLK_CLOCK_LANE_STOP_STATE (1 << 27) /* RO */ | |
11650 | #define GLK_DATA_LANE_STOP_STATE (1 << 26) /* RO */ | |
11651 | #define GLK_LP_WAKE (1 << 22) | |
11652 | #define GLK_LP11_LOW_PWR_MODE (1 << 21) | |
11653 | #define GLK_LP00_LOW_PWR_MODE (1 << 20) | |
11654 | #define GLK_FIREWALL_ENABLE (1 << 16) | |
11655 | #define BXT_PIXEL_OVERLAP_CNT_MASK (0xf << 10) | |
11656 | #define BXT_PIXEL_OVERLAP_CNT_SHIFT 10 | |
11657 | #define BXT_DSC_ENABLE (1 << 3) | |
11658 | #define BXT_RGB_FLIP (1 << 2) | |
11659 | #define GLK_MIPIIO_PORT_POWERED (1 << 1) /* RO */ | |
11660 | #define GLK_MIPIIO_ENABLE (1 << 0) | |
d2e08c0f | 11661 | |
4ad83e94 | 11662 | #define _MIPIA_DATA_ADDRESS (dev_priv->mipi_mmio_base + 0xb108) |
e7d7cad0 | 11663 | #define _MIPIC_DATA_ADDRESS (dev_priv->mipi_mmio_base + 0xb908) |
f0f59a00 | 11664 | #define MIPI_DATA_ADDRESS(port) _MMIO_MIPI(port, _MIPIA_DATA_ADDRESS, _MIPIC_DATA_ADDRESS) |
3230bf14 JN |
11665 | #define DATA_MEM_ADDRESS_SHIFT 5 |
11666 | #define DATA_MEM_ADDRESS_MASK (0x7ffffff << 5) | |
11667 | #define DATA_VALID (1 << 0) | |
11668 | ||
4ad83e94 | 11669 | #define _MIPIA_DATA_LENGTH (dev_priv->mipi_mmio_base + 0xb10c) |
e7d7cad0 | 11670 | #define _MIPIC_DATA_LENGTH (dev_priv->mipi_mmio_base + 0xb90c) |
f0f59a00 | 11671 | #define MIPI_DATA_LENGTH(port) _MMIO_MIPI(port, _MIPIA_DATA_LENGTH, _MIPIC_DATA_LENGTH) |
3230bf14 JN |
11672 | #define DATA_LENGTH_SHIFT 0 |
11673 | #define DATA_LENGTH_MASK (0xfffff << 0) | |
11674 | ||
4ad83e94 | 11675 | #define _MIPIA_COMMAND_ADDRESS (dev_priv->mipi_mmio_base + 0xb110) |
e7d7cad0 | 11676 | #define _MIPIC_COMMAND_ADDRESS (dev_priv->mipi_mmio_base + 0xb910) |
f0f59a00 | 11677 | #define MIPI_COMMAND_ADDRESS(port) _MMIO_MIPI(port, _MIPIA_COMMAND_ADDRESS, _MIPIC_COMMAND_ADDRESS) |
3230bf14 JN |
11678 | #define COMMAND_MEM_ADDRESS_SHIFT 5 |
11679 | #define COMMAND_MEM_ADDRESS_MASK (0x7ffffff << 5) | |
11680 | #define AUTO_PWG_ENABLE (1 << 2) | |
11681 | #define MEMORY_WRITE_DATA_FROM_PIPE_RENDERING (1 << 1) | |
11682 | #define COMMAND_VALID (1 << 0) | |
11683 | ||
4ad83e94 | 11684 | #define _MIPIA_COMMAND_LENGTH (dev_priv->mipi_mmio_base + 0xb114) |
e7d7cad0 | 11685 | #define _MIPIC_COMMAND_LENGTH (dev_priv->mipi_mmio_base + 0xb914) |
f0f59a00 | 11686 | #define MIPI_COMMAND_LENGTH(port) _MMIO_MIPI(port, _MIPIA_COMMAND_LENGTH, _MIPIC_COMMAND_LENGTH) |
3230bf14 JN |
11687 | #define COMMAND_LENGTH_SHIFT(n) (8 * (n)) /* n: 0...3 */ |
11688 | #define COMMAND_LENGTH_MASK(n) (0xff << (8 * (n))) | |
11689 | ||
4ad83e94 | 11690 | #define _MIPIA_READ_DATA_RETURN0 (dev_priv->mipi_mmio_base + 0xb118) |
e7d7cad0 | 11691 | #define _MIPIC_READ_DATA_RETURN0 (dev_priv->mipi_mmio_base + 0xb918) |
f0f59a00 | 11692 | #define MIPI_READ_DATA_RETURN(port, n) _MMIO(_MIPI(port, _MIPIA_READ_DATA_RETURN0, _MIPIC_READ_DATA_RETURN0) + 4 * (n)) /* n: 0...7 */ |
3230bf14 | 11693 | |
4ad83e94 | 11694 | #define _MIPIA_READ_DATA_VALID (dev_priv->mipi_mmio_base + 0xb138) |
e7d7cad0 | 11695 | #define _MIPIC_READ_DATA_VALID (dev_priv->mipi_mmio_base + 0xb938) |
f0f59a00 | 11696 | #define MIPI_READ_DATA_VALID(port) _MMIO_MIPI(port, _MIPIA_READ_DATA_VALID, _MIPIC_READ_DATA_VALID) |
3230bf14 JN |
11697 | #define READ_DATA_VALID(n) (1 << (n)) |
11698 | ||
3bbaba0c | 11699 | /* MOCS (Memory Object Control State) registers */ |
f0f59a00 | 11700 | #define GEN9_LNCFCMOCS(i) _MMIO(0xb020 + (i) * 4) /* L3 Cache Control */ |
3bbaba0c | 11701 | |
f8a0c7a9 CW |
11702 | #define __GEN9_RCS0_MOCS0 0xc800 |
11703 | #define GEN9_GFX_MOCS(i) _MMIO(__GEN9_RCS0_MOCS0 + (i) * 4) | |
11704 | #define __GEN9_VCS0_MOCS0 0xc900 | |
11705 | #define GEN9_MFX0_MOCS(i) _MMIO(__GEN9_VCS0_MOCS0 + (i) * 4) | |
11706 | #define __GEN9_VCS1_MOCS0 0xca00 | |
11707 | #define GEN9_MFX1_MOCS(i) _MMIO(__GEN9_VCS1_MOCS0 + (i) * 4) | |
11708 | #define __GEN9_VECS0_MOCS0 0xcb00 | |
11709 | #define GEN9_VEBOX_MOCS(i) _MMIO(__GEN9_VECS0_MOCS0 + (i) * 4) | |
11710 | #define __GEN9_BCS0_MOCS0 0xcc00 | |
11711 | #define GEN9_BLT_MOCS(i) _MMIO(__GEN9_BCS0_MOCS0 + (i) * 4) | |
11712 | #define __GEN11_VCS2_MOCS0 0x10000 | |
11713 | #define GEN11_MFX2_MOCS(i) _MMIO(__GEN11_VCS2_MOCS0 + (i) * 4) | |
3bbaba0c | 11714 | |
73f4e8a3 OM |
11715 | #define GEN10_SCRATCH_LNCF2 _MMIO(0xb0a0) |
11716 | #define PMFLUSHDONE_LNICRSDROP (1 << 20) | |
11717 | #define PMFLUSH_GAPL3UNBLOCK (1 << 21) | |
11718 | #define PMFLUSHDONE_LNEBLK (1 << 22) | |
11719 | ||
a7a7a0e6 MT |
11720 | #define GEN12_GLOBAL_MOCS(i) _MMIO(0x4000 + (i) * 4) /* Global MOCS regs */ |
11721 | ||
d5165ebd TG |
11722 | /* gamt regs */ |
11723 | #define GEN8_L3_LRA_1_GPGPU _MMIO(0x4dd4) | |
11724 | #define GEN8_L3_LRA_1_GPGPU_DEFAULT_VALUE_BDW 0x67F1427F /* max/min for LRA1/2 */ | |
11725 | #define GEN8_L3_LRA_1_GPGPU_DEFAULT_VALUE_CHV 0x5FF101FF /* max/min for LRA1/2 */ | |
11726 | #define GEN9_L3_LRA_1_GPGPU_DEFAULT_VALUE_SKL 0x67F1427F /* " " */ | |
11727 | #define GEN9_L3_LRA_1_GPGPU_DEFAULT_VALUE_BXT 0x5FF101FF /* " " */ | |
11728 | ||
93564044 VS |
11729 | #define MMCD_MISC_CTRL _MMIO(0x4ddc) /* skl+ */ |
11730 | #define MMCD_PCLA (1 << 31) | |
11731 | #define MMCD_HOTSPOT_EN (1 << 27) | |
11732 | ||
ad186f3f PZ |
11733 | #define _ICL_PHY_MISC_A 0x64C00 |
11734 | #define _ICL_PHY_MISC_B 0x64C04 | |
11735 | #define ICL_PHY_MISC(port) _MMIO_PORT(port, _ICL_PHY_MISC_A, \ | |
11736 | _ICL_PHY_MISC_B) | |
bdeb18db | 11737 | #define ICL_PHY_MISC_MUX_DDID (1 << 28) |
ad186f3f PZ |
11738 | #define ICL_PHY_MISC_DE_IO_COMP_PWR_DOWN (1 << 23) |
11739 | ||
2efbb2f0 | 11740 | /* Icelake Display Stream Compression Registers */ |
6f15a7de AS |
11741 | #define DSCA_PICTURE_PARAMETER_SET_0 _MMIO(0x6B200) |
11742 | #define DSCC_PICTURE_PARAMETER_SET_0 _MMIO(0x6BA00) | |
2efbb2f0 AS |
11743 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_0_PB 0x78270 |
11744 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_0_PB 0x78370 | |
11745 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_0_PC 0x78470 | |
11746 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_0_PC 0x78570 | |
11747 | #define ICL_DSC0_PICTURE_PARAMETER_SET_0(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
11748 | _ICL_DSC0_PICTURE_PARAMETER_SET_0_PB, \ | |
11749 | _ICL_DSC0_PICTURE_PARAMETER_SET_0_PC) | |
11750 | #define ICL_DSC1_PICTURE_PARAMETER_SET_0(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
11751 | _ICL_DSC1_PICTURE_PARAMETER_SET_0_PB, \ | |
11752 | _ICL_DSC1_PICTURE_PARAMETER_SET_0_PC) | |
11753 | #define DSC_VBR_ENABLE (1 << 19) | |
11754 | #define DSC_422_ENABLE (1 << 18) | |
11755 | #define DSC_COLOR_SPACE_CONVERSION (1 << 17) | |
11756 | #define DSC_BLOCK_PREDICTION (1 << 16) | |
11757 | #define DSC_LINE_BUF_DEPTH_SHIFT 12 | |
11758 | #define DSC_BPC_SHIFT 8 | |
11759 | #define DSC_VER_MIN_SHIFT 4 | |
11760 | #define DSC_VER_MAJ (0x1 << 0) | |
11761 | ||
6f15a7de AS |
11762 | #define DSCA_PICTURE_PARAMETER_SET_1 _MMIO(0x6B204) |
11763 | #define DSCC_PICTURE_PARAMETER_SET_1 _MMIO(0x6BA04) | |
2efbb2f0 AS |
11764 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_1_PB 0x78274 |
11765 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_1_PB 0x78374 | |
11766 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_1_PC 0x78474 | |
11767 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_1_PC 0x78574 | |
11768 | #define ICL_DSC0_PICTURE_PARAMETER_SET_1(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
11769 | _ICL_DSC0_PICTURE_PARAMETER_SET_1_PB, \ | |
11770 | _ICL_DSC0_PICTURE_PARAMETER_SET_1_PC) | |
11771 | #define ICL_DSC1_PICTURE_PARAMETER_SET_1(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
11772 | _ICL_DSC1_PICTURE_PARAMETER_SET_1_PB, \ | |
11773 | _ICL_DSC1_PICTURE_PARAMETER_SET_1_PC) | |
11774 | #define DSC_BPP(bpp) ((bpp) << 0) | |
11775 | ||
6f15a7de AS |
11776 | #define DSCA_PICTURE_PARAMETER_SET_2 _MMIO(0x6B208) |
11777 | #define DSCC_PICTURE_PARAMETER_SET_2 _MMIO(0x6BA08) | |
2efbb2f0 AS |
11778 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_2_PB 0x78278 |
11779 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_2_PB 0x78378 | |
11780 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_2_PC 0x78478 | |
11781 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_2_PC 0x78578 | |
11782 | #define ICL_DSC0_PICTURE_PARAMETER_SET_2(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
11783 | _ICL_DSC0_PICTURE_PARAMETER_SET_2_PB, \ | |
11784 | _ICL_DSC0_PICTURE_PARAMETER_SET_2_PC) | |
11785 | #define ICL_DSC1_PICTURE_PARAMETER_SET_2(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
11786 | _ICL_DSC1_PICTURE_PARAMETER_SET_2_PB, \ | |
11787 | _ICL_DSC1_PICTURE_PARAMETER_SET_2_PC) | |
11788 | #define DSC_PIC_WIDTH(pic_width) ((pic_width) << 16) | |
11789 | #define DSC_PIC_HEIGHT(pic_height) ((pic_height) << 0) | |
11790 | ||
6f15a7de AS |
11791 | #define DSCA_PICTURE_PARAMETER_SET_3 _MMIO(0x6B20C) |
11792 | #define DSCC_PICTURE_PARAMETER_SET_3 _MMIO(0x6BA0C) | |
2efbb2f0 AS |
11793 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_3_PB 0x7827C |
11794 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_3_PB 0x7837C | |
11795 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_3_PC 0x7847C | |
11796 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_3_PC 0x7857C | |
11797 | #define ICL_DSC0_PICTURE_PARAMETER_SET_3(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
11798 | _ICL_DSC0_PICTURE_PARAMETER_SET_3_PB, \ | |
11799 | _ICL_DSC0_PICTURE_PARAMETER_SET_3_PC) | |
11800 | #define ICL_DSC1_PICTURE_PARAMETER_SET_3(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
11801 | _ICL_DSC1_PICTURE_PARAMETER_SET_3_PB, \ | |
11802 | _ICL_DSC1_PICTURE_PARAMETER_SET_3_PC) | |
11803 | #define DSC_SLICE_WIDTH(slice_width) ((slice_width) << 16) | |
11804 | #define DSC_SLICE_HEIGHT(slice_height) ((slice_height) << 0) | |
11805 | ||
6f15a7de AS |
11806 | #define DSCA_PICTURE_PARAMETER_SET_4 _MMIO(0x6B210) |
11807 | #define DSCC_PICTURE_PARAMETER_SET_4 _MMIO(0x6BA10) | |
2efbb2f0 AS |
11808 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_4_PB 0x78280 |
11809 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_4_PB 0x78380 | |
11810 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_4_PC 0x78480 | |
11811 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_4_PC 0x78580 | |
11812 | #define ICL_DSC0_PICTURE_PARAMETER_SET_4(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
11813 | _ICL_DSC0_PICTURE_PARAMETER_SET_4_PB, \ | |
11814 | _ICL_DSC0_PICTURE_PARAMETER_SET_4_PC) | |
11815 | #define ICL_DSC1_PICTURE_PARAMETER_SET_4(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
5df52391 | 11816 | _ICL_DSC1_PICTURE_PARAMETER_SET_4_PB, \ |
2efbb2f0 AS |
11817 | _ICL_DSC1_PICTURE_PARAMETER_SET_4_PC) |
11818 | #define DSC_INITIAL_DEC_DELAY(dec_delay) ((dec_delay) << 16) | |
11819 | #define DSC_INITIAL_XMIT_DELAY(xmit_delay) ((xmit_delay) << 0) | |
11820 | ||
6f15a7de AS |
11821 | #define DSCA_PICTURE_PARAMETER_SET_5 _MMIO(0x6B214) |
11822 | #define DSCC_PICTURE_PARAMETER_SET_5 _MMIO(0x6BA14) | |
2efbb2f0 AS |
11823 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_5_PB 0x78284 |
11824 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_5_PB 0x78384 | |
11825 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_5_PC 0x78484 | |
11826 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_5_PC 0x78584 | |
11827 | #define ICL_DSC0_PICTURE_PARAMETER_SET_5(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
11828 | _ICL_DSC0_PICTURE_PARAMETER_SET_5_PB, \ | |
11829 | _ICL_DSC0_PICTURE_PARAMETER_SET_5_PC) | |
11830 | #define ICL_DSC1_PICTURE_PARAMETER_SET_5(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
5df52391 | 11831 | _ICL_DSC1_PICTURE_PARAMETER_SET_5_PB, \ |
2efbb2f0 | 11832 | _ICL_DSC1_PICTURE_PARAMETER_SET_5_PC) |
6f15a7de | 11833 | #define DSC_SCALE_DEC_INT(scale_dec) ((scale_dec) << 16) |
2efbb2f0 AS |
11834 | #define DSC_SCALE_INC_INT(scale_inc) ((scale_inc) << 0) |
11835 | ||
6f15a7de AS |
11836 | #define DSCA_PICTURE_PARAMETER_SET_6 _MMIO(0x6B218) |
11837 | #define DSCC_PICTURE_PARAMETER_SET_6 _MMIO(0x6BA18) | |
2efbb2f0 AS |
11838 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_6_PB 0x78288 |
11839 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_6_PB 0x78388 | |
11840 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_6_PC 0x78488 | |
11841 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_6_PC 0x78588 | |
11842 | #define ICL_DSC0_PICTURE_PARAMETER_SET_6(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
11843 | _ICL_DSC0_PICTURE_PARAMETER_SET_6_PB, \ | |
11844 | _ICL_DSC0_PICTURE_PARAMETER_SET_6_PC) | |
11845 | #define ICL_DSC1_PICTURE_PARAMETER_SET_6(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
11846 | _ICL_DSC1_PICTURE_PARAMETER_SET_6_PB, \ | |
11847 | _ICL_DSC1_PICTURE_PARAMETER_SET_6_PC) | |
6f15a7de AS |
11848 | #define DSC_FLATNESS_MAX_QP(max_qp) ((max_qp) << 24) |
11849 | #define DSC_FLATNESS_MIN_QP(min_qp) ((min_qp) << 16) | |
2efbb2f0 AS |
11850 | #define DSC_FIRST_LINE_BPG_OFFSET(offset) ((offset) << 8) |
11851 | #define DSC_INITIAL_SCALE_VALUE(value) ((value) << 0) | |
11852 | ||
6f15a7de AS |
11853 | #define DSCA_PICTURE_PARAMETER_SET_7 _MMIO(0x6B21C) |
11854 | #define DSCC_PICTURE_PARAMETER_SET_7 _MMIO(0x6BA1C) | |
2efbb2f0 AS |
11855 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_7_PB 0x7828C |
11856 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_7_PB 0x7838C | |
11857 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_7_PC 0x7848C | |
11858 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_7_PC 0x7858C | |
11859 | #define ICL_DSC0_PICTURE_PARAMETER_SET_7(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
11860 | _ICL_DSC0_PICTURE_PARAMETER_SET_7_PB, \ | |
11861 | _ICL_DSC0_PICTURE_PARAMETER_SET_7_PC) | |
11862 | #define ICL_DSC1_PICTURE_PARAMETER_SET_7(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
11863 | _ICL_DSC1_PICTURE_PARAMETER_SET_7_PB, \ | |
11864 | _ICL_DSC1_PICTURE_PARAMETER_SET_7_PC) | |
11865 | #define DSC_NFL_BPG_OFFSET(bpg_offset) ((bpg_offset) << 16) | |
11866 | #define DSC_SLICE_BPG_OFFSET(bpg_offset) ((bpg_offset) << 0) | |
11867 | ||
6f15a7de AS |
11868 | #define DSCA_PICTURE_PARAMETER_SET_8 _MMIO(0x6B220) |
11869 | #define DSCC_PICTURE_PARAMETER_SET_8 _MMIO(0x6BA20) | |
2efbb2f0 AS |
11870 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_8_PB 0x78290 |
11871 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_8_PB 0x78390 | |
11872 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_8_PC 0x78490 | |
11873 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_8_PC 0x78590 | |
11874 | #define ICL_DSC0_PICTURE_PARAMETER_SET_8(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
11875 | _ICL_DSC0_PICTURE_PARAMETER_SET_8_PB, \ | |
11876 | _ICL_DSC0_PICTURE_PARAMETER_SET_8_PC) | |
11877 | #define ICL_DSC1_PICTURE_PARAMETER_SET_8(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
11878 | _ICL_DSC1_PICTURE_PARAMETER_SET_8_PB, \ | |
11879 | _ICL_DSC1_PICTURE_PARAMETER_SET_8_PC) | |
11880 | #define DSC_INITIAL_OFFSET(initial_offset) ((initial_offset) << 16) | |
11881 | #define DSC_FINAL_OFFSET(final_offset) ((final_offset) << 0) | |
11882 | ||
6f15a7de AS |
11883 | #define DSCA_PICTURE_PARAMETER_SET_9 _MMIO(0x6B224) |
11884 | #define DSCC_PICTURE_PARAMETER_SET_9 _MMIO(0x6BA24) | |
2efbb2f0 AS |
11885 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_9_PB 0x78294 |
11886 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_9_PB 0x78394 | |
11887 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_9_PC 0x78494 | |
11888 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_9_PC 0x78594 | |
11889 | #define ICL_DSC0_PICTURE_PARAMETER_SET_9(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
11890 | _ICL_DSC0_PICTURE_PARAMETER_SET_9_PB, \ | |
11891 | _ICL_DSC0_PICTURE_PARAMETER_SET_9_PC) | |
11892 | #define ICL_DSC1_PICTURE_PARAMETER_SET_9(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
11893 | _ICL_DSC1_PICTURE_PARAMETER_SET_9_PB, \ | |
11894 | _ICL_DSC1_PICTURE_PARAMETER_SET_9_PC) | |
11895 | #define DSC_RC_EDGE_FACTOR(rc_edge_fact) ((rc_edge_fact) << 16) | |
11896 | #define DSC_RC_MODEL_SIZE(rc_model_size) ((rc_model_size) << 0) | |
11897 | ||
6f15a7de AS |
11898 | #define DSCA_PICTURE_PARAMETER_SET_10 _MMIO(0x6B228) |
11899 | #define DSCC_PICTURE_PARAMETER_SET_10 _MMIO(0x6BA28) | |
2efbb2f0 AS |
11900 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_10_PB 0x78298 |
11901 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_10_PB 0x78398 | |
11902 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_10_PC 0x78498 | |
11903 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_10_PC 0x78598 | |
11904 | #define ICL_DSC0_PICTURE_PARAMETER_SET_10(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
11905 | _ICL_DSC0_PICTURE_PARAMETER_SET_10_PB, \ | |
11906 | _ICL_DSC0_PICTURE_PARAMETER_SET_10_PC) | |
11907 | #define ICL_DSC1_PICTURE_PARAMETER_SET_10(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
11908 | _ICL_DSC1_PICTURE_PARAMETER_SET_10_PB, \ | |
11909 | _ICL_DSC1_PICTURE_PARAMETER_SET_10_PC) | |
11910 | #define DSC_RC_TARGET_OFF_LOW(rc_tgt_off_low) ((rc_tgt_off_low) << 20) | |
11911 | #define DSC_RC_TARGET_OFF_HIGH(rc_tgt_off_high) ((rc_tgt_off_high) << 16) | |
11912 | #define DSC_RC_QUANT_INC_LIMIT1(lim) ((lim) << 8) | |
11913 | #define DSC_RC_QUANT_INC_LIMIT0(lim) ((lim) << 0) | |
11914 | ||
6f15a7de AS |
11915 | #define DSCA_PICTURE_PARAMETER_SET_11 _MMIO(0x6B22C) |
11916 | #define DSCC_PICTURE_PARAMETER_SET_11 _MMIO(0x6BA2C) | |
2efbb2f0 AS |
11917 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_11_PB 0x7829C |
11918 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_11_PB 0x7839C | |
11919 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_11_PC 0x7849C | |
11920 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_11_PC 0x7859C | |
11921 | #define ICL_DSC0_PICTURE_PARAMETER_SET_11(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
11922 | _ICL_DSC0_PICTURE_PARAMETER_SET_11_PB, \ | |
11923 | _ICL_DSC0_PICTURE_PARAMETER_SET_11_PC) | |
11924 | #define ICL_DSC1_PICTURE_PARAMETER_SET_11(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
11925 | _ICL_DSC1_PICTURE_PARAMETER_SET_11_PB, \ | |
11926 | _ICL_DSC1_PICTURE_PARAMETER_SET_11_PC) | |
11927 | ||
6f15a7de AS |
11928 | #define DSCA_PICTURE_PARAMETER_SET_12 _MMIO(0x6B260) |
11929 | #define DSCC_PICTURE_PARAMETER_SET_12 _MMIO(0x6BA60) | |
2efbb2f0 AS |
11930 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_12_PB 0x782A0 |
11931 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_12_PB 0x783A0 | |
11932 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_12_PC 0x784A0 | |
11933 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_12_PC 0x785A0 | |
11934 | #define ICL_DSC0_PICTURE_PARAMETER_SET_12(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
11935 | _ICL_DSC0_PICTURE_PARAMETER_SET_12_PB, \ | |
11936 | _ICL_DSC0_PICTURE_PARAMETER_SET_12_PC) | |
11937 | #define ICL_DSC1_PICTURE_PARAMETER_SET_12(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
11938 | _ICL_DSC1_PICTURE_PARAMETER_SET_12_PB, \ | |
11939 | _ICL_DSC1_PICTURE_PARAMETER_SET_12_PC) | |
11940 | ||
6f15a7de AS |
11941 | #define DSCA_PICTURE_PARAMETER_SET_13 _MMIO(0x6B264) |
11942 | #define DSCC_PICTURE_PARAMETER_SET_13 _MMIO(0x6BA64) | |
2efbb2f0 AS |
11943 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_13_PB 0x782A4 |
11944 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_13_PB 0x783A4 | |
11945 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_13_PC 0x784A4 | |
11946 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_13_PC 0x785A4 | |
11947 | #define ICL_DSC0_PICTURE_PARAMETER_SET_13(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
11948 | _ICL_DSC0_PICTURE_PARAMETER_SET_13_PB, \ | |
11949 | _ICL_DSC0_PICTURE_PARAMETER_SET_13_PC) | |
11950 | #define ICL_DSC1_PICTURE_PARAMETER_SET_13(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
11951 | _ICL_DSC1_PICTURE_PARAMETER_SET_13_PB, \ | |
11952 | _ICL_DSC1_PICTURE_PARAMETER_SET_13_PC) | |
11953 | ||
6f15a7de AS |
11954 | #define DSCA_PICTURE_PARAMETER_SET_14 _MMIO(0x6B268) |
11955 | #define DSCC_PICTURE_PARAMETER_SET_14 _MMIO(0x6BA68) | |
2efbb2f0 AS |
11956 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_14_PB 0x782A8 |
11957 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_14_PB 0x783A8 | |
11958 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_14_PC 0x784A8 | |
11959 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_14_PC 0x785A8 | |
11960 | #define ICL_DSC0_PICTURE_PARAMETER_SET_14(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
11961 | _ICL_DSC0_PICTURE_PARAMETER_SET_14_PB, \ | |
11962 | _ICL_DSC0_PICTURE_PARAMETER_SET_14_PC) | |
11963 | #define ICL_DSC1_PICTURE_PARAMETER_SET_14(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
11964 | _ICL_DSC1_PICTURE_PARAMETER_SET_14_PB, \ | |
11965 | _ICL_DSC1_PICTURE_PARAMETER_SET_14_PC) | |
11966 | ||
6f15a7de AS |
11967 | #define DSCA_PICTURE_PARAMETER_SET_15 _MMIO(0x6B26C) |
11968 | #define DSCC_PICTURE_PARAMETER_SET_15 _MMIO(0x6BA6C) | |
2efbb2f0 AS |
11969 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_15_PB 0x782AC |
11970 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_15_PB 0x783AC | |
11971 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_15_PC 0x784AC | |
11972 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_15_PC 0x785AC | |
11973 | #define ICL_DSC0_PICTURE_PARAMETER_SET_15(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
11974 | _ICL_DSC0_PICTURE_PARAMETER_SET_15_PB, \ | |
11975 | _ICL_DSC0_PICTURE_PARAMETER_SET_15_PC) | |
11976 | #define ICL_DSC1_PICTURE_PARAMETER_SET_15(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
11977 | _ICL_DSC1_PICTURE_PARAMETER_SET_15_PB, \ | |
11978 | _ICL_DSC1_PICTURE_PARAMETER_SET_15_PC) | |
11979 | ||
6f15a7de AS |
11980 | #define DSCA_PICTURE_PARAMETER_SET_16 _MMIO(0x6B270) |
11981 | #define DSCC_PICTURE_PARAMETER_SET_16 _MMIO(0x6BA70) | |
2efbb2f0 AS |
11982 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_16_PB 0x782B0 |
11983 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_16_PB 0x783B0 | |
11984 | #define _ICL_DSC0_PICTURE_PARAMETER_SET_16_PC 0x784B0 | |
11985 | #define _ICL_DSC1_PICTURE_PARAMETER_SET_16_PC 0x785B0 | |
11986 | #define ICL_DSC0_PICTURE_PARAMETER_SET_16(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
11987 | _ICL_DSC0_PICTURE_PARAMETER_SET_16_PB, \ | |
11988 | _ICL_DSC0_PICTURE_PARAMETER_SET_16_PC) | |
11989 | #define ICL_DSC1_PICTURE_PARAMETER_SET_16(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
11990 | _ICL_DSC1_PICTURE_PARAMETER_SET_16_PB, \ | |
11991 | _ICL_DSC1_PICTURE_PARAMETER_SET_16_PC) | |
35b876db | 11992 | #define DSC_SLICE_ROW_PER_FRAME(slice_row_per_frame) ((slice_row_per_frame) << 20) |
2efbb2f0 | 11993 | #define DSC_SLICE_PER_LINE(slice_per_line) ((slice_per_line) << 16) |
6f15a7de | 11994 | #define DSC_SLICE_CHUNK_SIZE(slice_chunk_size) ((slice_chunk_size) << 0) |
2efbb2f0 | 11995 | |
dbda5111 AS |
11996 | /* Icelake Rate Control Buffer Threshold Registers */ |
11997 | #define DSCA_RC_BUF_THRESH_0 _MMIO(0x6B230) | |
11998 | #define DSCA_RC_BUF_THRESH_0_UDW _MMIO(0x6B230 + 4) | |
11999 | #define DSCC_RC_BUF_THRESH_0 _MMIO(0x6BA30) | |
12000 | #define DSCC_RC_BUF_THRESH_0_UDW _MMIO(0x6BA30 + 4) | |
12001 | #define _ICL_DSC0_RC_BUF_THRESH_0_PB (0x78254) | |
12002 | #define _ICL_DSC0_RC_BUF_THRESH_0_UDW_PB (0x78254 + 4) | |
12003 | #define _ICL_DSC1_RC_BUF_THRESH_0_PB (0x78354) | |
12004 | #define _ICL_DSC1_RC_BUF_THRESH_0_UDW_PB (0x78354 + 4) | |
12005 | #define _ICL_DSC0_RC_BUF_THRESH_0_PC (0x78454) | |
12006 | #define _ICL_DSC0_RC_BUF_THRESH_0_UDW_PC (0x78454 + 4) | |
12007 | #define _ICL_DSC1_RC_BUF_THRESH_0_PC (0x78554) | |
12008 | #define _ICL_DSC1_RC_BUF_THRESH_0_UDW_PC (0x78554 + 4) | |
12009 | #define ICL_DSC0_RC_BUF_THRESH_0(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
12010 | _ICL_DSC0_RC_BUF_THRESH_0_PB, \ | |
12011 | _ICL_DSC0_RC_BUF_THRESH_0_PC) | |
12012 | #define ICL_DSC0_RC_BUF_THRESH_0_UDW(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
12013 | _ICL_DSC0_RC_BUF_THRESH_0_UDW_PB, \ | |
12014 | _ICL_DSC0_RC_BUF_THRESH_0_UDW_PC) | |
12015 | #define ICL_DSC1_RC_BUF_THRESH_0(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
12016 | _ICL_DSC1_RC_BUF_THRESH_0_PB, \ | |
12017 | _ICL_DSC1_RC_BUF_THRESH_0_PC) | |
12018 | #define ICL_DSC1_RC_BUF_THRESH_0_UDW(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
12019 | _ICL_DSC1_RC_BUF_THRESH_0_UDW_PB, \ | |
12020 | _ICL_DSC1_RC_BUF_THRESH_0_UDW_PC) | |
12021 | ||
12022 | #define DSCA_RC_BUF_THRESH_1 _MMIO(0x6B238) | |
12023 | #define DSCA_RC_BUF_THRESH_1_UDW _MMIO(0x6B238 + 4) | |
12024 | #define DSCC_RC_BUF_THRESH_1 _MMIO(0x6BA38) | |
12025 | #define DSCC_RC_BUF_THRESH_1_UDW _MMIO(0x6BA38 + 4) | |
12026 | #define _ICL_DSC0_RC_BUF_THRESH_1_PB (0x7825C) | |
12027 | #define _ICL_DSC0_RC_BUF_THRESH_1_UDW_PB (0x7825C + 4) | |
12028 | #define _ICL_DSC1_RC_BUF_THRESH_1_PB (0x7835C) | |
12029 | #define _ICL_DSC1_RC_BUF_THRESH_1_UDW_PB (0x7835C + 4) | |
12030 | #define _ICL_DSC0_RC_BUF_THRESH_1_PC (0x7845C) | |
12031 | #define _ICL_DSC0_RC_BUF_THRESH_1_UDW_PC (0x7845C + 4) | |
12032 | #define _ICL_DSC1_RC_BUF_THRESH_1_PC (0x7855C) | |
12033 | #define _ICL_DSC1_RC_BUF_THRESH_1_UDW_PC (0x7855C + 4) | |
12034 | #define ICL_DSC0_RC_BUF_THRESH_1(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
12035 | _ICL_DSC0_RC_BUF_THRESH_1_PB, \ | |
12036 | _ICL_DSC0_RC_BUF_THRESH_1_PC) | |
12037 | #define ICL_DSC0_RC_BUF_THRESH_1_UDW(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
12038 | _ICL_DSC0_RC_BUF_THRESH_1_UDW_PB, \ | |
12039 | _ICL_DSC0_RC_BUF_THRESH_1_UDW_PC) | |
12040 | #define ICL_DSC1_RC_BUF_THRESH_1(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
12041 | _ICL_DSC1_RC_BUF_THRESH_1_PB, \ | |
12042 | _ICL_DSC1_RC_BUF_THRESH_1_PC) | |
12043 | #define ICL_DSC1_RC_BUF_THRESH_1_UDW(pipe) _MMIO_PIPE((pipe) - PIPE_B, \ | |
12044 | _ICL_DSC1_RC_BUF_THRESH_1_UDW_PB, \ | |
12045 | _ICL_DSC1_RC_BUF_THRESH_1_UDW_PC) | |
12046 | ||
0caf6257 AS |
12047 | #define PORT_TX_DFLEXDPSP(fia) _MMIO_FIA((fia), 0x008A0) |
12048 | #define MODULAR_FIA_MASK (1 << 4) | |
31d9ae9d JRS |
12049 | #define TC_LIVE_STATE_TBT(idx) (1 << ((idx) * 8 + 6)) |
12050 | #define TC_LIVE_STATE_TC(idx) (1 << ((idx) * 8 + 5)) | |
12051 | #define DP_LANE_ASSIGNMENT_SHIFT(idx) ((idx) * 8) | |
12052 | #define DP_LANE_ASSIGNMENT_MASK(idx) (0xf << ((idx) * 8)) | |
12053 | #define DP_LANE_ASSIGNMENT(idx, x) ((x) << ((idx) * 8)) | |
b9fcddab | 12054 | |
0caf6257 | 12055 | #define PORT_TX_DFLEXDPPMS(fia) _MMIO_FIA((fia), 0x00890) |
31d9ae9d | 12056 | #define DP_PHY_MODE_STATUS_COMPLETED(idx) (1 << (idx)) |
39d1e234 | 12057 | |
0caf6257 | 12058 | #define PORT_TX_DFLEXDPCSSS(fia) _MMIO_FIA((fia), 0x00894) |
31d9ae9d | 12059 | #define DP_PHY_MODE_STATUS_NOT_SAFE(idx) (1 << (idx)) |
39d1e234 | 12060 | |
3b51be4e CT |
12061 | #define PORT_TX_DFLEXPA1(fia) _MMIO_FIA((fia), 0x00880) |
12062 | #define DP_PIN_ASSIGNMENT_SHIFT(idx) ((idx) * 4) | |
12063 | #define DP_PIN_ASSIGNMENT_MASK(idx) (0xf << ((idx) * 4)) | |
12064 | #define DP_PIN_ASSIGNMENT(idx, x) ((x) << ((idx) * 4)) | |
12065 | ||
a6e58d9a AM |
12066 | /* This register controls the Display State Buffer (DSB) engines. */ |
12067 | #define _DSBSL_INSTANCE_BASE 0x70B00 | |
12068 | #define DSBSL_INSTANCE(pipe, id) (_DSBSL_INSTANCE_BASE + \ | |
12069 | (pipe) * 0x1000 + (id) * 100) | |
1abf329a AM |
12070 | #define DSB_HEAD(pipe, id) _MMIO(DSBSL_INSTANCE(pipe, id) + 0x0) |
12071 | #define DSB_TAIL(pipe, id) _MMIO(DSBSL_INSTANCE(pipe, id) + 0x4) | |
a6e58d9a | 12072 | #define DSB_CTRL(pipe, id) _MMIO(DSBSL_INSTANCE(pipe, id) + 0x8) |
f7619c47 | 12073 | #define DSB_ENABLE (1 << 31) |
a6e58d9a AM |
12074 | #define DSB_STATUS (1 << 0) |
12075 | ||
585fb111 | 12076 | #endif /* _I915_REG_H_ */ |