Commit | Line | Data |
---|---|---|
0d6aa60b | 1 | /* i915_irq.c -- IRQ support for the I915 -*- linux-c -*- |
1da177e4 | 2 | */ |
0d6aa60b | 3 | /* |
1da177e4 LT |
4 | * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. |
5 | * All Rights Reserved. | |
bc54fd1a DA |
6 | * |
7 | * Permission is hereby granted, free of charge, to any person obtaining a | |
8 | * copy of this software and associated documentation files (the | |
9 | * "Software"), to deal in the Software without restriction, including | |
10 | * without limitation the rights to use, copy, modify, merge, publish, | |
11 | * distribute, sub license, and/or sell copies of the Software, and to | |
12 | * permit persons to whom the Software is furnished to do so, subject to | |
13 | * the following conditions: | |
14 | * | |
15 | * The above copyright notice and this permission notice (including the | |
16 | * next paragraph) shall be included in all copies or substantial portions | |
17 | * of the Software. | |
18 | * | |
19 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS | |
20 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
21 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. | |
22 | * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR | |
23 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, | |
24 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE | |
25 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
26 | * | |
0d6aa60b | 27 | */ |
1da177e4 | 28 | |
a70491cc JP |
29 | #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt |
30 | ||
63eeaf38 | 31 | #include <linux/sysrq.h> |
5a0e3ad6 | 32 | #include <linux/slab.h> |
b2c88f5b | 33 | #include <linux/circ_buf.h> |
760285e7 DH |
34 | #include <drm/drmP.h> |
35 | #include <drm/i915_drm.h> | |
1da177e4 | 36 | #include "i915_drv.h" |
1c5d22f7 | 37 | #include "i915_trace.h" |
79e53945 | 38 | #include "intel_drv.h" |
1da177e4 | 39 | |
e5868a31 EE |
40 | static const u32 hpd_ibx[] = { |
41 | [HPD_CRT] = SDE_CRT_HOTPLUG, | |
42 | [HPD_SDVO_B] = SDE_SDVOB_HOTPLUG, | |
43 | [HPD_PORT_B] = SDE_PORTB_HOTPLUG, | |
44 | [HPD_PORT_C] = SDE_PORTC_HOTPLUG, | |
45 | [HPD_PORT_D] = SDE_PORTD_HOTPLUG | |
46 | }; | |
47 | ||
48 | static const u32 hpd_cpt[] = { | |
49 | [HPD_CRT] = SDE_CRT_HOTPLUG_CPT, | |
73c352a2 | 50 | [HPD_SDVO_B] = SDE_SDVOB_HOTPLUG_CPT, |
e5868a31 EE |
51 | [HPD_PORT_B] = SDE_PORTB_HOTPLUG_CPT, |
52 | [HPD_PORT_C] = SDE_PORTC_HOTPLUG_CPT, | |
53 | [HPD_PORT_D] = SDE_PORTD_HOTPLUG_CPT | |
54 | }; | |
55 | ||
56 | static const u32 hpd_mask_i915[] = { | |
57 | [HPD_CRT] = CRT_HOTPLUG_INT_EN, | |
58 | [HPD_SDVO_B] = SDVOB_HOTPLUG_INT_EN, | |
59 | [HPD_SDVO_C] = SDVOC_HOTPLUG_INT_EN, | |
60 | [HPD_PORT_B] = PORTB_HOTPLUG_INT_EN, | |
61 | [HPD_PORT_C] = PORTC_HOTPLUG_INT_EN, | |
62 | [HPD_PORT_D] = PORTD_HOTPLUG_INT_EN | |
63 | }; | |
64 | ||
704cfb87 | 65 | static const u32 hpd_status_g4x[] = { |
e5868a31 EE |
66 | [HPD_CRT] = CRT_HOTPLUG_INT_STATUS, |
67 | [HPD_SDVO_B] = SDVOB_HOTPLUG_INT_STATUS_G4X, | |
68 | [HPD_SDVO_C] = SDVOC_HOTPLUG_INT_STATUS_G4X, | |
69 | [HPD_PORT_B] = PORTB_HOTPLUG_INT_STATUS, | |
70 | [HPD_PORT_C] = PORTC_HOTPLUG_INT_STATUS, | |
71 | [HPD_PORT_D] = PORTD_HOTPLUG_INT_STATUS | |
72 | }; | |
73 | ||
e5868a31 EE |
74 | static const u32 hpd_status_i915[] = { /* i915 and valleyview are the same */ |
75 | [HPD_CRT] = CRT_HOTPLUG_INT_STATUS, | |
76 | [HPD_SDVO_B] = SDVOB_HOTPLUG_INT_STATUS_I915, | |
77 | [HPD_SDVO_C] = SDVOC_HOTPLUG_INT_STATUS_I915, | |
78 | [HPD_PORT_B] = PORTB_HOTPLUG_INT_STATUS, | |
79 | [HPD_PORT_C] = PORTC_HOTPLUG_INT_STATUS, | |
80 | [HPD_PORT_D] = PORTD_HOTPLUG_INT_STATUS | |
81 | }; | |
82 | ||
5c502442 | 83 | /* IIR can theoretically queue up two events. Be paranoid. */ |
f86f3fb0 | 84 | #define GEN8_IRQ_RESET_NDX(type, which) do { \ |
5c502442 PZ |
85 | I915_WRITE(GEN8_##type##_IMR(which), 0xffffffff); \ |
86 | POSTING_READ(GEN8_##type##_IMR(which)); \ | |
87 | I915_WRITE(GEN8_##type##_IER(which), 0); \ | |
88 | I915_WRITE(GEN8_##type##_IIR(which), 0xffffffff); \ | |
89 | POSTING_READ(GEN8_##type##_IIR(which)); \ | |
90 | I915_WRITE(GEN8_##type##_IIR(which), 0xffffffff); \ | |
91 | POSTING_READ(GEN8_##type##_IIR(which)); \ | |
92 | } while (0) | |
93 | ||
f86f3fb0 | 94 | #define GEN5_IRQ_RESET(type) do { \ |
a9d356a6 | 95 | I915_WRITE(type##IMR, 0xffffffff); \ |
5c502442 | 96 | POSTING_READ(type##IMR); \ |
a9d356a6 | 97 | I915_WRITE(type##IER, 0); \ |
5c502442 PZ |
98 | I915_WRITE(type##IIR, 0xffffffff); \ |
99 | POSTING_READ(type##IIR); \ | |
100 | I915_WRITE(type##IIR, 0xffffffff); \ | |
101 | POSTING_READ(type##IIR); \ | |
a9d356a6 PZ |
102 | } while (0) |
103 | ||
337ba017 PZ |
104 | /* |
105 | * We should clear IMR at preinstall/uninstall, and just check at postinstall. | |
106 | */ | |
107 | #define GEN5_ASSERT_IIR_IS_ZERO(reg) do { \ | |
108 | u32 val = I915_READ(reg); \ | |
109 | if (val) { \ | |
110 | WARN(1, "Interrupt register 0x%x is not zero: 0x%08x\n", \ | |
111 | (reg), val); \ | |
112 | I915_WRITE((reg), 0xffffffff); \ | |
113 | POSTING_READ(reg); \ | |
114 | I915_WRITE((reg), 0xffffffff); \ | |
115 | POSTING_READ(reg); \ | |
116 | } \ | |
117 | } while (0) | |
118 | ||
35079899 | 119 | #define GEN8_IRQ_INIT_NDX(type, which, imr_val, ier_val) do { \ |
337ba017 | 120 | GEN5_ASSERT_IIR_IS_ZERO(GEN8_##type##_IIR(which)); \ |
35079899 PZ |
121 | I915_WRITE(GEN8_##type##_IMR(which), (imr_val)); \ |
122 | I915_WRITE(GEN8_##type##_IER(which), (ier_val)); \ | |
123 | POSTING_READ(GEN8_##type##_IER(which)); \ | |
124 | } while (0) | |
125 | ||
126 | #define GEN5_IRQ_INIT(type, imr_val, ier_val) do { \ | |
337ba017 | 127 | GEN5_ASSERT_IIR_IS_ZERO(type##IIR); \ |
35079899 PZ |
128 | I915_WRITE(type##IMR, (imr_val)); \ |
129 | I915_WRITE(type##IER, (ier_val)); \ | |
130 | POSTING_READ(type##IER); \ | |
131 | } while (0) | |
132 | ||
036a4a7d | 133 | /* For display hotplug interrupt */ |
995b6762 | 134 | static void |
2d1013dd | 135 | ironlake_enable_display_irq(struct drm_i915_private *dev_priv, u32 mask) |
036a4a7d | 136 | { |
4bc9d430 DV |
137 | assert_spin_locked(&dev_priv->irq_lock); |
138 | ||
5d584b2e | 139 | if (dev_priv->pm.irqs_disabled) { |
c67a470b | 140 | WARN(1, "IRQs disabled\n"); |
5d584b2e | 141 | dev_priv->pm.regsave.deimr &= ~mask; |
c67a470b PZ |
142 | return; |
143 | } | |
144 | ||
1ec14ad3 CW |
145 | if ((dev_priv->irq_mask & mask) != 0) { |
146 | dev_priv->irq_mask &= ~mask; | |
147 | I915_WRITE(DEIMR, dev_priv->irq_mask); | |
3143a2bf | 148 | POSTING_READ(DEIMR); |
036a4a7d ZW |
149 | } |
150 | } | |
151 | ||
0ff9800a | 152 | static void |
2d1013dd | 153 | ironlake_disable_display_irq(struct drm_i915_private *dev_priv, u32 mask) |
036a4a7d | 154 | { |
4bc9d430 DV |
155 | assert_spin_locked(&dev_priv->irq_lock); |
156 | ||
5d584b2e | 157 | if (dev_priv->pm.irqs_disabled) { |
c67a470b | 158 | WARN(1, "IRQs disabled\n"); |
5d584b2e | 159 | dev_priv->pm.regsave.deimr |= mask; |
c67a470b PZ |
160 | return; |
161 | } | |
162 | ||
1ec14ad3 CW |
163 | if ((dev_priv->irq_mask & mask) != mask) { |
164 | dev_priv->irq_mask |= mask; | |
165 | I915_WRITE(DEIMR, dev_priv->irq_mask); | |
3143a2bf | 166 | POSTING_READ(DEIMR); |
036a4a7d ZW |
167 | } |
168 | } | |
169 | ||
43eaea13 PZ |
170 | /** |
171 | * ilk_update_gt_irq - update GTIMR | |
172 | * @dev_priv: driver private | |
173 | * @interrupt_mask: mask of interrupt bits to update | |
174 | * @enabled_irq_mask: mask of interrupt bits to enable | |
175 | */ | |
176 | static void ilk_update_gt_irq(struct drm_i915_private *dev_priv, | |
177 | uint32_t interrupt_mask, | |
178 | uint32_t enabled_irq_mask) | |
179 | { | |
180 | assert_spin_locked(&dev_priv->irq_lock); | |
181 | ||
5d584b2e | 182 | if (dev_priv->pm.irqs_disabled) { |
c67a470b | 183 | WARN(1, "IRQs disabled\n"); |
5d584b2e PZ |
184 | dev_priv->pm.regsave.gtimr &= ~interrupt_mask; |
185 | dev_priv->pm.regsave.gtimr |= (~enabled_irq_mask & | |
c67a470b PZ |
186 | interrupt_mask); |
187 | return; | |
188 | } | |
189 | ||
43eaea13 PZ |
190 | dev_priv->gt_irq_mask &= ~interrupt_mask; |
191 | dev_priv->gt_irq_mask |= (~enabled_irq_mask & interrupt_mask); | |
192 | I915_WRITE(GTIMR, dev_priv->gt_irq_mask); | |
193 | POSTING_READ(GTIMR); | |
194 | } | |
195 | ||
196 | void ilk_enable_gt_irq(struct drm_i915_private *dev_priv, uint32_t mask) | |
197 | { | |
198 | ilk_update_gt_irq(dev_priv, mask, mask); | |
199 | } | |
200 | ||
201 | void ilk_disable_gt_irq(struct drm_i915_private *dev_priv, uint32_t mask) | |
202 | { | |
203 | ilk_update_gt_irq(dev_priv, mask, 0); | |
204 | } | |
205 | ||
edbfdb45 PZ |
206 | /** |
207 | * snb_update_pm_irq - update GEN6_PMIMR | |
208 | * @dev_priv: driver private | |
209 | * @interrupt_mask: mask of interrupt bits to update | |
210 | * @enabled_irq_mask: mask of interrupt bits to enable | |
211 | */ | |
212 | static void snb_update_pm_irq(struct drm_i915_private *dev_priv, | |
213 | uint32_t interrupt_mask, | |
214 | uint32_t enabled_irq_mask) | |
215 | { | |
605cd25b | 216 | uint32_t new_val; |
edbfdb45 PZ |
217 | |
218 | assert_spin_locked(&dev_priv->irq_lock); | |
219 | ||
5d584b2e | 220 | if (dev_priv->pm.irqs_disabled) { |
c67a470b | 221 | WARN(1, "IRQs disabled\n"); |
5d584b2e PZ |
222 | dev_priv->pm.regsave.gen6_pmimr &= ~interrupt_mask; |
223 | dev_priv->pm.regsave.gen6_pmimr |= (~enabled_irq_mask & | |
c67a470b PZ |
224 | interrupt_mask); |
225 | return; | |
226 | } | |
227 | ||
605cd25b | 228 | new_val = dev_priv->pm_irq_mask; |
f52ecbcf PZ |
229 | new_val &= ~interrupt_mask; |
230 | new_val |= (~enabled_irq_mask & interrupt_mask); | |
231 | ||
605cd25b PZ |
232 | if (new_val != dev_priv->pm_irq_mask) { |
233 | dev_priv->pm_irq_mask = new_val; | |
234 | I915_WRITE(GEN6_PMIMR, dev_priv->pm_irq_mask); | |
f52ecbcf PZ |
235 | POSTING_READ(GEN6_PMIMR); |
236 | } | |
edbfdb45 PZ |
237 | } |
238 | ||
239 | void snb_enable_pm_irq(struct drm_i915_private *dev_priv, uint32_t mask) | |
240 | { | |
241 | snb_update_pm_irq(dev_priv, mask, mask); | |
242 | } | |
243 | ||
244 | void snb_disable_pm_irq(struct drm_i915_private *dev_priv, uint32_t mask) | |
245 | { | |
246 | snb_update_pm_irq(dev_priv, mask, 0); | |
247 | } | |
248 | ||
8664281b PZ |
249 | static bool ivb_can_enable_err_int(struct drm_device *dev) |
250 | { | |
251 | struct drm_i915_private *dev_priv = dev->dev_private; | |
252 | struct intel_crtc *crtc; | |
253 | enum pipe pipe; | |
254 | ||
4bc9d430 DV |
255 | assert_spin_locked(&dev_priv->irq_lock); |
256 | ||
8664281b PZ |
257 | for_each_pipe(pipe) { |
258 | crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]); | |
259 | ||
260 | if (crtc->cpu_fifo_underrun_disabled) | |
261 | return false; | |
262 | } | |
263 | ||
264 | return true; | |
265 | } | |
266 | ||
267 | static bool cpt_can_enable_serr_int(struct drm_device *dev) | |
268 | { | |
269 | struct drm_i915_private *dev_priv = dev->dev_private; | |
270 | enum pipe pipe; | |
271 | struct intel_crtc *crtc; | |
272 | ||
fee884ed DV |
273 | assert_spin_locked(&dev_priv->irq_lock); |
274 | ||
8664281b PZ |
275 | for_each_pipe(pipe) { |
276 | crtc = to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]); | |
277 | ||
278 | if (crtc->pch_fifo_underrun_disabled) | |
279 | return false; | |
280 | } | |
281 | ||
282 | return true; | |
283 | } | |
284 | ||
2d9d2b0b VS |
285 | static void i9xx_clear_fifo_underrun(struct drm_device *dev, enum pipe pipe) |
286 | { | |
287 | struct drm_i915_private *dev_priv = dev->dev_private; | |
288 | u32 reg = PIPESTAT(pipe); | |
289 | u32 pipestat = I915_READ(reg) & 0x7fff0000; | |
290 | ||
291 | assert_spin_locked(&dev_priv->irq_lock); | |
292 | ||
293 | I915_WRITE(reg, pipestat | PIPE_FIFO_UNDERRUN_STATUS); | |
294 | POSTING_READ(reg); | |
295 | } | |
296 | ||
8664281b PZ |
297 | static void ironlake_set_fifo_underrun_reporting(struct drm_device *dev, |
298 | enum pipe pipe, bool enable) | |
299 | { | |
300 | struct drm_i915_private *dev_priv = dev->dev_private; | |
301 | uint32_t bit = (pipe == PIPE_A) ? DE_PIPEA_FIFO_UNDERRUN : | |
302 | DE_PIPEB_FIFO_UNDERRUN; | |
303 | ||
304 | if (enable) | |
305 | ironlake_enable_display_irq(dev_priv, bit); | |
306 | else | |
307 | ironlake_disable_display_irq(dev_priv, bit); | |
308 | } | |
309 | ||
310 | static void ivybridge_set_fifo_underrun_reporting(struct drm_device *dev, | |
7336df65 | 311 | enum pipe pipe, bool enable) |
8664281b PZ |
312 | { |
313 | struct drm_i915_private *dev_priv = dev->dev_private; | |
8664281b | 314 | if (enable) { |
7336df65 DV |
315 | I915_WRITE(GEN7_ERR_INT, ERR_INT_FIFO_UNDERRUN(pipe)); |
316 | ||
8664281b PZ |
317 | if (!ivb_can_enable_err_int(dev)) |
318 | return; | |
319 | ||
8664281b PZ |
320 | ironlake_enable_display_irq(dev_priv, DE_ERR_INT_IVB); |
321 | } else { | |
7336df65 DV |
322 | bool was_enabled = !(I915_READ(DEIMR) & DE_ERR_INT_IVB); |
323 | ||
324 | /* Change the state _after_ we've read out the current one. */ | |
8664281b | 325 | ironlake_disable_display_irq(dev_priv, DE_ERR_INT_IVB); |
7336df65 DV |
326 | |
327 | if (!was_enabled && | |
328 | (I915_READ(GEN7_ERR_INT) & ERR_INT_FIFO_UNDERRUN(pipe))) { | |
329 | DRM_DEBUG_KMS("uncleared fifo underrun on pipe %c\n", | |
330 | pipe_name(pipe)); | |
331 | } | |
8664281b PZ |
332 | } |
333 | } | |
334 | ||
38d83c96 DV |
335 | static void broadwell_set_fifo_underrun_reporting(struct drm_device *dev, |
336 | enum pipe pipe, bool enable) | |
337 | { | |
338 | struct drm_i915_private *dev_priv = dev->dev_private; | |
339 | ||
340 | assert_spin_locked(&dev_priv->irq_lock); | |
341 | ||
342 | if (enable) | |
343 | dev_priv->de_irq_mask[pipe] &= ~GEN8_PIPE_FIFO_UNDERRUN; | |
344 | else | |
345 | dev_priv->de_irq_mask[pipe] |= GEN8_PIPE_FIFO_UNDERRUN; | |
346 | I915_WRITE(GEN8_DE_PIPE_IMR(pipe), dev_priv->de_irq_mask[pipe]); | |
347 | POSTING_READ(GEN8_DE_PIPE_IMR(pipe)); | |
348 | } | |
349 | ||
fee884ed DV |
350 | /** |
351 | * ibx_display_interrupt_update - update SDEIMR | |
352 | * @dev_priv: driver private | |
353 | * @interrupt_mask: mask of interrupt bits to update | |
354 | * @enabled_irq_mask: mask of interrupt bits to enable | |
355 | */ | |
356 | static void ibx_display_interrupt_update(struct drm_i915_private *dev_priv, | |
357 | uint32_t interrupt_mask, | |
358 | uint32_t enabled_irq_mask) | |
359 | { | |
360 | uint32_t sdeimr = I915_READ(SDEIMR); | |
361 | sdeimr &= ~interrupt_mask; | |
362 | sdeimr |= (~enabled_irq_mask & interrupt_mask); | |
363 | ||
364 | assert_spin_locked(&dev_priv->irq_lock); | |
365 | ||
5d584b2e | 366 | if (dev_priv->pm.irqs_disabled && |
c67a470b PZ |
367 | (interrupt_mask & SDE_HOTPLUG_MASK_CPT)) { |
368 | WARN(1, "IRQs disabled\n"); | |
5d584b2e PZ |
369 | dev_priv->pm.regsave.sdeimr &= ~interrupt_mask; |
370 | dev_priv->pm.regsave.sdeimr |= (~enabled_irq_mask & | |
c67a470b PZ |
371 | interrupt_mask); |
372 | return; | |
373 | } | |
374 | ||
fee884ed DV |
375 | I915_WRITE(SDEIMR, sdeimr); |
376 | POSTING_READ(SDEIMR); | |
377 | } | |
378 | #define ibx_enable_display_interrupt(dev_priv, bits) \ | |
379 | ibx_display_interrupt_update((dev_priv), (bits), (bits)) | |
380 | #define ibx_disable_display_interrupt(dev_priv, bits) \ | |
381 | ibx_display_interrupt_update((dev_priv), (bits), 0) | |
382 | ||
de28075d DV |
383 | static void ibx_set_fifo_underrun_reporting(struct drm_device *dev, |
384 | enum transcoder pch_transcoder, | |
8664281b PZ |
385 | bool enable) |
386 | { | |
8664281b | 387 | struct drm_i915_private *dev_priv = dev->dev_private; |
de28075d DV |
388 | uint32_t bit = (pch_transcoder == TRANSCODER_A) ? |
389 | SDE_TRANSA_FIFO_UNDER : SDE_TRANSB_FIFO_UNDER; | |
8664281b PZ |
390 | |
391 | if (enable) | |
fee884ed | 392 | ibx_enable_display_interrupt(dev_priv, bit); |
8664281b | 393 | else |
fee884ed | 394 | ibx_disable_display_interrupt(dev_priv, bit); |
8664281b PZ |
395 | } |
396 | ||
397 | static void cpt_set_fifo_underrun_reporting(struct drm_device *dev, | |
398 | enum transcoder pch_transcoder, | |
399 | bool enable) | |
400 | { | |
401 | struct drm_i915_private *dev_priv = dev->dev_private; | |
402 | ||
403 | if (enable) { | |
1dd246fb DV |
404 | I915_WRITE(SERR_INT, |
405 | SERR_INT_TRANS_FIFO_UNDERRUN(pch_transcoder)); | |
406 | ||
8664281b PZ |
407 | if (!cpt_can_enable_serr_int(dev)) |
408 | return; | |
409 | ||
fee884ed | 410 | ibx_enable_display_interrupt(dev_priv, SDE_ERROR_CPT); |
8664281b | 411 | } else { |
1dd246fb DV |
412 | uint32_t tmp = I915_READ(SERR_INT); |
413 | bool was_enabled = !(I915_READ(SDEIMR) & SDE_ERROR_CPT); | |
414 | ||
415 | /* Change the state _after_ we've read out the current one. */ | |
fee884ed | 416 | ibx_disable_display_interrupt(dev_priv, SDE_ERROR_CPT); |
1dd246fb DV |
417 | |
418 | if (!was_enabled && | |
419 | (tmp & SERR_INT_TRANS_FIFO_UNDERRUN(pch_transcoder))) { | |
420 | DRM_DEBUG_KMS("uncleared pch fifo underrun on pch transcoder %c\n", | |
421 | transcoder_name(pch_transcoder)); | |
422 | } | |
8664281b | 423 | } |
8664281b PZ |
424 | } |
425 | ||
426 | /** | |
427 | * intel_set_cpu_fifo_underrun_reporting - enable/disable FIFO underrun messages | |
428 | * @dev: drm device | |
429 | * @pipe: pipe | |
430 | * @enable: true if we want to report FIFO underrun errors, false otherwise | |
431 | * | |
432 | * This function makes us disable or enable CPU fifo underruns for a specific | |
433 | * pipe. Notice that on some Gens (e.g. IVB, HSW), disabling FIFO underrun | |
434 | * reporting for one pipe may also disable all the other CPU error interruts for | |
435 | * the other pipes, due to the fact that there's just one interrupt mask/enable | |
436 | * bit for all the pipes. | |
437 | * | |
438 | * Returns the previous state of underrun reporting. | |
439 | */ | |
f88d42f1 ID |
440 | bool __intel_set_cpu_fifo_underrun_reporting(struct drm_device *dev, |
441 | enum pipe pipe, bool enable) | |
8664281b PZ |
442 | { |
443 | struct drm_i915_private *dev_priv = dev->dev_private; | |
444 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe]; | |
445 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
8664281b PZ |
446 | bool ret; |
447 | ||
77961eb9 ID |
448 | assert_spin_locked(&dev_priv->irq_lock); |
449 | ||
8664281b PZ |
450 | ret = !intel_crtc->cpu_fifo_underrun_disabled; |
451 | ||
452 | if (enable == ret) | |
453 | goto done; | |
454 | ||
455 | intel_crtc->cpu_fifo_underrun_disabled = !enable; | |
456 | ||
2d9d2b0b VS |
457 | if (enable && (INTEL_INFO(dev)->gen < 5 || IS_VALLEYVIEW(dev))) |
458 | i9xx_clear_fifo_underrun(dev, pipe); | |
459 | else if (IS_GEN5(dev) || IS_GEN6(dev)) | |
8664281b PZ |
460 | ironlake_set_fifo_underrun_reporting(dev, pipe, enable); |
461 | else if (IS_GEN7(dev)) | |
7336df65 | 462 | ivybridge_set_fifo_underrun_reporting(dev, pipe, enable); |
38d83c96 DV |
463 | else if (IS_GEN8(dev)) |
464 | broadwell_set_fifo_underrun_reporting(dev, pipe, enable); | |
8664281b PZ |
465 | |
466 | done: | |
f88d42f1 ID |
467 | return ret; |
468 | } | |
469 | ||
470 | bool intel_set_cpu_fifo_underrun_reporting(struct drm_device *dev, | |
471 | enum pipe pipe, bool enable) | |
472 | { | |
473 | struct drm_i915_private *dev_priv = dev->dev_private; | |
474 | unsigned long flags; | |
475 | bool ret; | |
476 | ||
477 | spin_lock_irqsave(&dev_priv->irq_lock, flags); | |
478 | ret = __intel_set_cpu_fifo_underrun_reporting(dev, pipe, enable); | |
8664281b | 479 | spin_unlock_irqrestore(&dev_priv->irq_lock, flags); |
f88d42f1 | 480 | |
8664281b PZ |
481 | return ret; |
482 | } | |
483 | ||
91d181dd ID |
484 | static bool __cpu_fifo_underrun_reporting_enabled(struct drm_device *dev, |
485 | enum pipe pipe) | |
486 | { | |
487 | struct drm_i915_private *dev_priv = dev->dev_private; | |
488 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe]; | |
489 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
490 | ||
491 | return !intel_crtc->cpu_fifo_underrun_disabled; | |
492 | } | |
493 | ||
8664281b PZ |
494 | /** |
495 | * intel_set_pch_fifo_underrun_reporting - enable/disable FIFO underrun messages | |
496 | * @dev: drm device | |
497 | * @pch_transcoder: the PCH transcoder (same as pipe on IVB and older) | |
498 | * @enable: true if we want to report FIFO underrun errors, false otherwise | |
499 | * | |
500 | * This function makes us disable or enable PCH fifo underruns for a specific | |
501 | * PCH transcoder. Notice that on some PCHs (e.g. CPT/PPT), disabling FIFO | |
502 | * underrun reporting for one transcoder may also disable all the other PCH | |
503 | * error interruts for the other transcoders, due to the fact that there's just | |
504 | * one interrupt mask/enable bit for all the transcoders. | |
505 | * | |
506 | * Returns the previous state of underrun reporting. | |
507 | */ | |
508 | bool intel_set_pch_fifo_underrun_reporting(struct drm_device *dev, | |
509 | enum transcoder pch_transcoder, | |
510 | bool enable) | |
511 | { | |
512 | struct drm_i915_private *dev_priv = dev->dev_private; | |
de28075d DV |
513 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pch_transcoder]; |
514 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
8664281b PZ |
515 | unsigned long flags; |
516 | bool ret; | |
517 | ||
de28075d DV |
518 | /* |
519 | * NOTE: Pre-LPT has a fixed cpu pipe -> pch transcoder mapping, but LPT | |
520 | * has only one pch transcoder A that all pipes can use. To avoid racy | |
521 | * pch transcoder -> pipe lookups from interrupt code simply store the | |
522 | * underrun statistics in crtc A. Since we never expose this anywhere | |
523 | * nor use it outside of the fifo underrun code here using the "wrong" | |
524 | * crtc on LPT won't cause issues. | |
525 | */ | |
8664281b PZ |
526 | |
527 | spin_lock_irqsave(&dev_priv->irq_lock, flags); | |
528 | ||
529 | ret = !intel_crtc->pch_fifo_underrun_disabled; | |
530 | ||
531 | if (enable == ret) | |
532 | goto done; | |
533 | ||
534 | intel_crtc->pch_fifo_underrun_disabled = !enable; | |
535 | ||
536 | if (HAS_PCH_IBX(dev)) | |
de28075d | 537 | ibx_set_fifo_underrun_reporting(dev, pch_transcoder, enable); |
8664281b PZ |
538 | else |
539 | cpt_set_fifo_underrun_reporting(dev, pch_transcoder, enable); | |
540 | ||
541 | done: | |
542 | spin_unlock_irqrestore(&dev_priv->irq_lock, flags); | |
543 | return ret; | |
544 | } | |
545 | ||
546 | ||
b5ea642a | 547 | static void |
755e9019 ID |
548 | __i915_enable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe, |
549 | u32 enable_mask, u32 status_mask) | |
7c463586 | 550 | { |
46c06a30 | 551 | u32 reg = PIPESTAT(pipe); |
755e9019 | 552 | u32 pipestat = I915_READ(reg) & PIPESTAT_INT_ENABLE_MASK; |
7c463586 | 553 | |
b79480ba DV |
554 | assert_spin_locked(&dev_priv->irq_lock); |
555 | ||
755e9019 ID |
556 | if (WARN_ON_ONCE(enable_mask & ~PIPESTAT_INT_ENABLE_MASK || |
557 | status_mask & ~PIPESTAT_INT_STATUS_MASK)) | |
558 | return; | |
559 | ||
560 | if ((pipestat & enable_mask) == enable_mask) | |
46c06a30 VS |
561 | return; |
562 | ||
91d181dd ID |
563 | dev_priv->pipestat_irq_mask[pipe] |= status_mask; |
564 | ||
46c06a30 | 565 | /* Enable the interrupt, clear any pending status */ |
755e9019 | 566 | pipestat |= enable_mask | status_mask; |
46c06a30 VS |
567 | I915_WRITE(reg, pipestat); |
568 | POSTING_READ(reg); | |
7c463586 KP |
569 | } |
570 | ||
b5ea642a | 571 | static void |
755e9019 ID |
572 | __i915_disable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe, |
573 | u32 enable_mask, u32 status_mask) | |
7c463586 | 574 | { |
46c06a30 | 575 | u32 reg = PIPESTAT(pipe); |
755e9019 | 576 | u32 pipestat = I915_READ(reg) & PIPESTAT_INT_ENABLE_MASK; |
7c463586 | 577 | |
b79480ba DV |
578 | assert_spin_locked(&dev_priv->irq_lock); |
579 | ||
755e9019 ID |
580 | if (WARN_ON_ONCE(enable_mask & ~PIPESTAT_INT_ENABLE_MASK || |
581 | status_mask & ~PIPESTAT_INT_STATUS_MASK)) | |
46c06a30 VS |
582 | return; |
583 | ||
755e9019 ID |
584 | if ((pipestat & enable_mask) == 0) |
585 | return; | |
586 | ||
91d181dd ID |
587 | dev_priv->pipestat_irq_mask[pipe] &= ~status_mask; |
588 | ||
755e9019 | 589 | pipestat &= ~enable_mask; |
46c06a30 VS |
590 | I915_WRITE(reg, pipestat); |
591 | POSTING_READ(reg); | |
7c463586 KP |
592 | } |
593 | ||
10c59c51 ID |
594 | static u32 vlv_get_pipestat_enable_mask(struct drm_device *dev, u32 status_mask) |
595 | { | |
596 | u32 enable_mask = status_mask << 16; | |
597 | ||
598 | /* | |
599 | * On pipe A we don't support the PSR interrupt yet, on pipe B the | |
600 | * same bit MBZ. | |
601 | */ | |
602 | if (WARN_ON_ONCE(status_mask & PIPE_A_PSR_STATUS_VLV)) | |
603 | return 0; | |
604 | ||
605 | enable_mask &= ~(PIPE_FIFO_UNDERRUN_STATUS | | |
606 | SPRITE0_FLIP_DONE_INT_EN_VLV | | |
607 | SPRITE1_FLIP_DONE_INT_EN_VLV); | |
608 | if (status_mask & SPRITE0_FLIP_DONE_INT_STATUS_VLV) | |
609 | enable_mask |= SPRITE0_FLIP_DONE_INT_EN_VLV; | |
610 | if (status_mask & SPRITE1_FLIP_DONE_INT_STATUS_VLV) | |
611 | enable_mask |= SPRITE1_FLIP_DONE_INT_EN_VLV; | |
612 | ||
613 | return enable_mask; | |
614 | } | |
615 | ||
755e9019 ID |
616 | void |
617 | i915_enable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe, | |
618 | u32 status_mask) | |
619 | { | |
620 | u32 enable_mask; | |
621 | ||
10c59c51 ID |
622 | if (IS_VALLEYVIEW(dev_priv->dev)) |
623 | enable_mask = vlv_get_pipestat_enable_mask(dev_priv->dev, | |
624 | status_mask); | |
625 | else | |
626 | enable_mask = status_mask << 16; | |
755e9019 ID |
627 | __i915_enable_pipestat(dev_priv, pipe, enable_mask, status_mask); |
628 | } | |
629 | ||
630 | void | |
631 | i915_disable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe, | |
632 | u32 status_mask) | |
633 | { | |
634 | u32 enable_mask; | |
635 | ||
10c59c51 ID |
636 | if (IS_VALLEYVIEW(dev_priv->dev)) |
637 | enable_mask = vlv_get_pipestat_enable_mask(dev_priv->dev, | |
638 | status_mask); | |
639 | else | |
640 | enable_mask = status_mask << 16; | |
755e9019 ID |
641 | __i915_disable_pipestat(dev_priv, pipe, enable_mask, status_mask); |
642 | } | |
643 | ||
01c66889 | 644 | /** |
f49e38dd | 645 | * i915_enable_asle_pipestat - enable ASLE pipestat for OpRegion |
01c66889 | 646 | */ |
f49e38dd | 647 | static void i915_enable_asle_pipestat(struct drm_device *dev) |
01c66889 | 648 | { |
2d1013dd | 649 | struct drm_i915_private *dev_priv = dev->dev_private; |
1ec14ad3 CW |
650 | unsigned long irqflags; |
651 | ||
f49e38dd JN |
652 | if (!dev_priv->opregion.asle || !IS_MOBILE(dev)) |
653 | return; | |
654 | ||
1ec14ad3 | 655 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); |
01c66889 | 656 | |
755e9019 | 657 | i915_enable_pipestat(dev_priv, PIPE_B, PIPE_LEGACY_BLC_EVENT_STATUS); |
f898780b | 658 | if (INTEL_INFO(dev)->gen >= 4) |
3b6c42e8 | 659 | i915_enable_pipestat(dev_priv, PIPE_A, |
755e9019 | 660 | PIPE_LEGACY_BLC_EVENT_STATUS); |
1ec14ad3 CW |
661 | |
662 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); | |
01c66889 ZY |
663 | } |
664 | ||
0a3e67a4 JB |
665 | /** |
666 | * i915_pipe_enabled - check if a pipe is enabled | |
667 | * @dev: DRM device | |
668 | * @pipe: pipe to check | |
669 | * | |
670 | * Reading certain registers when the pipe is disabled can hang the chip. | |
671 | * Use this routine to make sure the PLL is running and the pipe is active | |
672 | * before reading such registers if unsure. | |
673 | */ | |
674 | static int | |
675 | i915_pipe_enabled(struct drm_device *dev, int pipe) | |
676 | { | |
2d1013dd | 677 | struct drm_i915_private *dev_priv = dev->dev_private; |
702e7a56 | 678 | |
a01025af DV |
679 | if (drm_core_check_feature(dev, DRIVER_MODESET)) { |
680 | /* Locking is horribly broken here, but whatever. */ | |
681 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe]; | |
682 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
71f8ba6b | 683 | |
a01025af DV |
684 | return intel_crtc->active; |
685 | } else { | |
686 | return I915_READ(PIPECONF(pipe)) & PIPECONF_ENABLE; | |
687 | } | |
0a3e67a4 JB |
688 | } |
689 | ||
4cdb83ec VS |
690 | static u32 i8xx_get_vblank_counter(struct drm_device *dev, int pipe) |
691 | { | |
692 | /* Gen2 doesn't have a hardware frame counter */ | |
693 | return 0; | |
694 | } | |
695 | ||
42f52ef8 KP |
696 | /* Called from drm generic code, passed a 'crtc', which |
697 | * we use as a pipe index | |
698 | */ | |
f71d4af4 | 699 | static u32 i915_get_vblank_counter(struct drm_device *dev, int pipe) |
0a3e67a4 | 700 | { |
2d1013dd | 701 | struct drm_i915_private *dev_priv = dev->dev_private; |
0a3e67a4 JB |
702 | unsigned long high_frame; |
703 | unsigned long low_frame; | |
391f75e2 | 704 | u32 high1, high2, low, pixel, vbl_start; |
0a3e67a4 JB |
705 | |
706 | if (!i915_pipe_enabled(dev, pipe)) { | |
44d98a61 | 707 | DRM_DEBUG_DRIVER("trying to get vblank count for disabled " |
9db4a9c7 | 708 | "pipe %c\n", pipe_name(pipe)); |
0a3e67a4 JB |
709 | return 0; |
710 | } | |
711 | ||
391f75e2 VS |
712 | if (drm_core_check_feature(dev, DRIVER_MODESET)) { |
713 | struct intel_crtc *intel_crtc = | |
714 | to_intel_crtc(dev_priv->pipe_to_crtc_mapping[pipe]); | |
715 | const struct drm_display_mode *mode = | |
716 | &intel_crtc->config.adjusted_mode; | |
717 | ||
718 | vbl_start = mode->crtc_vblank_start * mode->crtc_htotal; | |
719 | } else { | |
a2d213dd | 720 | enum transcoder cpu_transcoder = (enum transcoder) pipe; |
391f75e2 VS |
721 | u32 htotal; |
722 | ||
723 | htotal = ((I915_READ(HTOTAL(cpu_transcoder)) >> 16) & 0x1fff) + 1; | |
724 | vbl_start = (I915_READ(VBLANK(cpu_transcoder)) & 0x1fff) + 1; | |
725 | ||
726 | vbl_start *= htotal; | |
727 | } | |
728 | ||
9db4a9c7 JB |
729 | high_frame = PIPEFRAME(pipe); |
730 | low_frame = PIPEFRAMEPIXEL(pipe); | |
5eddb70b | 731 | |
0a3e67a4 JB |
732 | /* |
733 | * High & low register fields aren't synchronized, so make sure | |
734 | * we get a low value that's stable across two reads of the high | |
735 | * register. | |
736 | */ | |
737 | do { | |
5eddb70b | 738 | high1 = I915_READ(high_frame) & PIPE_FRAME_HIGH_MASK; |
391f75e2 | 739 | low = I915_READ(low_frame); |
5eddb70b | 740 | high2 = I915_READ(high_frame) & PIPE_FRAME_HIGH_MASK; |
0a3e67a4 JB |
741 | } while (high1 != high2); |
742 | ||
5eddb70b | 743 | high1 >>= PIPE_FRAME_HIGH_SHIFT; |
391f75e2 | 744 | pixel = low & PIPE_PIXEL_MASK; |
5eddb70b | 745 | low >>= PIPE_FRAME_LOW_SHIFT; |
391f75e2 VS |
746 | |
747 | /* | |
748 | * The frame counter increments at beginning of active. | |
749 | * Cook up a vblank counter by also checking the pixel | |
750 | * counter against vblank start. | |
751 | */ | |
edc08d0a | 752 | return (((high1 << 8) | low) + (pixel >= vbl_start)) & 0xffffff; |
0a3e67a4 JB |
753 | } |
754 | ||
f71d4af4 | 755 | static u32 gm45_get_vblank_counter(struct drm_device *dev, int pipe) |
9880b7a5 | 756 | { |
2d1013dd | 757 | struct drm_i915_private *dev_priv = dev->dev_private; |
9db4a9c7 | 758 | int reg = PIPE_FRMCOUNT_GM45(pipe); |
9880b7a5 JB |
759 | |
760 | if (!i915_pipe_enabled(dev, pipe)) { | |
44d98a61 | 761 | DRM_DEBUG_DRIVER("trying to get vblank count for disabled " |
9db4a9c7 | 762 | "pipe %c\n", pipe_name(pipe)); |
9880b7a5 JB |
763 | return 0; |
764 | } | |
765 | ||
766 | return I915_READ(reg); | |
767 | } | |
768 | ||
ad3543ed MK |
769 | /* raw reads, only for fast reads of display block, no need for forcewake etc. */ |
770 | #define __raw_i915_read32(dev_priv__, reg__) readl((dev_priv__)->regs + (reg__)) | |
ad3543ed | 771 | |
095163ba | 772 | static bool ilk_pipe_in_vblank_locked(struct drm_device *dev, enum pipe pipe) |
54ddcbd2 VS |
773 | { |
774 | struct drm_i915_private *dev_priv = dev->dev_private; | |
775 | uint32_t status; | |
24302624 VS |
776 | int reg; |
777 | ||
778 | if (INTEL_INFO(dev)->gen >= 8) { | |
779 | status = GEN8_PIPE_VBLANK; | |
780 | reg = GEN8_DE_PIPE_ISR(pipe); | |
781 | } else if (INTEL_INFO(dev)->gen >= 7) { | |
782 | status = DE_PIPE_VBLANK_IVB(pipe); | |
783 | reg = DEISR; | |
54ddcbd2 | 784 | } else { |
24302624 VS |
785 | status = DE_PIPE_VBLANK(pipe); |
786 | reg = DEISR; | |
54ddcbd2 | 787 | } |
ad3543ed | 788 | |
24302624 | 789 | return __raw_i915_read32(dev_priv, reg) & status; |
54ddcbd2 VS |
790 | } |
791 | ||
f71d4af4 | 792 | static int i915_get_crtc_scanoutpos(struct drm_device *dev, int pipe, |
abca9e45 VS |
793 | unsigned int flags, int *vpos, int *hpos, |
794 | ktime_t *stime, ktime_t *etime) | |
0af7e4df | 795 | { |
c2baf4b7 VS |
796 | struct drm_i915_private *dev_priv = dev->dev_private; |
797 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe]; | |
798 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
799 | const struct drm_display_mode *mode = &intel_crtc->config.adjusted_mode; | |
3aa18df8 | 800 | int position; |
0af7e4df MK |
801 | int vbl_start, vbl_end, htotal, vtotal; |
802 | bool in_vbl = true; | |
803 | int ret = 0; | |
ad3543ed | 804 | unsigned long irqflags; |
0af7e4df | 805 | |
c2baf4b7 | 806 | if (!intel_crtc->active) { |
0af7e4df | 807 | DRM_DEBUG_DRIVER("trying to get scanoutpos for disabled " |
9db4a9c7 | 808 | "pipe %c\n", pipe_name(pipe)); |
0af7e4df MK |
809 | return 0; |
810 | } | |
811 | ||
c2baf4b7 VS |
812 | htotal = mode->crtc_htotal; |
813 | vtotal = mode->crtc_vtotal; | |
814 | vbl_start = mode->crtc_vblank_start; | |
815 | vbl_end = mode->crtc_vblank_end; | |
0af7e4df | 816 | |
d31faf65 VS |
817 | if (mode->flags & DRM_MODE_FLAG_INTERLACE) { |
818 | vbl_start = DIV_ROUND_UP(vbl_start, 2); | |
819 | vbl_end /= 2; | |
820 | vtotal /= 2; | |
821 | } | |
822 | ||
c2baf4b7 VS |
823 | ret |= DRM_SCANOUTPOS_VALID | DRM_SCANOUTPOS_ACCURATE; |
824 | ||
ad3543ed MK |
825 | /* |
826 | * Lock uncore.lock, as we will do multiple timing critical raw | |
827 | * register reads, potentially with preemption disabled, so the | |
828 | * following code must not block on uncore.lock. | |
829 | */ | |
830 | spin_lock_irqsave(&dev_priv->uncore.lock, irqflags); | |
831 | ||
832 | /* preempt_disable_rt() should go right here in PREEMPT_RT patchset. */ | |
833 | ||
834 | /* Get optional system timestamp before query. */ | |
835 | if (stime) | |
836 | *stime = ktime_get(); | |
837 | ||
7c06b08a | 838 | if (IS_GEN2(dev) || IS_G4X(dev) || INTEL_INFO(dev)->gen >= 5) { |
0af7e4df MK |
839 | /* No obvious pixelcount register. Only query vertical |
840 | * scanout position from Display scan line register. | |
841 | */ | |
7c06b08a | 842 | if (IS_GEN2(dev)) |
ad3543ed | 843 | position = __raw_i915_read32(dev_priv, PIPEDSL(pipe)) & DSL_LINEMASK_GEN2; |
7c06b08a | 844 | else |
ad3543ed | 845 | position = __raw_i915_read32(dev_priv, PIPEDSL(pipe)) & DSL_LINEMASK_GEN3; |
54ddcbd2 | 846 | |
fcb81823 VS |
847 | if (HAS_DDI(dev)) { |
848 | /* | |
849 | * On HSW HDMI outputs there seems to be a 2 line | |
850 | * difference, whereas eDP has the normal 1 line | |
851 | * difference that earlier platforms have. External | |
852 | * DP is unknown. For now just check for the 2 line | |
853 | * difference case on all output types on HSW+. | |
854 | * | |
855 | * This might misinterpret the scanline counter being | |
856 | * one line too far along on eDP, but that's less | |
857 | * dangerous than the alternative since that would lead | |
858 | * the vblank timestamp code astray when it sees a | |
859 | * scanline count before vblank_start during a vblank | |
860 | * interrupt. | |
861 | */ | |
862 | in_vbl = ilk_pipe_in_vblank_locked(dev, pipe); | |
863 | if ((in_vbl && (position == vbl_start - 2 || | |
864 | position == vbl_start - 1)) || | |
865 | (!in_vbl && (position == vbl_end - 2 || | |
866 | position == vbl_end - 1))) | |
867 | position = (position + 2) % vtotal; | |
868 | } else if (HAS_PCH_SPLIT(dev)) { | |
095163ba VS |
869 | /* |
870 | * The scanline counter increments at the leading edge | |
871 | * of hsync, ie. it completely misses the active portion | |
872 | * of the line. Fix up the counter at both edges of vblank | |
873 | * to get a more accurate picture whether we're in vblank | |
874 | * or not. | |
875 | */ | |
876 | in_vbl = ilk_pipe_in_vblank_locked(dev, pipe); | |
877 | if ((in_vbl && position == vbl_start - 1) || | |
878 | (!in_vbl && position == vbl_end - 1)) | |
879 | position = (position + 1) % vtotal; | |
880 | } else { | |
881 | /* | |
882 | * ISR vblank status bits don't work the way we'd want | |
883 | * them to work on non-PCH platforms (for | |
884 | * ilk_pipe_in_vblank_locked()), and there doesn't | |
885 | * appear any other way to determine if we're currently | |
886 | * in vblank. | |
887 | * | |
888 | * Instead let's assume that we're already in vblank if | |
889 | * we got called from the vblank interrupt and the | |
890 | * scanline counter value indicates that we're on the | |
891 | * line just prior to vblank start. This should result | |
892 | * in the correct answer, unless the vblank interrupt | |
893 | * delivery really got delayed for almost exactly one | |
894 | * full frame/field. | |
895 | */ | |
896 | if (flags & DRM_CALLED_FROM_VBLIRQ && | |
897 | position == vbl_start - 1) { | |
898 | position = (position + 1) % vtotal; | |
899 | ||
900 | /* Signal this correction as "applied". */ | |
901 | ret |= 0x8; | |
902 | } | |
903 | } | |
0af7e4df MK |
904 | } else { |
905 | /* Have access to pixelcount since start of frame. | |
906 | * We can split this into vertical and horizontal | |
907 | * scanout position. | |
908 | */ | |
ad3543ed | 909 | position = (__raw_i915_read32(dev_priv, PIPEFRAMEPIXEL(pipe)) & PIPE_PIXEL_MASK) >> PIPE_PIXEL_SHIFT; |
0af7e4df | 910 | |
3aa18df8 VS |
911 | /* convert to pixel counts */ |
912 | vbl_start *= htotal; | |
913 | vbl_end *= htotal; | |
914 | vtotal *= htotal; | |
0af7e4df MK |
915 | } |
916 | ||
ad3543ed MK |
917 | /* Get optional system timestamp after query. */ |
918 | if (etime) | |
919 | *etime = ktime_get(); | |
920 | ||
921 | /* preempt_enable_rt() should go right here in PREEMPT_RT patchset. */ | |
922 | ||
923 | spin_unlock_irqrestore(&dev_priv->uncore.lock, irqflags); | |
924 | ||
3aa18df8 VS |
925 | in_vbl = position >= vbl_start && position < vbl_end; |
926 | ||
927 | /* | |
928 | * While in vblank, position will be negative | |
929 | * counting up towards 0 at vbl_end. And outside | |
930 | * vblank, position will be positive counting | |
931 | * up since vbl_end. | |
932 | */ | |
933 | if (position >= vbl_start) | |
934 | position -= vbl_end; | |
935 | else | |
936 | position += vtotal - vbl_end; | |
0af7e4df | 937 | |
7c06b08a | 938 | if (IS_GEN2(dev) || IS_G4X(dev) || INTEL_INFO(dev)->gen >= 5) { |
3aa18df8 VS |
939 | *vpos = position; |
940 | *hpos = 0; | |
941 | } else { | |
942 | *vpos = position / htotal; | |
943 | *hpos = position - (*vpos * htotal); | |
944 | } | |
0af7e4df | 945 | |
0af7e4df MK |
946 | /* In vblank? */ |
947 | if (in_vbl) | |
948 | ret |= DRM_SCANOUTPOS_INVBL; | |
949 | ||
950 | return ret; | |
951 | } | |
952 | ||
f71d4af4 | 953 | static int i915_get_vblank_timestamp(struct drm_device *dev, int pipe, |
0af7e4df MK |
954 | int *max_error, |
955 | struct timeval *vblank_time, | |
956 | unsigned flags) | |
957 | { | |
4041b853 | 958 | struct drm_crtc *crtc; |
0af7e4df | 959 | |
7eb552ae | 960 | if (pipe < 0 || pipe >= INTEL_INFO(dev)->num_pipes) { |
4041b853 | 961 | DRM_ERROR("Invalid crtc %d\n", pipe); |
0af7e4df MK |
962 | return -EINVAL; |
963 | } | |
964 | ||
965 | /* Get drm_crtc to timestamp: */ | |
4041b853 CW |
966 | crtc = intel_get_crtc_for_pipe(dev, pipe); |
967 | if (crtc == NULL) { | |
968 | DRM_ERROR("Invalid crtc %d\n", pipe); | |
969 | return -EINVAL; | |
970 | } | |
971 | ||
972 | if (!crtc->enabled) { | |
973 | DRM_DEBUG_KMS("crtc %d is disabled\n", pipe); | |
974 | return -EBUSY; | |
975 | } | |
0af7e4df MK |
976 | |
977 | /* Helper routine in DRM core does all the work: */ | |
4041b853 CW |
978 | return drm_calc_vbltimestamp_from_scanoutpos(dev, pipe, max_error, |
979 | vblank_time, flags, | |
7da903ef VS |
980 | crtc, |
981 | &to_intel_crtc(crtc)->config.adjusted_mode); | |
0af7e4df MK |
982 | } |
983 | ||
67c347ff JN |
984 | static bool intel_hpd_irq_event(struct drm_device *dev, |
985 | struct drm_connector *connector) | |
321a1b30 EE |
986 | { |
987 | enum drm_connector_status old_status; | |
988 | ||
989 | WARN_ON(!mutex_is_locked(&dev->mode_config.mutex)); | |
990 | old_status = connector->status; | |
991 | ||
992 | connector->status = connector->funcs->detect(connector, false); | |
67c347ff JN |
993 | if (old_status == connector->status) |
994 | return false; | |
995 | ||
996 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s] status updated from %s to %s\n", | |
321a1b30 EE |
997 | connector->base.id, |
998 | drm_get_connector_name(connector), | |
67c347ff JN |
999 | drm_get_connector_status_name(old_status), |
1000 | drm_get_connector_status_name(connector->status)); | |
1001 | ||
1002 | return true; | |
321a1b30 EE |
1003 | } |
1004 | ||
5ca58282 JB |
1005 | /* |
1006 | * Handle hotplug events outside the interrupt handler proper. | |
1007 | */ | |
ac4c16c5 EE |
1008 | #define I915_REENABLE_HOTPLUG_DELAY (2*60*1000) |
1009 | ||
5ca58282 JB |
1010 | static void i915_hotplug_work_func(struct work_struct *work) |
1011 | { | |
2d1013dd JN |
1012 | struct drm_i915_private *dev_priv = |
1013 | container_of(work, struct drm_i915_private, hotplug_work); | |
5ca58282 | 1014 | struct drm_device *dev = dev_priv->dev; |
c31c4ba3 | 1015 | struct drm_mode_config *mode_config = &dev->mode_config; |
cd569aed EE |
1016 | struct intel_connector *intel_connector; |
1017 | struct intel_encoder *intel_encoder; | |
1018 | struct drm_connector *connector; | |
1019 | unsigned long irqflags; | |
1020 | bool hpd_disabled = false; | |
321a1b30 | 1021 | bool changed = false; |
142e2398 | 1022 | u32 hpd_event_bits; |
4ef69c7a | 1023 | |
52d7eced DV |
1024 | /* HPD irq before everything is fully set up. */ |
1025 | if (!dev_priv->enable_hotplug_processing) | |
1026 | return; | |
1027 | ||
a65e34c7 | 1028 | mutex_lock(&mode_config->mutex); |
e67189ab JB |
1029 | DRM_DEBUG_KMS("running encoder hotplug functions\n"); |
1030 | ||
cd569aed | 1031 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); |
142e2398 EE |
1032 | |
1033 | hpd_event_bits = dev_priv->hpd_event_bits; | |
1034 | dev_priv->hpd_event_bits = 0; | |
cd569aed EE |
1035 | list_for_each_entry(connector, &mode_config->connector_list, head) { |
1036 | intel_connector = to_intel_connector(connector); | |
1037 | intel_encoder = intel_connector->encoder; | |
1038 | if (intel_encoder->hpd_pin > HPD_NONE && | |
1039 | dev_priv->hpd_stats[intel_encoder->hpd_pin].hpd_mark == HPD_MARK_DISABLED && | |
1040 | connector->polled == DRM_CONNECTOR_POLL_HPD) { | |
1041 | DRM_INFO("HPD interrupt storm detected on connector %s: " | |
1042 | "switching from hotplug detection to polling\n", | |
1043 | drm_get_connector_name(connector)); | |
1044 | dev_priv->hpd_stats[intel_encoder->hpd_pin].hpd_mark = HPD_DISABLED; | |
1045 | connector->polled = DRM_CONNECTOR_POLL_CONNECT | |
1046 | | DRM_CONNECTOR_POLL_DISCONNECT; | |
1047 | hpd_disabled = true; | |
1048 | } | |
142e2398 EE |
1049 | if (hpd_event_bits & (1 << intel_encoder->hpd_pin)) { |
1050 | DRM_DEBUG_KMS("Connector %s (pin %i) received hotplug event.\n", | |
1051 | drm_get_connector_name(connector), intel_encoder->hpd_pin); | |
1052 | } | |
cd569aed EE |
1053 | } |
1054 | /* if there were no outputs to poll, poll was disabled, | |
1055 | * therefore make sure it's enabled when disabling HPD on | |
1056 | * some connectors */ | |
ac4c16c5 | 1057 | if (hpd_disabled) { |
cd569aed | 1058 | drm_kms_helper_poll_enable(dev); |
ac4c16c5 EE |
1059 | mod_timer(&dev_priv->hotplug_reenable_timer, |
1060 | jiffies + msecs_to_jiffies(I915_REENABLE_HOTPLUG_DELAY)); | |
1061 | } | |
cd569aed EE |
1062 | |
1063 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); | |
1064 | ||
321a1b30 EE |
1065 | list_for_each_entry(connector, &mode_config->connector_list, head) { |
1066 | intel_connector = to_intel_connector(connector); | |
1067 | intel_encoder = intel_connector->encoder; | |
1068 | if (hpd_event_bits & (1 << intel_encoder->hpd_pin)) { | |
1069 | if (intel_encoder->hot_plug) | |
1070 | intel_encoder->hot_plug(intel_encoder); | |
1071 | if (intel_hpd_irq_event(dev, connector)) | |
1072 | changed = true; | |
1073 | } | |
1074 | } | |
40ee3381 KP |
1075 | mutex_unlock(&mode_config->mutex); |
1076 | ||
321a1b30 EE |
1077 | if (changed) |
1078 | drm_kms_helper_hotplug_event(dev); | |
5ca58282 JB |
1079 | } |
1080 | ||
3ca1cced VS |
1081 | static void intel_hpd_irq_uninstall(struct drm_i915_private *dev_priv) |
1082 | { | |
1083 | del_timer_sync(&dev_priv->hotplug_reenable_timer); | |
1084 | } | |
1085 | ||
d0ecd7e2 | 1086 | static void ironlake_rps_change_irq_handler(struct drm_device *dev) |
f97108d1 | 1087 | { |
2d1013dd | 1088 | struct drm_i915_private *dev_priv = dev->dev_private; |
b5b72e89 | 1089 | u32 busy_up, busy_down, max_avg, min_avg; |
9270388e | 1090 | u8 new_delay; |
9270388e | 1091 | |
d0ecd7e2 | 1092 | spin_lock(&mchdev_lock); |
f97108d1 | 1093 | |
73edd18f DV |
1094 | I915_WRITE16(MEMINTRSTS, I915_READ(MEMINTRSTS)); |
1095 | ||
20e4d407 | 1096 | new_delay = dev_priv->ips.cur_delay; |
9270388e | 1097 | |
7648fa99 | 1098 | I915_WRITE16(MEMINTRSTS, MEMINT_EVAL_CHG); |
b5b72e89 MG |
1099 | busy_up = I915_READ(RCPREVBSYTUPAVG); |
1100 | busy_down = I915_READ(RCPREVBSYTDNAVG); | |
f97108d1 JB |
1101 | max_avg = I915_READ(RCBMAXAVG); |
1102 | min_avg = I915_READ(RCBMINAVG); | |
1103 | ||
1104 | /* Handle RCS change request from hw */ | |
b5b72e89 | 1105 | if (busy_up > max_avg) { |
20e4d407 DV |
1106 | if (dev_priv->ips.cur_delay != dev_priv->ips.max_delay) |
1107 | new_delay = dev_priv->ips.cur_delay - 1; | |
1108 | if (new_delay < dev_priv->ips.max_delay) | |
1109 | new_delay = dev_priv->ips.max_delay; | |
b5b72e89 | 1110 | } else if (busy_down < min_avg) { |
20e4d407 DV |
1111 | if (dev_priv->ips.cur_delay != dev_priv->ips.min_delay) |
1112 | new_delay = dev_priv->ips.cur_delay + 1; | |
1113 | if (new_delay > dev_priv->ips.min_delay) | |
1114 | new_delay = dev_priv->ips.min_delay; | |
f97108d1 JB |
1115 | } |
1116 | ||
7648fa99 | 1117 | if (ironlake_set_drps(dev, new_delay)) |
20e4d407 | 1118 | dev_priv->ips.cur_delay = new_delay; |
f97108d1 | 1119 | |
d0ecd7e2 | 1120 | spin_unlock(&mchdev_lock); |
9270388e | 1121 | |
f97108d1 JB |
1122 | return; |
1123 | } | |
1124 | ||
549f7365 CW |
1125 | static void notify_ring(struct drm_device *dev, |
1126 | struct intel_ring_buffer *ring) | |
1127 | { | |
475553de CW |
1128 | if (ring->obj == NULL) |
1129 | return; | |
1130 | ||
814e9b57 | 1131 | trace_i915_gem_request_complete(ring); |
9862e600 | 1132 | |
549f7365 | 1133 | wake_up_all(&ring->irq_queue); |
10cd45b6 | 1134 | i915_queue_hangcheck(dev); |
549f7365 CW |
1135 | } |
1136 | ||
4912d041 | 1137 | static void gen6_pm_rps_work(struct work_struct *work) |
3b8d8d91 | 1138 | { |
2d1013dd JN |
1139 | struct drm_i915_private *dev_priv = |
1140 | container_of(work, struct drm_i915_private, rps.work); | |
edbfdb45 | 1141 | u32 pm_iir; |
dd75fdc8 | 1142 | int new_delay, adj; |
4912d041 | 1143 | |
59cdb63d | 1144 | spin_lock_irq(&dev_priv->irq_lock); |
c6a828d3 DV |
1145 | pm_iir = dev_priv->rps.pm_iir; |
1146 | dev_priv->rps.pm_iir = 0; | |
4848405c | 1147 | /* Make sure not to corrupt PMIMR state used by ringbuffer code */ |
a6706b45 | 1148 | snb_enable_pm_irq(dev_priv, dev_priv->pm_rps_events); |
59cdb63d | 1149 | spin_unlock_irq(&dev_priv->irq_lock); |
3b8d8d91 | 1150 | |
60611c13 | 1151 | /* Make sure we didn't queue anything we're not going to process. */ |
a6706b45 | 1152 | WARN_ON(pm_iir & ~dev_priv->pm_rps_events); |
60611c13 | 1153 | |
a6706b45 | 1154 | if ((pm_iir & dev_priv->pm_rps_events) == 0) |
3b8d8d91 JB |
1155 | return; |
1156 | ||
4fc688ce | 1157 | mutex_lock(&dev_priv->rps.hw_lock); |
7b9e0ae6 | 1158 | |
dd75fdc8 | 1159 | adj = dev_priv->rps.last_adj; |
7425034a | 1160 | if (pm_iir & GEN6_PM_RP_UP_THRESHOLD) { |
dd75fdc8 CW |
1161 | if (adj > 0) |
1162 | adj *= 2; | |
1163 | else | |
1164 | adj = 1; | |
b39fb297 | 1165 | new_delay = dev_priv->rps.cur_freq + adj; |
7425034a VS |
1166 | |
1167 | /* | |
1168 | * For better performance, jump directly | |
1169 | * to RPe if we're below it. | |
1170 | */ | |
b39fb297 BW |
1171 | if (new_delay < dev_priv->rps.efficient_freq) |
1172 | new_delay = dev_priv->rps.efficient_freq; | |
dd75fdc8 | 1173 | } else if (pm_iir & GEN6_PM_RP_DOWN_TIMEOUT) { |
b39fb297 BW |
1174 | if (dev_priv->rps.cur_freq > dev_priv->rps.efficient_freq) |
1175 | new_delay = dev_priv->rps.efficient_freq; | |
dd75fdc8 | 1176 | else |
b39fb297 | 1177 | new_delay = dev_priv->rps.min_freq_softlimit; |
dd75fdc8 CW |
1178 | adj = 0; |
1179 | } else if (pm_iir & GEN6_PM_RP_DOWN_THRESHOLD) { | |
1180 | if (adj < 0) | |
1181 | adj *= 2; | |
1182 | else | |
1183 | adj = -1; | |
b39fb297 | 1184 | new_delay = dev_priv->rps.cur_freq + adj; |
dd75fdc8 | 1185 | } else { /* unknown event */ |
b39fb297 | 1186 | new_delay = dev_priv->rps.cur_freq; |
dd75fdc8 | 1187 | } |
3b8d8d91 | 1188 | |
79249636 BW |
1189 | /* sysfs frequency interfaces may have snuck in while servicing the |
1190 | * interrupt | |
1191 | */ | |
1272e7b8 | 1192 | new_delay = clamp_t(int, new_delay, |
b39fb297 BW |
1193 | dev_priv->rps.min_freq_softlimit, |
1194 | dev_priv->rps.max_freq_softlimit); | |
27544369 | 1195 | |
b39fb297 | 1196 | dev_priv->rps.last_adj = new_delay - dev_priv->rps.cur_freq; |
dd75fdc8 CW |
1197 | |
1198 | if (IS_VALLEYVIEW(dev_priv->dev)) | |
1199 | valleyview_set_rps(dev_priv->dev, new_delay); | |
1200 | else | |
1201 | gen6_set_rps(dev_priv->dev, new_delay); | |
3b8d8d91 | 1202 | |
4fc688ce | 1203 | mutex_unlock(&dev_priv->rps.hw_lock); |
3b8d8d91 JB |
1204 | } |
1205 | ||
e3689190 BW |
1206 | |
1207 | /** | |
1208 | * ivybridge_parity_work - Workqueue called when a parity error interrupt | |
1209 | * occurred. | |
1210 | * @work: workqueue struct | |
1211 | * | |
1212 | * Doesn't actually do anything except notify userspace. As a consequence of | |
1213 | * this event, userspace should try to remap the bad rows since statistically | |
1214 | * it is likely the same row is more likely to go bad again. | |
1215 | */ | |
1216 | static void ivybridge_parity_work(struct work_struct *work) | |
1217 | { | |
2d1013dd JN |
1218 | struct drm_i915_private *dev_priv = |
1219 | container_of(work, struct drm_i915_private, l3_parity.error_work); | |
e3689190 | 1220 | u32 error_status, row, bank, subbank; |
35a85ac6 | 1221 | char *parity_event[6]; |
e3689190 BW |
1222 | uint32_t misccpctl; |
1223 | unsigned long flags; | |
35a85ac6 | 1224 | uint8_t slice = 0; |
e3689190 BW |
1225 | |
1226 | /* We must turn off DOP level clock gating to access the L3 registers. | |
1227 | * In order to prevent a get/put style interface, acquire struct mutex | |
1228 | * any time we access those registers. | |
1229 | */ | |
1230 | mutex_lock(&dev_priv->dev->struct_mutex); | |
1231 | ||
35a85ac6 BW |
1232 | /* If we've screwed up tracking, just let the interrupt fire again */ |
1233 | if (WARN_ON(!dev_priv->l3_parity.which_slice)) | |
1234 | goto out; | |
1235 | ||
e3689190 BW |
1236 | misccpctl = I915_READ(GEN7_MISCCPCTL); |
1237 | I915_WRITE(GEN7_MISCCPCTL, misccpctl & ~GEN7_DOP_CLOCK_GATE_ENABLE); | |
1238 | POSTING_READ(GEN7_MISCCPCTL); | |
1239 | ||
35a85ac6 BW |
1240 | while ((slice = ffs(dev_priv->l3_parity.which_slice)) != 0) { |
1241 | u32 reg; | |
e3689190 | 1242 | |
35a85ac6 BW |
1243 | slice--; |
1244 | if (WARN_ON_ONCE(slice >= NUM_L3_SLICES(dev_priv->dev))) | |
1245 | break; | |
e3689190 | 1246 | |
35a85ac6 | 1247 | dev_priv->l3_parity.which_slice &= ~(1<<slice); |
e3689190 | 1248 | |
35a85ac6 | 1249 | reg = GEN7_L3CDERRST1 + (slice * 0x200); |
e3689190 | 1250 | |
35a85ac6 BW |
1251 | error_status = I915_READ(reg); |
1252 | row = GEN7_PARITY_ERROR_ROW(error_status); | |
1253 | bank = GEN7_PARITY_ERROR_BANK(error_status); | |
1254 | subbank = GEN7_PARITY_ERROR_SUBBANK(error_status); | |
1255 | ||
1256 | I915_WRITE(reg, GEN7_PARITY_ERROR_VALID | GEN7_L3CDERRST1_ENABLE); | |
1257 | POSTING_READ(reg); | |
1258 | ||
1259 | parity_event[0] = I915_L3_PARITY_UEVENT "=1"; | |
1260 | parity_event[1] = kasprintf(GFP_KERNEL, "ROW=%d", row); | |
1261 | parity_event[2] = kasprintf(GFP_KERNEL, "BANK=%d", bank); | |
1262 | parity_event[3] = kasprintf(GFP_KERNEL, "SUBBANK=%d", subbank); | |
1263 | parity_event[4] = kasprintf(GFP_KERNEL, "SLICE=%d", slice); | |
1264 | parity_event[5] = NULL; | |
1265 | ||
5bdebb18 | 1266 | kobject_uevent_env(&dev_priv->dev->primary->kdev->kobj, |
35a85ac6 | 1267 | KOBJ_CHANGE, parity_event); |
e3689190 | 1268 | |
35a85ac6 BW |
1269 | DRM_DEBUG("Parity error: Slice = %d, Row = %d, Bank = %d, Sub bank = %d.\n", |
1270 | slice, row, bank, subbank); | |
e3689190 | 1271 | |
35a85ac6 BW |
1272 | kfree(parity_event[4]); |
1273 | kfree(parity_event[3]); | |
1274 | kfree(parity_event[2]); | |
1275 | kfree(parity_event[1]); | |
1276 | } | |
e3689190 | 1277 | |
35a85ac6 | 1278 | I915_WRITE(GEN7_MISCCPCTL, misccpctl); |
e3689190 | 1279 | |
35a85ac6 BW |
1280 | out: |
1281 | WARN_ON(dev_priv->l3_parity.which_slice); | |
1282 | spin_lock_irqsave(&dev_priv->irq_lock, flags); | |
1283 | ilk_enable_gt_irq(dev_priv, GT_PARITY_ERROR(dev_priv->dev)); | |
1284 | spin_unlock_irqrestore(&dev_priv->irq_lock, flags); | |
1285 | ||
1286 | mutex_unlock(&dev_priv->dev->struct_mutex); | |
e3689190 BW |
1287 | } |
1288 | ||
35a85ac6 | 1289 | static void ivybridge_parity_error_irq_handler(struct drm_device *dev, u32 iir) |
e3689190 | 1290 | { |
2d1013dd | 1291 | struct drm_i915_private *dev_priv = dev->dev_private; |
e3689190 | 1292 | |
040d2baa | 1293 | if (!HAS_L3_DPF(dev)) |
e3689190 BW |
1294 | return; |
1295 | ||
d0ecd7e2 | 1296 | spin_lock(&dev_priv->irq_lock); |
35a85ac6 | 1297 | ilk_disable_gt_irq(dev_priv, GT_PARITY_ERROR(dev)); |
d0ecd7e2 | 1298 | spin_unlock(&dev_priv->irq_lock); |
e3689190 | 1299 | |
35a85ac6 BW |
1300 | iir &= GT_PARITY_ERROR(dev); |
1301 | if (iir & GT_RENDER_L3_PARITY_ERROR_INTERRUPT_S1) | |
1302 | dev_priv->l3_parity.which_slice |= 1 << 1; | |
1303 | ||
1304 | if (iir & GT_RENDER_L3_PARITY_ERROR_INTERRUPT) | |
1305 | dev_priv->l3_parity.which_slice |= 1 << 0; | |
1306 | ||
a4da4fa4 | 1307 | queue_work(dev_priv->wq, &dev_priv->l3_parity.error_work); |
e3689190 BW |
1308 | } |
1309 | ||
f1af8fc1 PZ |
1310 | static void ilk_gt_irq_handler(struct drm_device *dev, |
1311 | struct drm_i915_private *dev_priv, | |
1312 | u32 gt_iir) | |
1313 | { | |
1314 | if (gt_iir & | |
1315 | (GT_RENDER_USER_INTERRUPT | GT_RENDER_PIPECTL_NOTIFY_INTERRUPT)) | |
1316 | notify_ring(dev, &dev_priv->ring[RCS]); | |
1317 | if (gt_iir & ILK_BSD_USER_INTERRUPT) | |
1318 | notify_ring(dev, &dev_priv->ring[VCS]); | |
1319 | } | |
1320 | ||
e7b4c6b1 DV |
1321 | static void snb_gt_irq_handler(struct drm_device *dev, |
1322 | struct drm_i915_private *dev_priv, | |
1323 | u32 gt_iir) | |
1324 | { | |
1325 | ||
cc609d5d BW |
1326 | if (gt_iir & |
1327 | (GT_RENDER_USER_INTERRUPT | GT_RENDER_PIPECTL_NOTIFY_INTERRUPT)) | |
e7b4c6b1 | 1328 | notify_ring(dev, &dev_priv->ring[RCS]); |
cc609d5d | 1329 | if (gt_iir & GT_BSD_USER_INTERRUPT) |
e7b4c6b1 | 1330 | notify_ring(dev, &dev_priv->ring[VCS]); |
cc609d5d | 1331 | if (gt_iir & GT_BLT_USER_INTERRUPT) |
e7b4c6b1 DV |
1332 | notify_ring(dev, &dev_priv->ring[BCS]); |
1333 | ||
cc609d5d BW |
1334 | if (gt_iir & (GT_BLT_CS_ERROR_INTERRUPT | |
1335 | GT_BSD_CS_ERROR_INTERRUPT | | |
1336 | GT_RENDER_CS_MASTER_ERROR_INTERRUPT)) { | |
58174462 MK |
1337 | i915_handle_error(dev, false, "GT error interrupt 0x%08x", |
1338 | gt_iir); | |
e7b4c6b1 | 1339 | } |
e3689190 | 1340 | |
35a85ac6 BW |
1341 | if (gt_iir & GT_PARITY_ERROR(dev)) |
1342 | ivybridge_parity_error_irq_handler(dev, gt_iir); | |
e7b4c6b1 DV |
1343 | } |
1344 | ||
abd58f01 BW |
1345 | static irqreturn_t gen8_gt_irq_handler(struct drm_device *dev, |
1346 | struct drm_i915_private *dev_priv, | |
1347 | u32 master_ctl) | |
1348 | { | |
1349 | u32 rcs, bcs, vcs; | |
1350 | uint32_t tmp = 0; | |
1351 | irqreturn_t ret = IRQ_NONE; | |
1352 | ||
1353 | if (master_ctl & (GEN8_GT_RCS_IRQ | GEN8_GT_BCS_IRQ)) { | |
1354 | tmp = I915_READ(GEN8_GT_IIR(0)); | |
1355 | if (tmp) { | |
1356 | ret = IRQ_HANDLED; | |
1357 | rcs = tmp >> GEN8_RCS_IRQ_SHIFT; | |
1358 | bcs = tmp >> GEN8_BCS_IRQ_SHIFT; | |
1359 | if (rcs & GT_RENDER_USER_INTERRUPT) | |
1360 | notify_ring(dev, &dev_priv->ring[RCS]); | |
1361 | if (bcs & GT_RENDER_USER_INTERRUPT) | |
1362 | notify_ring(dev, &dev_priv->ring[BCS]); | |
1363 | I915_WRITE(GEN8_GT_IIR(0), tmp); | |
1364 | } else | |
1365 | DRM_ERROR("The master control interrupt lied (GT0)!\n"); | |
1366 | } | |
1367 | ||
1368 | if (master_ctl & GEN8_GT_VCS1_IRQ) { | |
1369 | tmp = I915_READ(GEN8_GT_IIR(1)); | |
1370 | if (tmp) { | |
1371 | ret = IRQ_HANDLED; | |
1372 | vcs = tmp >> GEN8_VCS1_IRQ_SHIFT; | |
1373 | if (vcs & GT_RENDER_USER_INTERRUPT) | |
1374 | notify_ring(dev, &dev_priv->ring[VCS]); | |
1375 | I915_WRITE(GEN8_GT_IIR(1), tmp); | |
1376 | } else | |
1377 | DRM_ERROR("The master control interrupt lied (GT1)!\n"); | |
1378 | } | |
1379 | ||
1380 | if (master_ctl & GEN8_GT_VECS_IRQ) { | |
1381 | tmp = I915_READ(GEN8_GT_IIR(3)); | |
1382 | if (tmp) { | |
1383 | ret = IRQ_HANDLED; | |
1384 | vcs = tmp >> GEN8_VECS_IRQ_SHIFT; | |
1385 | if (vcs & GT_RENDER_USER_INTERRUPT) | |
1386 | notify_ring(dev, &dev_priv->ring[VECS]); | |
1387 | I915_WRITE(GEN8_GT_IIR(3), tmp); | |
1388 | } else | |
1389 | DRM_ERROR("The master control interrupt lied (GT3)!\n"); | |
1390 | } | |
1391 | ||
1392 | return ret; | |
1393 | } | |
1394 | ||
b543fb04 EE |
1395 | #define HPD_STORM_DETECT_PERIOD 1000 |
1396 | #define HPD_STORM_THRESHOLD 5 | |
1397 | ||
10a504de | 1398 | static inline void intel_hpd_irq_handler(struct drm_device *dev, |
22062dba DV |
1399 | u32 hotplug_trigger, |
1400 | const u32 *hpd) | |
b543fb04 | 1401 | { |
2d1013dd | 1402 | struct drm_i915_private *dev_priv = dev->dev_private; |
b543fb04 | 1403 | int i; |
10a504de | 1404 | bool storm_detected = false; |
b543fb04 | 1405 | |
91d131d2 DV |
1406 | if (!hotplug_trigger) |
1407 | return; | |
1408 | ||
cc9bd499 ID |
1409 | DRM_DEBUG_DRIVER("hotplug event received, stat 0x%08x\n", |
1410 | hotplug_trigger); | |
1411 | ||
b5ea2d56 | 1412 | spin_lock(&dev_priv->irq_lock); |
b543fb04 | 1413 | for (i = 1; i < HPD_NUM_PINS; i++) { |
821450c6 | 1414 | |
3432087e | 1415 | WARN_ONCE(hpd[i] & hotplug_trigger && |
8b5565b8 | 1416 | dev_priv->hpd_stats[i].hpd_mark == HPD_DISABLED, |
cba1c073 CW |
1417 | "Received HPD interrupt (0x%08x) on pin %d (0x%08x) although disabled\n", |
1418 | hotplug_trigger, i, hpd[i]); | |
b8f102e8 | 1419 | |
b543fb04 EE |
1420 | if (!(hpd[i] & hotplug_trigger) || |
1421 | dev_priv->hpd_stats[i].hpd_mark != HPD_ENABLED) | |
1422 | continue; | |
1423 | ||
bc5ead8c | 1424 | dev_priv->hpd_event_bits |= (1 << i); |
b543fb04 EE |
1425 | if (!time_in_range(jiffies, dev_priv->hpd_stats[i].hpd_last_jiffies, |
1426 | dev_priv->hpd_stats[i].hpd_last_jiffies | |
1427 | + msecs_to_jiffies(HPD_STORM_DETECT_PERIOD))) { | |
1428 | dev_priv->hpd_stats[i].hpd_last_jiffies = jiffies; | |
1429 | dev_priv->hpd_stats[i].hpd_cnt = 0; | |
b8f102e8 | 1430 | DRM_DEBUG_KMS("Received HPD interrupt on PIN %d - cnt: 0\n", i); |
b543fb04 EE |
1431 | } else if (dev_priv->hpd_stats[i].hpd_cnt > HPD_STORM_THRESHOLD) { |
1432 | dev_priv->hpd_stats[i].hpd_mark = HPD_MARK_DISABLED; | |
142e2398 | 1433 | dev_priv->hpd_event_bits &= ~(1 << i); |
b543fb04 | 1434 | DRM_DEBUG_KMS("HPD interrupt storm detected on PIN %d\n", i); |
10a504de | 1435 | storm_detected = true; |
b543fb04 EE |
1436 | } else { |
1437 | dev_priv->hpd_stats[i].hpd_cnt++; | |
b8f102e8 EE |
1438 | DRM_DEBUG_KMS("Received HPD interrupt on PIN %d - cnt: %d\n", i, |
1439 | dev_priv->hpd_stats[i].hpd_cnt); | |
b543fb04 EE |
1440 | } |
1441 | } | |
1442 | ||
10a504de DV |
1443 | if (storm_detected) |
1444 | dev_priv->display.hpd_irq_setup(dev); | |
b5ea2d56 | 1445 | spin_unlock(&dev_priv->irq_lock); |
5876fa0d | 1446 | |
645416f5 DV |
1447 | /* |
1448 | * Our hotplug handler can grab modeset locks (by calling down into the | |
1449 | * fb helpers). Hence it must not be run on our own dev-priv->wq work | |
1450 | * queue for otherwise the flush_work in the pageflip code will | |
1451 | * deadlock. | |
1452 | */ | |
1453 | schedule_work(&dev_priv->hotplug_work); | |
b543fb04 EE |
1454 | } |
1455 | ||
515ac2bb DV |
1456 | static void gmbus_irq_handler(struct drm_device *dev) |
1457 | { | |
2d1013dd | 1458 | struct drm_i915_private *dev_priv = dev->dev_private; |
28c70f16 | 1459 | |
28c70f16 | 1460 | wake_up_all(&dev_priv->gmbus_wait_queue); |
515ac2bb DV |
1461 | } |
1462 | ||
ce99c256 DV |
1463 | static void dp_aux_irq_handler(struct drm_device *dev) |
1464 | { | |
2d1013dd | 1465 | struct drm_i915_private *dev_priv = dev->dev_private; |
9ee32fea | 1466 | |
9ee32fea | 1467 | wake_up_all(&dev_priv->gmbus_wait_queue); |
ce99c256 DV |
1468 | } |
1469 | ||
8bf1e9f1 | 1470 | #if defined(CONFIG_DEBUG_FS) |
277de95e DV |
1471 | static void display_pipe_crc_irq_handler(struct drm_device *dev, enum pipe pipe, |
1472 | uint32_t crc0, uint32_t crc1, | |
1473 | uint32_t crc2, uint32_t crc3, | |
1474 | uint32_t crc4) | |
8bf1e9f1 SH |
1475 | { |
1476 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1477 | struct intel_pipe_crc *pipe_crc = &dev_priv->pipe_crc[pipe]; | |
1478 | struct intel_pipe_crc_entry *entry; | |
ac2300d4 | 1479 | int head, tail; |
b2c88f5b | 1480 | |
d538bbdf DL |
1481 | spin_lock(&pipe_crc->lock); |
1482 | ||
0c912c79 | 1483 | if (!pipe_crc->entries) { |
d538bbdf | 1484 | spin_unlock(&pipe_crc->lock); |
0c912c79 DL |
1485 | DRM_ERROR("spurious interrupt\n"); |
1486 | return; | |
1487 | } | |
1488 | ||
d538bbdf DL |
1489 | head = pipe_crc->head; |
1490 | tail = pipe_crc->tail; | |
b2c88f5b DL |
1491 | |
1492 | if (CIRC_SPACE(head, tail, INTEL_PIPE_CRC_ENTRIES_NR) < 1) { | |
d538bbdf | 1493 | spin_unlock(&pipe_crc->lock); |
b2c88f5b DL |
1494 | DRM_ERROR("CRC buffer overflowing\n"); |
1495 | return; | |
1496 | } | |
1497 | ||
1498 | entry = &pipe_crc->entries[head]; | |
8bf1e9f1 | 1499 | |
8bc5e955 | 1500 | entry->frame = dev->driver->get_vblank_counter(dev, pipe); |
eba94eb9 DV |
1501 | entry->crc[0] = crc0; |
1502 | entry->crc[1] = crc1; | |
1503 | entry->crc[2] = crc2; | |
1504 | entry->crc[3] = crc3; | |
1505 | entry->crc[4] = crc4; | |
b2c88f5b DL |
1506 | |
1507 | head = (head + 1) & (INTEL_PIPE_CRC_ENTRIES_NR - 1); | |
d538bbdf DL |
1508 | pipe_crc->head = head; |
1509 | ||
1510 | spin_unlock(&pipe_crc->lock); | |
07144428 DL |
1511 | |
1512 | wake_up_interruptible(&pipe_crc->wq); | |
8bf1e9f1 | 1513 | } |
277de95e DV |
1514 | #else |
1515 | static inline void | |
1516 | display_pipe_crc_irq_handler(struct drm_device *dev, enum pipe pipe, | |
1517 | uint32_t crc0, uint32_t crc1, | |
1518 | uint32_t crc2, uint32_t crc3, | |
1519 | uint32_t crc4) {} | |
1520 | #endif | |
1521 | ||
eba94eb9 | 1522 | |
277de95e | 1523 | static void hsw_pipe_crc_irq_handler(struct drm_device *dev, enum pipe pipe) |
5a69b89f DV |
1524 | { |
1525 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1526 | ||
277de95e DV |
1527 | display_pipe_crc_irq_handler(dev, pipe, |
1528 | I915_READ(PIPE_CRC_RES_1_IVB(pipe)), | |
1529 | 0, 0, 0, 0); | |
5a69b89f DV |
1530 | } |
1531 | ||
277de95e | 1532 | static void ivb_pipe_crc_irq_handler(struct drm_device *dev, enum pipe pipe) |
eba94eb9 DV |
1533 | { |
1534 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1535 | ||
277de95e DV |
1536 | display_pipe_crc_irq_handler(dev, pipe, |
1537 | I915_READ(PIPE_CRC_RES_1_IVB(pipe)), | |
1538 | I915_READ(PIPE_CRC_RES_2_IVB(pipe)), | |
1539 | I915_READ(PIPE_CRC_RES_3_IVB(pipe)), | |
1540 | I915_READ(PIPE_CRC_RES_4_IVB(pipe)), | |
1541 | I915_READ(PIPE_CRC_RES_5_IVB(pipe))); | |
eba94eb9 | 1542 | } |
5b3a856b | 1543 | |
277de95e | 1544 | static void i9xx_pipe_crc_irq_handler(struct drm_device *dev, enum pipe pipe) |
5b3a856b DV |
1545 | { |
1546 | struct drm_i915_private *dev_priv = dev->dev_private; | |
0b5c5ed0 DV |
1547 | uint32_t res1, res2; |
1548 | ||
1549 | if (INTEL_INFO(dev)->gen >= 3) | |
1550 | res1 = I915_READ(PIPE_CRC_RES_RES1_I915(pipe)); | |
1551 | else | |
1552 | res1 = 0; | |
1553 | ||
1554 | if (INTEL_INFO(dev)->gen >= 5 || IS_G4X(dev)) | |
1555 | res2 = I915_READ(PIPE_CRC_RES_RES2_G4X(pipe)); | |
1556 | else | |
1557 | res2 = 0; | |
5b3a856b | 1558 | |
277de95e DV |
1559 | display_pipe_crc_irq_handler(dev, pipe, |
1560 | I915_READ(PIPE_CRC_RES_RED(pipe)), | |
1561 | I915_READ(PIPE_CRC_RES_GREEN(pipe)), | |
1562 | I915_READ(PIPE_CRC_RES_BLUE(pipe)), | |
1563 | res1, res2); | |
5b3a856b | 1564 | } |
8bf1e9f1 | 1565 | |
1403c0d4 PZ |
1566 | /* The RPS events need forcewake, so we add them to a work queue and mask their |
1567 | * IMR bits until the work is done. Other interrupts can be processed without | |
1568 | * the work queue. */ | |
1569 | static void gen6_rps_irq_handler(struct drm_i915_private *dev_priv, u32 pm_iir) | |
baf02a1f | 1570 | { |
a6706b45 | 1571 | if (pm_iir & dev_priv->pm_rps_events) { |
59cdb63d | 1572 | spin_lock(&dev_priv->irq_lock); |
a6706b45 D |
1573 | dev_priv->rps.pm_iir |= pm_iir & dev_priv->pm_rps_events; |
1574 | snb_disable_pm_irq(dev_priv, pm_iir & dev_priv->pm_rps_events); | |
59cdb63d | 1575 | spin_unlock(&dev_priv->irq_lock); |
2adbee62 DV |
1576 | |
1577 | queue_work(dev_priv->wq, &dev_priv->rps.work); | |
baf02a1f | 1578 | } |
baf02a1f | 1579 | |
1403c0d4 PZ |
1580 | if (HAS_VEBOX(dev_priv->dev)) { |
1581 | if (pm_iir & PM_VEBOX_USER_INTERRUPT) | |
1582 | notify_ring(dev_priv->dev, &dev_priv->ring[VECS]); | |
12638c57 | 1583 | |
1403c0d4 | 1584 | if (pm_iir & PM_VEBOX_CS_ERROR_INTERRUPT) { |
58174462 MK |
1585 | i915_handle_error(dev_priv->dev, false, |
1586 | "VEBOX CS error interrupt 0x%08x", | |
1587 | pm_iir); | |
1403c0d4 | 1588 | } |
12638c57 | 1589 | } |
baf02a1f BW |
1590 | } |
1591 | ||
c1874ed7 ID |
1592 | static void valleyview_pipestat_irq_handler(struct drm_device *dev, u32 iir) |
1593 | { | |
1594 | struct drm_i915_private *dev_priv = dev->dev_private; | |
91d181dd | 1595 | u32 pipe_stats[I915_MAX_PIPES] = { }; |
c1874ed7 ID |
1596 | int pipe; |
1597 | ||
58ead0d7 | 1598 | spin_lock(&dev_priv->irq_lock); |
c1874ed7 | 1599 | for_each_pipe(pipe) { |
91d181dd | 1600 | int reg; |
bbb5eebf | 1601 | u32 mask, iir_bit = 0; |
91d181dd | 1602 | |
bbb5eebf DV |
1603 | /* |
1604 | * PIPESTAT bits get signalled even when the interrupt is | |
1605 | * disabled with the mask bits, and some of the status bits do | |
1606 | * not generate interrupts at all (like the underrun bit). Hence | |
1607 | * we need to be careful that we only handle what we want to | |
1608 | * handle. | |
1609 | */ | |
1610 | mask = 0; | |
1611 | if (__cpu_fifo_underrun_reporting_enabled(dev, pipe)) | |
1612 | mask |= PIPE_FIFO_UNDERRUN_STATUS; | |
1613 | ||
1614 | switch (pipe) { | |
1615 | case PIPE_A: | |
1616 | iir_bit = I915_DISPLAY_PIPE_A_EVENT_INTERRUPT; | |
1617 | break; | |
1618 | case PIPE_B: | |
1619 | iir_bit = I915_DISPLAY_PIPE_B_EVENT_INTERRUPT; | |
1620 | break; | |
1621 | } | |
1622 | if (iir & iir_bit) | |
1623 | mask |= dev_priv->pipestat_irq_mask[pipe]; | |
1624 | ||
1625 | if (!mask) | |
91d181dd ID |
1626 | continue; |
1627 | ||
1628 | reg = PIPESTAT(pipe); | |
bbb5eebf DV |
1629 | mask |= PIPESTAT_INT_ENABLE_MASK; |
1630 | pipe_stats[pipe] = I915_READ(reg) & mask; | |
c1874ed7 ID |
1631 | |
1632 | /* | |
1633 | * Clear the PIPE*STAT regs before the IIR | |
1634 | */ | |
91d181dd ID |
1635 | if (pipe_stats[pipe] & (PIPE_FIFO_UNDERRUN_STATUS | |
1636 | PIPESTAT_INT_STATUS_MASK)) | |
c1874ed7 ID |
1637 | I915_WRITE(reg, pipe_stats[pipe]); |
1638 | } | |
58ead0d7 | 1639 | spin_unlock(&dev_priv->irq_lock); |
c1874ed7 ID |
1640 | |
1641 | for_each_pipe(pipe) { | |
1642 | if (pipe_stats[pipe] & PIPE_START_VBLANK_INTERRUPT_STATUS) | |
1643 | drm_handle_vblank(dev, pipe); | |
1644 | ||
579a9b0e | 1645 | if (pipe_stats[pipe] & PLANE_FLIP_DONE_INT_STATUS_VLV) { |
c1874ed7 ID |
1646 | intel_prepare_page_flip(dev, pipe); |
1647 | intel_finish_page_flip(dev, pipe); | |
1648 | } | |
1649 | ||
1650 | if (pipe_stats[pipe] & PIPE_CRC_DONE_INTERRUPT_STATUS) | |
1651 | i9xx_pipe_crc_irq_handler(dev, pipe); | |
1652 | ||
1653 | if (pipe_stats[pipe] & PIPE_FIFO_UNDERRUN_STATUS && | |
1654 | intel_set_cpu_fifo_underrun_reporting(dev, pipe, false)) | |
1655 | DRM_ERROR("pipe %c underrun\n", pipe_name(pipe)); | |
1656 | } | |
1657 | ||
1658 | if (pipe_stats[0] & PIPE_GMBUS_INTERRUPT_STATUS) | |
1659 | gmbus_irq_handler(dev); | |
1660 | } | |
1661 | ||
16c6c56b VS |
1662 | static void i9xx_hpd_irq_handler(struct drm_device *dev) |
1663 | { | |
1664 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1665 | u32 hotplug_status = I915_READ(PORT_HOTPLUG_STAT); | |
1666 | ||
1667 | if (IS_G4X(dev)) { | |
1668 | u32 hotplug_trigger = hotplug_status & HOTPLUG_INT_STATUS_G4X; | |
1669 | ||
1670 | intel_hpd_irq_handler(dev, hotplug_trigger, hpd_status_g4x); | |
1671 | } else { | |
1672 | u32 hotplug_trigger = hotplug_status & HOTPLUG_INT_STATUS_I915; | |
1673 | ||
1674 | intel_hpd_irq_handler(dev, hotplug_trigger, hpd_status_i915); | |
1675 | } | |
1676 | ||
1677 | if ((IS_G4X(dev) || IS_VALLEYVIEW(dev)) && | |
1678 | hotplug_status & DP_AUX_CHANNEL_MASK_INT_STATUS_G4X) | |
1679 | dp_aux_irq_handler(dev); | |
1680 | ||
1681 | I915_WRITE(PORT_HOTPLUG_STAT, hotplug_status); | |
1682 | /* | |
1683 | * Make sure hotplug status is cleared before we clear IIR, or else we | |
1684 | * may miss hotplug events. | |
1685 | */ | |
1686 | POSTING_READ(PORT_HOTPLUG_STAT); | |
1687 | } | |
1688 | ||
ff1f525e | 1689 | static irqreturn_t valleyview_irq_handler(int irq, void *arg) |
7e231dbe JB |
1690 | { |
1691 | struct drm_device *dev = (struct drm_device *) arg; | |
2d1013dd | 1692 | struct drm_i915_private *dev_priv = dev->dev_private; |
7e231dbe JB |
1693 | u32 iir, gt_iir, pm_iir; |
1694 | irqreturn_t ret = IRQ_NONE; | |
7e231dbe | 1695 | |
7e231dbe JB |
1696 | while (true) { |
1697 | iir = I915_READ(VLV_IIR); | |
1698 | gt_iir = I915_READ(GTIIR); | |
1699 | pm_iir = I915_READ(GEN6_PMIIR); | |
1700 | ||
1701 | if (gt_iir == 0 && pm_iir == 0 && iir == 0) | |
1702 | goto out; | |
1703 | ||
1704 | ret = IRQ_HANDLED; | |
1705 | ||
e7b4c6b1 | 1706 | snb_gt_irq_handler(dev, dev_priv, gt_iir); |
7e231dbe | 1707 | |
c1874ed7 | 1708 | valleyview_pipestat_irq_handler(dev, iir); |
31acc7f5 | 1709 | |
7e231dbe | 1710 | /* Consume port. Then clear IIR or we'll miss events */ |
16c6c56b VS |
1711 | if (iir & I915_DISPLAY_PORT_INTERRUPT) |
1712 | i9xx_hpd_irq_handler(dev); | |
7e231dbe | 1713 | |
60611c13 | 1714 | if (pm_iir) |
d0ecd7e2 | 1715 | gen6_rps_irq_handler(dev_priv, pm_iir); |
7e231dbe JB |
1716 | |
1717 | I915_WRITE(GTIIR, gt_iir); | |
1718 | I915_WRITE(GEN6_PMIIR, pm_iir); | |
1719 | I915_WRITE(VLV_IIR, iir); | |
1720 | } | |
1721 | ||
1722 | out: | |
1723 | return ret; | |
1724 | } | |
1725 | ||
23e81d69 | 1726 | static void ibx_irq_handler(struct drm_device *dev, u32 pch_iir) |
776ad806 | 1727 | { |
2d1013dd | 1728 | struct drm_i915_private *dev_priv = dev->dev_private; |
9db4a9c7 | 1729 | int pipe; |
b543fb04 | 1730 | u32 hotplug_trigger = pch_iir & SDE_HOTPLUG_MASK; |
776ad806 | 1731 | |
91d131d2 DV |
1732 | intel_hpd_irq_handler(dev, hotplug_trigger, hpd_ibx); |
1733 | ||
cfc33bf7 VS |
1734 | if (pch_iir & SDE_AUDIO_POWER_MASK) { |
1735 | int port = ffs((pch_iir & SDE_AUDIO_POWER_MASK) >> | |
1736 | SDE_AUDIO_POWER_SHIFT); | |
776ad806 | 1737 | DRM_DEBUG_DRIVER("PCH audio power change on port %d\n", |
cfc33bf7 VS |
1738 | port_name(port)); |
1739 | } | |
776ad806 | 1740 | |
ce99c256 DV |
1741 | if (pch_iir & SDE_AUX_MASK) |
1742 | dp_aux_irq_handler(dev); | |
1743 | ||
776ad806 | 1744 | if (pch_iir & SDE_GMBUS) |
515ac2bb | 1745 | gmbus_irq_handler(dev); |
776ad806 JB |
1746 | |
1747 | if (pch_iir & SDE_AUDIO_HDCP_MASK) | |
1748 | DRM_DEBUG_DRIVER("PCH HDCP audio interrupt\n"); | |
1749 | ||
1750 | if (pch_iir & SDE_AUDIO_TRANS_MASK) | |
1751 | DRM_DEBUG_DRIVER("PCH transcoder audio interrupt\n"); | |
1752 | ||
1753 | if (pch_iir & SDE_POISON) | |
1754 | DRM_ERROR("PCH poison interrupt\n"); | |
1755 | ||
9db4a9c7 JB |
1756 | if (pch_iir & SDE_FDI_MASK) |
1757 | for_each_pipe(pipe) | |
1758 | DRM_DEBUG_DRIVER(" pipe %c FDI IIR: 0x%08x\n", | |
1759 | pipe_name(pipe), | |
1760 | I915_READ(FDI_RX_IIR(pipe))); | |
776ad806 JB |
1761 | |
1762 | if (pch_iir & (SDE_TRANSB_CRC_DONE | SDE_TRANSA_CRC_DONE)) | |
1763 | DRM_DEBUG_DRIVER("PCH transcoder CRC done interrupt\n"); | |
1764 | ||
1765 | if (pch_iir & (SDE_TRANSB_CRC_ERR | SDE_TRANSA_CRC_ERR)) | |
1766 | DRM_DEBUG_DRIVER("PCH transcoder CRC error interrupt\n"); | |
1767 | ||
776ad806 | 1768 | if (pch_iir & SDE_TRANSA_FIFO_UNDER) |
8664281b PZ |
1769 | if (intel_set_pch_fifo_underrun_reporting(dev, TRANSCODER_A, |
1770 | false)) | |
fc2c807b | 1771 | DRM_ERROR("PCH transcoder A FIFO underrun\n"); |
8664281b PZ |
1772 | |
1773 | if (pch_iir & SDE_TRANSB_FIFO_UNDER) | |
1774 | if (intel_set_pch_fifo_underrun_reporting(dev, TRANSCODER_B, | |
1775 | false)) | |
fc2c807b | 1776 | DRM_ERROR("PCH transcoder B FIFO underrun\n"); |
8664281b PZ |
1777 | } |
1778 | ||
1779 | static void ivb_err_int_handler(struct drm_device *dev) | |
1780 | { | |
1781 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1782 | u32 err_int = I915_READ(GEN7_ERR_INT); | |
5a69b89f | 1783 | enum pipe pipe; |
8664281b | 1784 | |
de032bf4 PZ |
1785 | if (err_int & ERR_INT_POISON) |
1786 | DRM_ERROR("Poison interrupt\n"); | |
1787 | ||
5a69b89f DV |
1788 | for_each_pipe(pipe) { |
1789 | if (err_int & ERR_INT_FIFO_UNDERRUN(pipe)) { | |
1790 | if (intel_set_cpu_fifo_underrun_reporting(dev, pipe, | |
1791 | false)) | |
fc2c807b VS |
1792 | DRM_ERROR("Pipe %c FIFO underrun\n", |
1793 | pipe_name(pipe)); | |
5a69b89f | 1794 | } |
8bf1e9f1 | 1795 | |
5a69b89f DV |
1796 | if (err_int & ERR_INT_PIPE_CRC_DONE(pipe)) { |
1797 | if (IS_IVYBRIDGE(dev)) | |
277de95e | 1798 | ivb_pipe_crc_irq_handler(dev, pipe); |
5a69b89f | 1799 | else |
277de95e | 1800 | hsw_pipe_crc_irq_handler(dev, pipe); |
5a69b89f DV |
1801 | } |
1802 | } | |
8bf1e9f1 | 1803 | |
8664281b PZ |
1804 | I915_WRITE(GEN7_ERR_INT, err_int); |
1805 | } | |
1806 | ||
1807 | static void cpt_serr_int_handler(struct drm_device *dev) | |
1808 | { | |
1809 | struct drm_i915_private *dev_priv = dev->dev_private; | |
1810 | u32 serr_int = I915_READ(SERR_INT); | |
1811 | ||
de032bf4 PZ |
1812 | if (serr_int & SERR_INT_POISON) |
1813 | DRM_ERROR("PCH poison interrupt\n"); | |
1814 | ||
8664281b PZ |
1815 | if (serr_int & SERR_INT_TRANS_A_FIFO_UNDERRUN) |
1816 | if (intel_set_pch_fifo_underrun_reporting(dev, TRANSCODER_A, | |
1817 | false)) | |
fc2c807b | 1818 | DRM_ERROR("PCH transcoder A FIFO underrun\n"); |
8664281b PZ |
1819 | |
1820 | if (serr_int & SERR_INT_TRANS_B_FIFO_UNDERRUN) | |
1821 | if (intel_set_pch_fifo_underrun_reporting(dev, TRANSCODER_B, | |
1822 | false)) | |
fc2c807b | 1823 | DRM_ERROR("PCH transcoder B FIFO underrun\n"); |
8664281b PZ |
1824 | |
1825 | if (serr_int & SERR_INT_TRANS_C_FIFO_UNDERRUN) | |
1826 | if (intel_set_pch_fifo_underrun_reporting(dev, TRANSCODER_C, | |
1827 | false)) | |
fc2c807b | 1828 | DRM_ERROR("PCH transcoder C FIFO underrun\n"); |
8664281b PZ |
1829 | |
1830 | I915_WRITE(SERR_INT, serr_int); | |
776ad806 JB |
1831 | } |
1832 | ||
23e81d69 AJ |
1833 | static void cpt_irq_handler(struct drm_device *dev, u32 pch_iir) |
1834 | { | |
2d1013dd | 1835 | struct drm_i915_private *dev_priv = dev->dev_private; |
23e81d69 | 1836 | int pipe; |
b543fb04 | 1837 | u32 hotplug_trigger = pch_iir & SDE_HOTPLUG_MASK_CPT; |
23e81d69 | 1838 | |
91d131d2 DV |
1839 | intel_hpd_irq_handler(dev, hotplug_trigger, hpd_cpt); |
1840 | ||
cfc33bf7 VS |
1841 | if (pch_iir & SDE_AUDIO_POWER_MASK_CPT) { |
1842 | int port = ffs((pch_iir & SDE_AUDIO_POWER_MASK_CPT) >> | |
1843 | SDE_AUDIO_POWER_SHIFT_CPT); | |
1844 | DRM_DEBUG_DRIVER("PCH audio power change on port %c\n", | |
1845 | port_name(port)); | |
1846 | } | |
23e81d69 AJ |
1847 | |
1848 | if (pch_iir & SDE_AUX_MASK_CPT) | |
ce99c256 | 1849 | dp_aux_irq_handler(dev); |
23e81d69 AJ |
1850 | |
1851 | if (pch_iir & SDE_GMBUS_CPT) | |
515ac2bb | 1852 | gmbus_irq_handler(dev); |
23e81d69 AJ |
1853 | |
1854 | if (pch_iir & SDE_AUDIO_CP_REQ_CPT) | |
1855 | DRM_DEBUG_DRIVER("Audio CP request interrupt\n"); | |
1856 | ||
1857 | if (pch_iir & SDE_AUDIO_CP_CHG_CPT) | |
1858 | DRM_DEBUG_DRIVER("Audio CP change interrupt\n"); | |
1859 | ||
1860 | if (pch_iir & SDE_FDI_MASK_CPT) | |
1861 | for_each_pipe(pipe) | |
1862 | DRM_DEBUG_DRIVER(" pipe %c FDI IIR: 0x%08x\n", | |
1863 | pipe_name(pipe), | |
1864 | I915_READ(FDI_RX_IIR(pipe))); | |
8664281b PZ |
1865 | |
1866 | if (pch_iir & SDE_ERROR_CPT) | |
1867 | cpt_serr_int_handler(dev); | |
23e81d69 AJ |
1868 | } |
1869 | ||
c008bc6e PZ |
1870 | static void ilk_display_irq_handler(struct drm_device *dev, u32 de_iir) |
1871 | { | |
1872 | struct drm_i915_private *dev_priv = dev->dev_private; | |
40da17c2 | 1873 | enum pipe pipe; |
c008bc6e PZ |
1874 | |
1875 | if (de_iir & DE_AUX_CHANNEL_A) | |
1876 | dp_aux_irq_handler(dev); | |
1877 | ||
1878 | if (de_iir & DE_GSE) | |
1879 | intel_opregion_asle_intr(dev); | |
1880 | ||
c008bc6e PZ |
1881 | if (de_iir & DE_POISON) |
1882 | DRM_ERROR("Poison interrupt\n"); | |
1883 | ||
40da17c2 DV |
1884 | for_each_pipe(pipe) { |
1885 | if (de_iir & DE_PIPE_VBLANK(pipe)) | |
1886 | drm_handle_vblank(dev, pipe); | |
5b3a856b | 1887 | |
40da17c2 DV |
1888 | if (de_iir & DE_PIPE_FIFO_UNDERRUN(pipe)) |
1889 | if (intel_set_cpu_fifo_underrun_reporting(dev, pipe, false)) | |
fc2c807b VS |
1890 | DRM_ERROR("Pipe %c FIFO underrun\n", |
1891 | pipe_name(pipe)); | |
5b3a856b | 1892 | |
40da17c2 DV |
1893 | if (de_iir & DE_PIPE_CRC_DONE(pipe)) |
1894 | i9xx_pipe_crc_irq_handler(dev, pipe); | |
c008bc6e | 1895 | |
40da17c2 DV |
1896 | /* plane/pipes map 1:1 on ilk+ */ |
1897 | if (de_iir & DE_PLANE_FLIP_DONE(pipe)) { | |
1898 | intel_prepare_page_flip(dev, pipe); | |
1899 | intel_finish_page_flip_plane(dev, pipe); | |
1900 | } | |
c008bc6e PZ |
1901 | } |
1902 | ||
1903 | /* check event from PCH */ | |
1904 | if (de_iir & DE_PCH_EVENT) { | |
1905 | u32 pch_iir = I915_READ(SDEIIR); | |
1906 | ||
1907 | if (HAS_PCH_CPT(dev)) | |
1908 | cpt_irq_handler(dev, pch_iir); | |
1909 | else | |
1910 | ibx_irq_handler(dev, pch_iir); | |
1911 | ||
1912 | /* should clear PCH hotplug event before clear CPU irq */ | |
1913 | I915_WRITE(SDEIIR, pch_iir); | |
1914 | } | |
1915 | ||
1916 | if (IS_GEN5(dev) && de_iir & DE_PCU_EVENT) | |
1917 | ironlake_rps_change_irq_handler(dev); | |
1918 | } | |
1919 | ||
9719fb98 PZ |
1920 | static void ivb_display_irq_handler(struct drm_device *dev, u32 de_iir) |
1921 | { | |
1922 | struct drm_i915_private *dev_priv = dev->dev_private; | |
07d27e20 | 1923 | enum pipe pipe; |
9719fb98 PZ |
1924 | |
1925 | if (de_iir & DE_ERR_INT_IVB) | |
1926 | ivb_err_int_handler(dev); | |
1927 | ||
1928 | if (de_iir & DE_AUX_CHANNEL_A_IVB) | |
1929 | dp_aux_irq_handler(dev); | |
1930 | ||
1931 | if (de_iir & DE_GSE_IVB) | |
1932 | intel_opregion_asle_intr(dev); | |
1933 | ||
07d27e20 DL |
1934 | for_each_pipe(pipe) { |
1935 | if (de_iir & (DE_PIPE_VBLANK_IVB(pipe))) | |
1936 | drm_handle_vblank(dev, pipe); | |
40da17c2 DV |
1937 | |
1938 | /* plane/pipes map 1:1 on ilk+ */ | |
07d27e20 DL |
1939 | if (de_iir & DE_PLANE_FLIP_DONE_IVB(pipe)) { |
1940 | intel_prepare_page_flip(dev, pipe); | |
1941 | intel_finish_page_flip_plane(dev, pipe); | |
9719fb98 PZ |
1942 | } |
1943 | } | |
1944 | ||
1945 | /* check event from PCH */ | |
1946 | if (!HAS_PCH_NOP(dev) && (de_iir & DE_PCH_EVENT_IVB)) { | |
1947 | u32 pch_iir = I915_READ(SDEIIR); | |
1948 | ||
1949 | cpt_irq_handler(dev, pch_iir); | |
1950 | ||
1951 | /* clear PCH hotplug event before clear CPU irq */ | |
1952 | I915_WRITE(SDEIIR, pch_iir); | |
1953 | } | |
1954 | } | |
1955 | ||
f1af8fc1 | 1956 | static irqreturn_t ironlake_irq_handler(int irq, void *arg) |
b1f14ad0 JB |
1957 | { |
1958 | struct drm_device *dev = (struct drm_device *) arg; | |
2d1013dd | 1959 | struct drm_i915_private *dev_priv = dev->dev_private; |
f1af8fc1 | 1960 | u32 de_iir, gt_iir, de_ier, sde_ier = 0; |
0e43406b | 1961 | irqreturn_t ret = IRQ_NONE; |
b1f14ad0 | 1962 | |
8664281b PZ |
1963 | /* We get interrupts on unclaimed registers, so check for this before we |
1964 | * do any I915_{READ,WRITE}. */ | |
907b28c5 | 1965 | intel_uncore_check_errors(dev); |
8664281b | 1966 | |
b1f14ad0 JB |
1967 | /* disable master interrupt before clearing iir */ |
1968 | de_ier = I915_READ(DEIER); | |
1969 | I915_WRITE(DEIER, de_ier & ~DE_MASTER_IRQ_CONTROL); | |
23a78516 | 1970 | POSTING_READ(DEIER); |
b1f14ad0 | 1971 | |
44498aea PZ |
1972 | /* Disable south interrupts. We'll only write to SDEIIR once, so further |
1973 | * interrupts will will be stored on its back queue, and then we'll be | |
1974 | * able to process them after we restore SDEIER (as soon as we restore | |
1975 | * it, we'll get an interrupt if SDEIIR still has something to process | |
1976 | * due to its back queue). */ | |
ab5c608b BW |
1977 | if (!HAS_PCH_NOP(dev)) { |
1978 | sde_ier = I915_READ(SDEIER); | |
1979 | I915_WRITE(SDEIER, 0); | |
1980 | POSTING_READ(SDEIER); | |
1981 | } | |
44498aea | 1982 | |
b1f14ad0 | 1983 | gt_iir = I915_READ(GTIIR); |
0e43406b | 1984 | if (gt_iir) { |
d8fc8a47 | 1985 | if (INTEL_INFO(dev)->gen >= 6) |
f1af8fc1 | 1986 | snb_gt_irq_handler(dev, dev_priv, gt_iir); |
d8fc8a47 PZ |
1987 | else |
1988 | ilk_gt_irq_handler(dev, dev_priv, gt_iir); | |
0e43406b CW |
1989 | I915_WRITE(GTIIR, gt_iir); |
1990 | ret = IRQ_HANDLED; | |
b1f14ad0 JB |
1991 | } |
1992 | ||
0e43406b CW |
1993 | de_iir = I915_READ(DEIIR); |
1994 | if (de_iir) { | |
f1af8fc1 PZ |
1995 | if (INTEL_INFO(dev)->gen >= 7) |
1996 | ivb_display_irq_handler(dev, de_iir); | |
1997 | else | |
1998 | ilk_display_irq_handler(dev, de_iir); | |
0e43406b CW |
1999 | I915_WRITE(DEIIR, de_iir); |
2000 | ret = IRQ_HANDLED; | |
b1f14ad0 JB |
2001 | } |
2002 | ||
f1af8fc1 PZ |
2003 | if (INTEL_INFO(dev)->gen >= 6) { |
2004 | u32 pm_iir = I915_READ(GEN6_PMIIR); | |
2005 | if (pm_iir) { | |
1403c0d4 | 2006 | gen6_rps_irq_handler(dev_priv, pm_iir); |
f1af8fc1 PZ |
2007 | I915_WRITE(GEN6_PMIIR, pm_iir); |
2008 | ret = IRQ_HANDLED; | |
2009 | } | |
0e43406b | 2010 | } |
b1f14ad0 | 2011 | |
b1f14ad0 JB |
2012 | I915_WRITE(DEIER, de_ier); |
2013 | POSTING_READ(DEIER); | |
ab5c608b BW |
2014 | if (!HAS_PCH_NOP(dev)) { |
2015 | I915_WRITE(SDEIER, sde_ier); | |
2016 | POSTING_READ(SDEIER); | |
2017 | } | |
b1f14ad0 JB |
2018 | |
2019 | return ret; | |
2020 | } | |
2021 | ||
abd58f01 BW |
2022 | static irqreturn_t gen8_irq_handler(int irq, void *arg) |
2023 | { | |
2024 | struct drm_device *dev = arg; | |
2025 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2026 | u32 master_ctl; | |
2027 | irqreturn_t ret = IRQ_NONE; | |
2028 | uint32_t tmp = 0; | |
c42664cc | 2029 | enum pipe pipe; |
abd58f01 | 2030 | |
abd58f01 BW |
2031 | master_ctl = I915_READ(GEN8_MASTER_IRQ); |
2032 | master_ctl &= ~GEN8_MASTER_IRQ_CONTROL; | |
2033 | if (!master_ctl) | |
2034 | return IRQ_NONE; | |
2035 | ||
2036 | I915_WRITE(GEN8_MASTER_IRQ, 0); | |
2037 | POSTING_READ(GEN8_MASTER_IRQ); | |
2038 | ||
2039 | ret = gen8_gt_irq_handler(dev, dev_priv, master_ctl); | |
2040 | ||
2041 | if (master_ctl & GEN8_DE_MISC_IRQ) { | |
2042 | tmp = I915_READ(GEN8_DE_MISC_IIR); | |
2043 | if (tmp & GEN8_DE_MISC_GSE) | |
2044 | intel_opregion_asle_intr(dev); | |
2045 | else if (tmp) | |
2046 | DRM_ERROR("Unexpected DE Misc interrupt\n"); | |
2047 | else | |
2048 | DRM_ERROR("The master control interrupt lied (DE MISC)!\n"); | |
2049 | ||
2050 | if (tmp) { | |
2051 | I915_WRITE(GEN8_DE_MISC_IIR, tmp); | |
2052 | ret = IRQ_HANDLED; | |
2053 | } | |
2054 | } | |
2055 | ||
6d766f02 DV |
2056 | if (master_ctl & GEN8_DE_PORT_IRQ) { |
2057 | tmp = I915_READ(GEN8_DE_PORT_IIR); | |
2058 | if (tmp & GEN8_AUX_CHANNEL_A) | |
2059 | dp_aux_irq_handler(dev); | |
2060 | else if (tmp) | |
2061 | DRM_ERROR("Unexpected DE Port interrupt\n"); | |
2062 | else | |
2063 | DRM_ERROR("The master control interrupt lied (DE PORT)!\n"); | |
2064 | ||
2065 | if (tmp) { | |
2066 | I915_WRITE(GEN8_DE_PORT_IIR, tmp); | |
2067 | ret = IRQ_HANDLED; | |
2068 | } | |
2069 | } | |
2070 | ||
c42664cc DV |
2071 | for_each_pipe(pipe) { |
2072 | uint32_t pipe_iir; | |
abd58f01 | 2073 | |
c42664cc DV |
2074 | if (!(master_ctl & GEN8_DE_PIPE_IRQ(pipe))) |
2075 | continue; | |
abd58f01 | 2076 | |
c42664cc DV |
2077 | pipe_iir = I915_READ(GEN8_DE_PIPE_IIR(pipe)); |
2078 | if (pipe_iir & GEN8_PIPE_VBLANK) | |
2079 | drm_handle_vblank(dev, pipe); | |
abd58f01 | 2080 | |
c42664cc DV |
2081 | if (pipe_iir & GEN8_PIPE_FLIP_DONE) { |
2082 | intel_prepare_page_flip(dev, pipe); | |
2083 | intel_finish_page_flip_plane(dev, pipe); | |
abd58f01 | 2084 | } |
c42664cc | 2085 | |
0fbe7870 DV |
2086 | if (pipe_iir & GEN8_PIPE_CDCLK_CRC_DONE) |
2087 | hsw_pipe_crc_irq_handler(dev, pipe); | |
2088 | ||
38d83c96 DV |
2089 | if (pipe_iir & GEN8_PIPE_FIFO_UNDERRUN) { |
2090 | if (intel_set_cpu_fifo_underrun_reporting(dev, pipe, | |
2091 | false)) | |
fc2c807b VS |
2092 | DRM_ERROR("Pipe %c FIFO underrun\n", |
2093 | pipe_name(pipe)); | |
38d83c96 DV |
2094 | } |
2095 | ||
30100f2b DV |
2096 | if (pipe_iir & GEN8_DE_PIPE_IRQ_FAULT_ERRORS) { |
2097 | DRM_ERROR("Fault errors on pipe %c\n: 0x%08x", | |
2098 | pipe_name(pipe), | |
2099 | pipe_iir & GEN8_DE_PIPE_IRQ_FAULT_ERRORS); | |
2100 | } | |
c42664cc DV |
2101 | |
2102 | if (pipe_iir) { | |
2103 | ret = IRQ_HANDLED; | |
2104 | I915_WRITE(GEN8_DE_PIPE_IIR(pipe), pipe_iir); | |
2105 | } else | |
abd58f01 BW |
2106 | DRM_ERROR("The master control interrupt lied (DE PIPE)!\n"); |
2107 | } | |
2108 | ||
92d03a80 DV |
2109 | if (!HAS_PCH_NOP(dev) && master_ctl & GEN8_DE_PCH_IRQ) { |
2110 | /* | |
2111 | * FIXME(BDW): Assume for now that the new interrupt handling | |
2112 | * scheme also closed the SDE interrupt handling race we've seen | |
2113 | * on older pch-split platforms. But this needs testing. | |
2114 | */ | |
2115 | u32 pch_iir = I915_READ(SDEIIR); | |
2116 | ||
2117 | cpt_irq_handler(dev, pch_iir); | |
2118 | ||
2119 | if (pch_iir) { | |
2120 | I915_WRITE(SDEIIR, pch_iir); | |
2121 | ret = IRQ_HANDLED; | |
2122 | } | |
2123 | } | |
2124 | ||
abd58f01 BW |
2125 | I915_WRITE(GEN8_MASTER_IRQ, GEN8_MASTER_IRQ_CONTROL); |
2126 | POSTING_READ(GEN8_MASTER_IRQ); | |
2127 | ||
2128 | return ret; | |
2129 | } | |
2130 | ||
17e1df07 DV |
2131 | static void i915_error_wake_up(struct drm_i915_private *dev_priv, |
2132 | bool reset_completed) | |
2133 | { | |
2134 | struct intel_ring_buffer *ring; | |
2135 | int i; | |
2136 | ||
2137 | /* | |
2138 | * Notify all waiters for GPU completion events that reset state has | |
2139 | * been changed, and that they need to restart their wait after | |
2140 | * checking for potential errors (and bail out to drop locks if there is | |
2141 | * a gpu reset pending so that i915_error_work_func can acquire them). | |
2142 | */ | |
2143 | ||
2144 | /* Wake up __wait_seqno, potentially holding dev->struct_mutex. */ | |
2145 | for_each_ring(ring, dev_priv, i) | |
2146 | wake_up_all(&ring->irq_queue); | |
2147 | ||
2148 | /* Wake up intel_crtc_wait_for_pending_flips, holding crtc->mutex. */ | |
2149 | wake_up_all(&dev_priv->pending_flip_queue); | |
2150 | ||
2151 | /* | |
2152 | * Signal tasks blocked in i915_gem_wait_for_error that the pending | |
2153 | * reset state is cleared. | |
2154 | */ | |
2155 | if (reset_completed) | |
2156 | wake_up_all(&dev_priv->gpu_error.reset_queue); | |
2157 | } | |
2158 | ||
8a905236 JB |
2159 | /** |
2160 | * i915_error_work_func - do process context error handling work | |
2161 | * @work: work struct | |
2162 | * | |
2163 | * Fire an error uevent so userspace can see that a hang or error | |
2164 | * was detected. | |
2165 | */ | |
2166 | static void i915_error_work_func(struct work_struct *work) | |
2167 | { | |
1f83fee0 DV |
2168 | struct i915_gpu_error *error = container_of(work, struct i915_gpu_error, |
2169 | work); | |
2d1013dd JN |
2170 | struct drm_i915_private *dev_priv = |
2171 | container_of(error, struct drm_i915_private, gpu_error); | |
8a905236 | 2172 | struct drm_device *dev = dev_priv->dev; |
cce723ed BW |
2173 | char *error_event[] = { I915_ERROR_UEVENT "=1", NULL }; |
2174 | char *reset_event[] = { I915_RESET_UEVENT "=1", NULL }; | |
2175 | char *reset_done_event[] = { I915_ERROR_UEVENT "=0", NULL }; | |
17e1df07 | 2176 | int ret; |
8a905236 | 2177 | |
5bdebb18 | 2178 | kobject_uevent_env(&dev->primary->kdev->kobj, KOBJ_CHANGE, error_event); |
f316a42c | 2179 | |
7db0ba24 DV |
2180 | /* |
2181 | * Note that there's only one work item which does gpu resets, so we | |
2182 | * need not worry about concurrent gpu resets potentially incrementing | |
2183 | * error->reset_counter twice. We only need to take care of another | |
2184 | * racing irq/hangcheck declaring the gpu dead for a second time. A | |
2185 | * quick check for that is good enough: schedule_work ensures the | |
2186 | * correct ordering between hang detection and this work item, and since | |
2187 | * the reset in-progress bit is only ever set by code outside of this | |
2188 | * work we don't need to worry about any other races. | |
2189 | */ | |
2190 | if (i915_reset_in_progress(error) && !i915_terminally_wedged(error)) { | |
f803aa55 | 2191 | DRM_DEBUG_DRIVER("resetting chip\n"); |
5bdebb18 | 2192 | kobject_uevent_env(&dev->primary->kdev->kobj, KOBJ_CHANGE, |
7db0ba24 | 2193 | reset_event); |
1f83fee0 | 2194 | |
17e1df07 DV |
2195 | /* |
2196 | * All state reset _must_ be completed before we update the | |
2197 | * reset counter, for otherwise waiters might miss the reset | |
2198 | * pending state and not properly drop locks, resulting in | |
2199 | * deadlocks with the reset work. | |
2200 | */ | |
f69061be DV |
2201 | ret = i915_reset(dev); |
2202 | ||
17e1df07 DV |
2203 | intel_display_handle_reset(dev); |
2204 | ||
f69061be DV |
2205 | if (ret == 0) { |
2206 | /* | |
2207 | * After all the gem state is reset, increment the reset | |
2208 | * counter and wake up everyone waiting for the reset to | |
2209 | * complete. | |
2210 | * | |
2211 | * Since unlock operations are a one-sided barrier only, | |
2212 | * we need to insert a barrier here to order any seqno | |
2213 | * updates before | |
2214 | * the counter increment. | |
2215 | */ | |
2216 | smp_mb__before_atomic_inc(); | |
2217 | atomic_inc(&dev_priv->gpu_error.reset_counter); | |
2218 | ||
5bdebb18 | 2219 | kobject_uevent_env(&dev->primary->kdev->kobj, |
f69061be | 2220 | KOBJ_CHANGE, reset_done_event); |
1f83fee0 | 2221 | } else { |
2ac0f450 | 2222 | atomic_set_mask(I915_WEDGED, &error->reset_counter); |
f316a42c | 2223 | } |
1f83fee0 | 2224 | |
17e1df07 DV |
2225 | /* |
2226 | * Note: The wake_up also serves as a memory barrier so that | |
2227 | * waiters see the update value of the reset counter atomic_t. | |
2228 | */ | |
2229 | i915_error_wake_up(dev_priv, true); | |
f316a42c | 2230 | } |
8a905236 JB |
2231 | } |
2232 | ||
35aed2e6 | 2233 | static void i915_report_and_clear_eir(struct drm_device *dev) |
8a905236 JB |
2234 | { |
2235 | struct drm_i915_private *dev_priv = dev->dev_private; | |
bd9854f9 | 2236 | uint32_t instdone[I915_NUM_INSTDONE_REG]; |
8a905236 | 2237 | u32 eir = I915_READ(EIR); |
050ee91f | 2238 | int pipe, i; |
8a905236 | 2239 | |
35aed2e6 CW |
2240 | if (!eir) |
2241 | return; | |
8a905236 | 2242 | |
a70491cc | 2243 | pr_err("render error detected, EIR: 0x%08x\n", eir); |
8a905236 | 2244 | |
bd9854f9 BW |
2245 | i915_get_extra_instdone(dev, instdone); |
2246 | ||
8a905236 JB |
2247 | if (IS_G4X(dev)) { |
2248 | if (eir & (GM45_ERROR_MEM_PRIV | GM45_ERROR_CP_PRIV)) { | |
2249 | u32 ipeir = I915_READ(IPEIR_I965); | |
2250 | ||
a70491cc JP |
2251 | pr_err(" IPEIR: 0x%08x\n", I915_READ(IPEIR_I965)); |
2252 | pr_err(" IPEHR: 0x%08x\n", I915_READ(IPEHR_I965)); | |
050ee91f BW |
2253 | for (i = 0; i < ARRAY_SIZE(instdone); i++) |
2254 | pr_err(" INSTDONE_%d: 0x%08x\n", i, instdone[i]); | |
a70491cc | 2255 | pr_err(" INSTPS: 0x%08x\n", I915_READ(INSTPS)); |
a70491cc | 2256 | pr_err(" ACTHD: 0x%08x\n", I915_READ(ACTHD_I965)); |
8a905236 | 2257 | I915_WRITE(IPEIR_I965, ipeir); |
3143a2bf | 2258 | POSTING_READ(IPEIR_I965); |
8a905236 JB |
2259 | } |
2260 | if (eir & GM45_ERROR_PAGE_TABLE) { | |
2261 | u32 pgtbl_err = I915_READ(PGTBL_ER); | |
a70491cc JP |
2262 | pr_err("page table error\n"); |
2263 | pr_err(" PGTBL_ER: 0x%08x\n", pgtbl_err); | |
8a905236 | 2264 | I915_WRITE(PGTBL_ER, pgtbl_err); |
3143a2bf | 2265 | POSTING_READ(PGTBL_ER); |
8a905236 JB |
2266 | } |
2267 | } | |
2268 | ||
a6c45cf0 | 2269 | if (!IS_GEN2(dev)) { |
8a905236 JB |
2270 | if (eir & I915_ERROR_PAGE_TABLE) { |
2271 | u32 pgtbl_err = I915_READ(PGTBL_ER); | |
a70491cc JP |
2272 | pr_err("page table error\n"); |
2273 | pr_err(" PGTBL_ER: 0x%08x\n", pgtbl_err); | |
8a905236 | 2274 | I915_WRITE(PGTBL_ER, pgtbl_err); |
3143a2bf | 2275 | POSTING_READ(PGTBL_ER); |
8a905236 JB |
2276 | } |
2277 | } | |
2278 | ||
2279 | if (eir & I915_ERROR_MEMORY_REFRESH) { | |
a70491cc | 2280 | pr_err("memory refresh error:\n"); |
9db4a9c7 | 2281 | for_each_pipe(pipe) |
a70491cc | 2282 | pr_err("pipe %c stat: 0x%08x\n", |
9db4a9c7 | 2283 | pipe_name(pipe), I915_READ(PIPESTAT(pipe))); |
8a905236 JB |
2284 | /* pipestat has already been acked */ |
2285 | } | |
2286 | if (eir & I915_ERROR_INSTRUCTION) { | |
a70491cc JP |
2287 | pr_err("instruction error\n"); |
2288 | pr_err(" INSTPM: 0x%08x\n", I915_READ(INSTPM)); | |
050ee91f BW |
2289 | for (i = 0; i < ARRAY_SIZE(instdone); i++) |
2290 | pr_err(" INSTDONE_%d: 0x%08x\n", i, instdone[i]); | |
a6c45cf0 | 2291 | if (INTEL_INFO(dev)->gen < 4) { |
8a905236 JB |
2292 | u32 ipeir = I915_READ(IPEIR); |
2293 | ||
a70491cc JP |
2294 | pr_err(" IPEIR: 0x%08x\n", I915_READ(IPEIR)); |
2295 | pr_err(" IPEHR: 0x%08x\n", I915_READ(IPEHR)); | |
a70491cc | 2296 | pr_err(" ACTHD: 0x%08x\n", I915_READ(ACTHD)); |
8a905236 | 2297 | I915_WRITE(IPEIR, ipeir); |
3143a2bf | 2298 | POSTING_READ(IPEIR); |
8a905236 JB |
2299 | } else { |
2300 | u32 ipeir = I915_READ(IPEIR_I965); | |
2301 | ||
a70491cc JP |
2302 | pr_err(" IPEIR: 0x%08x\n", I915_READ(IPEIR_I965)); |
2303 | pr_err(" IPEHR: 0x%08x\n", I915_READ(IPEHR_I965)); | |
a70491cc | 2304 | pr_err(" INSTPS: 0x%08x\n", I915_READ(INSTPS)); |
a70491cc | 2305 | pr_err(" ACTHD: 0x%08x\n", I915_READ(ACTHD_I965)); |
8a905236 | 2306 | I915_WRITE(IPEIR_I965, ipeir); |
3143a2bf | 2307 | POSTING_READ(IPEIR_I965); |
8a905236 JB |
2308 | } |
2309 | } | |
2310 | ||
2311 | I915_WRITE(EIR, eir); | |
3143a2bf | 2312 | POSTING_READ(EIR); |
8a905236 JB |
2313 | eir = I915_READ(EIR); |
2314 | if (eir) { | |
2315 | /* | |
2316 | * some errors might have become stuck, | |
2317 | * mask them. | |
2318 | */ | |
2319 | DRM_ERROR("EIR stuck: 0x%08x, masking\n", eir); | |
2320 | I915_WRITE(EMR, I915_READ(EMR) | eir); | |
2321 | I915_WRITE(IIR, I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT); | |
2322 | } | |
35aed2e6 CW |
2323 | } |
2324 | ||
2325 | /** | |
2326 | * i915_handle_error - handle an error interrupt | |
2327 | * @dev: drm device | |
2328 | * | |
2329 | * Do some basic checking of regsiter state at error interrupt time and | |
2330 | * dump it to the syslog. Also call i915_capture_error_state() to make | |
2331 | * sure we get a record and make it available in debugfs. Fire a uevent | |
2332 | * so userspace knows something bad happened (should trigger collection | |
2333 | * of a ring dump etc.). | |
2334 | */ | |
58174462 MK |
2335 | void i915_handle_error(struct drm_device *dev, bool wedged, |
2336 | const char *fmt, ...) | |
35aed2e6 CW |
2337 | { |
2338 | struct drm_i915_private *dev_priv = dev->dev_private; | |
58174462 MK |
2339 | va_list args; |
2340 | char error_msg[80]; | |
35aed2e6 | 2341 | |
58174462 MK |
2342 | va_start(args, fmt); |
2343 | vscnprintf(error_msg, sizeof(error_msg), fmt, args); | |
2344 | va_end(args); | |
2345 | ||
2346 | i915_capture_error_state(dev, wedged, error_msg); | |
35aed2e6 | 2347 | i915_report_and_clear_eir(dev); |
8a905236 | 2348 | |
ba1234d1 | 2349 | if (wedged) { |
f69061be DV |
2350 | atomic_set_mask(I915_RESET_IN_PROGRESS_FLAG, |
2351 | &dev_priv->gpu_error.reset_counter); | |
ba1234d1 | 2352 | |
11ed50ec | 2353 | /* |
17e1df07 DV |
2354 | * Wakeup waiting processes so that the reset work function |
2355 | * i915_error_work_func doesn't deadlock trying to grab various | |
2356 | * locks. By bumping the reset counter first, the woken | |
2357 | * processes will see a reset in progress and back off, | |
2358 | * releasing their locks and then wait for the reset completion. | |
2359 | * We must do this for _all_ gpu waiters that might hold locks | |
2360 | * that the reset work needs to acquire. | |
2361 | * | |
2362 | * Note: The wake_up serves as the required memory barrier to | |
2363 | * ensure that the waiters see the updated value of the reset | |
2364 | * counter atomic_t. | |
11ed50ec | 2365 | */ |
17e1df07 | 2366 | i915_error_wake_up(dev_priv, false); |
11ed50ec BG |
2367 | } |
2368 | ||
122f46ba DV |
2369 | /* |
2370 | * Our reset work can grab modeset locks (since it needs to reset the | |
2371 | * state of outstanding pagelips). Hence it must not be run on our own | |
2372 | * dev-priv->wq work queue for otherwise the flush_work in the pageflip | |
2373 | * code will deadlock. | |
2374 | */ | |
2375 | schedule_work(&dev_priv->gpu_error.work); | |
8a905236 JB |
2376 | } |
2377 | ||
21ad8330 | 2378 | static void __always_unused i915_pageflip_stall_check(struct drm_device *dev, int pipe) |
4e5359cd | 2379 | { |
2d1013dd | 2380 | struct drm_i915_private *dev_priv = dev->dev_private; |
4e5359cd SF |
2381 | struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe]; |
2382 | struct intel_crtc *intel_crtc = to_intel_crtc(crtc); | |
05394f39 | 2383 | struct drm_i915_gem_object *obj; |
4e5359cd SF |
2384 | struct intel_unpin_work *work; |
2385 | unsigned long flags; | |
2386 | bool stall_detected; | |
2387 | ||
2388 | /* Ignore early vblank irqs */ | |
2389 | if (intel_crtc == NULL) | |
2390 | return; | |
2391 | ||
2392 | spin_lock_irqsave(&dev->event_lock, flags); | |
2393 | work = intel_crtc->unpin_work; | |
2394 | ||
e7d841ca CW |
2395 | if (work == NULL || |
2396 | atomic_read(&work->pending) >= INTEL_FLIP_COMPLETE || | |
2397 | !work->enable_stall_check) { | |
4e5359cd SF |
2398 | /* Either the pending flip IRQ arrived, or we're too early. Don't check */ |
2399 | spin_unlock_irqrestore(&dev->event_lock, flags); | |
2400 | return; | |
2401 | } | |
2402 | ||
2403 | /* Potential stall - if we see that the flip has happened, assume a missed interrupt */ | |
05394f39 | 2404 | obj = work->pending_flip_obj; |
a6c45cf0 | 2405 | if (INTEL_INFO(dev)->gen >= 4) { |
9db4a9c7 | 2406 | int dspsurf = DSPSURF(intel_crtc->plane); |
446f2545 | 2407 | stall_detected = I915_HI_DISPBASE(I915_READ(dspsurf)) == |
f343c5f6 | 2408 | i915_gem_obj_ggtt_offset(obj); |
4e5359cd | 2409 | } else { |
9db4a9c7 | 2410 | int dspaddr = DSPADDR(intel_crtc->plane); |
f343c5f6 | 2411 | stall_detected = I915_READ(dspaddr) == (i915_gem_obj_ggtt_offset(obj) + |
01f2c773 | 2412 | crtc->y * crtc->fb->pitches[0] + |
4e5359cd SF |
2413 | crtc->x * crtc->fb->bits_per_pixel/8); |
2414 | } | |
2415 | ||
2416 | spin_unlock_irqrestore(&dev->event_lock, flags); | |
2417 | ||
2418 | if (stall_detected) { | |
2419 | DRM_DEBUG_DRIVER("Pageflip stall detected\n"); | |
2420 | intel_prepare_page_flip(dev, intel_crtc->plane); | |
2421 | } | |
2422 | } | |
2423 | ||
42f52ef8 KP |
2424 | /* Called from drm generic code, passed 'crtc' which |
2425 | * we use as a pipe index | |
2426 | */ | |
f71d4af4 | 2427 | static int i915_enable_vblank(struct drm_device *dev, int pipe) |
0a3e67a4 | 2428 | { |
2d1013dd | 2429 | struct drm_i915_private *dev_priv = dev->dev_private; |
e9d21d7f | 2430 | unsigned long irqflags; |
71e0ffa5 | 2431 | |
5eddb70b | 2432 | if (!i915_pipe_enabled(dev, pipe)) |
71e0ffa5 | 2433 | return -EINVAL; |
0a3e67a4 | 2434 | |
1ec14ad3 | 2435 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); |
f796cf8f | 2436 | if (INTEL_INFO(dev)->gen >= 4) |
7c463586 | 2437 | i915_enable_pipestat(dev_priv, pipe, |
755e9019 | 2438 | PIPE_START_VBLANK_INTERRUPT_STATUS); |
e9d21d7f | 2439 | else |
7c463586 | 2440 | i915_enable_pipestat(dev_priv, pipe, |
755e9019 | 2441 | PIPE_VBLANK_INTERRUPT_STATUS); |
8692d00e CW |
2442 | |
2443 | /* maintain vblank delivery even in deep C-states */ | |
3d13ef2e | 2444 | if (INTEL_INFO(dev)->gen == 3) |
6b26c86d | 2445 | I915_WRITE(INSTPM, _MASKED_BIT_DISABLE(INSTPM_AGPBUSY_DIS)); |
1ec14ad3 | 2446 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
8692d00e | 2447 | |
0a3e67a4 JB |
2448 | return 0; |
2449 | } | |
2450 | ||
f71d4af4 | 2451 | static int ironlake_enable_vblank(struct drm_device *dev, int pipe) |
f796cf8f | 2452 | { |
2d1013dd | 2453 | struct drm_i915_private *dev_priv = dev->dev_private; |
f796cf8f | 2454 | unsigned long irqflags; |
b518421f | 2455 | uint32_t bit = (INTEL_INFO(dev)->gen >= 7) ? DE_PIPE_VBLANK_IVB(pipe) : |
40da17c2 | 2456 | DE_PIPE_VBLANK(pipe); |
f796cf8f JB |
2457 | |
2458 | if (!i915_pipe_enabled(dev, pipe)) | |
2459 | return -EINVAL; | |
2460 | ||
2461 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
b518421f | 2462 | ironlake_enable_display_irq(dev_priv, bit); |
b1f14ad0 JB |
2463 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
2464 | ||
2465 | return 0; | |
2466 | } | |
2467 | ||
7e231dbe JB |
2468 | static int valleyview_enable_vblank(struct drm_device *dev, int pipe) |
2469 | { | |
2d1013dd | 2470 | struct drm_i915_private *dev_priv = dev->dev_private; |
7e231dbe | 2471 | unsigned long irqflags; |
7e231dbe JB |
2472 | |
2473 | if (!i915_pipe_enabled(dev, pipe)) | |
2474 | return -EINVAL; | |
2475 | ||
2476 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
31acc7f5 | 2477 | i915_enable_pipestat(dev_priv, pipe, |
755e9019 | 2478 | PIPE_START_VBLANK_INTERRUPT_STATUS); |
7e231dbe JB |
2479 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
2480 | ||
2481 | return 0; | |
2482 | } | |
2483 | ||
abd58f01 BW |
2484 | static int gen8_enable_vblank(struct drm_device *dev, int pipe) |
2485 | { | |
2486 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2487 | unsigned long irqflags; | |
abd58f01 BW |
2488 | |
2489 | if (!i915_pipe_enabled(dev, pipe)) | |
2490 | return -EINVAL; | |
2491 | ||
2492 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
7167d7c6 DV |
2493 | dev_priv->de_irq_mask[pipe] &= ~GEN8_PIPE_VBLANK; |
2494 | I915_WRITE(GEN8_DE_PIPE_IMR(pipe), dev_priv->de_irq_mask[pipe]); | |
2495 | POSTING_READ(GEN8_DE_PIPE_IMR(pipe)); | |
abd58f01 BW |
2496 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
2497 | return 0; | |
2498 | } | |
2499 | ||
42f52ef8 KP |
2500 | /* Called from drm generic code, passed 'crtc' which |
2501 | * we use as a pipe index | |
2502 | */ | |
f71d4af4 | 2503 | static void i915_disable_vblank(struct drm_device *dev, int pipe) |
0a3e67a4 | 2504 | { |
2d1013dd | 2505 | struct drm_i915_private *dev_priv = dev->dev_private; |
e9d21d7f | 2506 | unsigned long irqflags; |
0a3e67a4 | 2507 | |
1ec14ad3 | 2508 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); |
3d13ef2e | 2509 | if (INTEL_INFO(dev)->gen == 3) |
6b26c86d | 2510 | I915_WRITE(INSTPM, _MASKED_BIT_ENABLE(INSTPM_AGPBUSY_DIS)); |
8692d00e | 2511 | |
f796cf8f | 2512 | i915_disable_pipestat(dev_priv, pipe, |
755e9019 ID |
2513 | PIPE_VBLANK_INTERRUPT_STATUS | |
2514 | PIPE_START_VBLANK_INTERRUPT_STATUS); | |
f796cf8f JB |
2515 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
2516 | } | |
2517 | ||
f71d4af4 | 2518 | static void ironlake_disable_vblank(struct drm_device *dev, int pipe) |
f796cf8f | 2519 | { |
2d1013dd | 2520 | struct drm_i915_private *dev_priv = dev->dev_private; |
f796cf8f | 2521 | unsigned long irqflags; |
b518421f | 2522 | uint32_t bit = (INTEL_INFO(dev)->gen >= 7) ? DE_PIPE_VBLANK_IVB(pipe) : |
40da17c2 | 2523 | DE_PIPE_VBLANK(pipe); |
f796cf8f JB |
2524 | |
2525 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
b518421f | 2526 | ironlake_disable_display_irq(dev_priv, bit); |
b1f14ad0 JB |
2527 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
2528 | } | |
2529 | ||
7e231dbe JB |
2530 | static void valleyview_disable_vblank(struct drm_device *dev, int pipe) |
2531 | { | |
2d1013dd | 2532 | struct drm_i915_private *dev_priv = dev->dev_private; |
7e231dbe | 2533 | unsigned long irqflags; |
7e231dbe JB |
2534 | |
2535 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
31acc7f5 | 2536 | i915_disable_pipestat(dev_priv, pipe, |
755e9019 | 2537 | PIPE_START_VBLANK_INTERRUPT_STATUS); |
7e231dbe JB |
2538 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
2539 | } | |
2540 | ||
abd58f01 BW |
2541 | static void gen8_disable_vblank(struct drm_device *dev, int pipe) |
2542 | { | |
2543 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2544 | unsigned long irqflags; | |
abd58f01 BW |
2545 | |
2546 | if (!i915_pipe_enabled(dev, pipe)) | |
2547 | return; | |
2548 | ||
2549 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
7167d7c6 DV |
2550 | dev_priv->de_irq_mask[pipe] |= GEN8_PIPE_VBLANK; |
2551 | I915_WRITE(GEN8_DE_PIPE_IMR(pipe), dev_priv->de_irq_mask[pipe]); | |
2552 | POSTING_READ(GEN8_DE_PIPE_IMR(pipe)); | |
abd58f01 BW |
2553 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
2554 | } | |
2555 | ||
893eead0 CW |
2556 | static u32 |
2557 | ring_last_seqno(struct intel_ring_buffer *ring) | |
852835f3 | 2558 | { |
893eead0 CW |
2559 | return list_entry(ring->request_list.prev, |
2560 | struct drm_i915_gem_request, list)->seqno; | |
2561 | } | |
2562 | ||
9107e9d2 CW |
2563 | static bool |
2564 | ring_idle(struct intel_ring_buffer *ring, u32 seqno) | |
2565 | { | |
2566 | return (list_empty(&ring->request_list) || | |
2567 | i915_seqno_passed(seqno, ring_last_seqno(ring))); | |
f65d9421 BG |
2568 | } |
2569 | ||
a028c4b0 DV |
2570 | static bool |
2571 | ipehr_is_semaphore_wait(struct drm_device *dev, u32 ipehr) | |
2572 | { | |
2573 | if (INTEL_INFO(dev)->gen >= 8) { | |
2574 | /* | |
2575 | * FIXME: gen8 semaphore support - currently we don't emit | |
2576 | * semaphores on bdw anyway, but this needs to be addressed when | |
2577 | * we merge that code. | |
2578 | */ | |
2579 | return false; | |
2580 | } else { | |
2581 | ipehr &= ~MI_SEMAPHORE_SYNC_MASK; | |
2582 | return ipehr == (MI_SEMAPHORE_MBOX | MI_SEMAPHORE_COMPARE | | |
2583 | MI_SEMAPHORE_REGISTER); | |
2584 | } | |
2585 | } | |
2586 | ||
921d42ea DV |
2587 | static struct intel_ring_buffer * |
2588 | semaphore_wait_to_signaller_ring(struct intel_ring_buffer *ring, u32 ipehr) | |
2589 | { | |
2590 | struct drm_i915_private *dev_priv = ring->dev->dev_private; | |
2591 | struct intel_ring_buffer *signaller; | |
2592 | int i; | |
2593 | ||
2594 | if (INTEL_INFO(dev_priv->dev)->gen >= 8) { | |
2595 | /* | |
2596 | * FIXME: gen8 semaphore support - currently we don't emit | |
2597 | * semaphores on bdw anyway, but this needs to be addressed when | |
2598 | * we merge that code. | |
2599 | */ | |
2600 | return NULL; | |
2601 | } else { | |
2602 | u32 sync_bits = ipehr & MI_SEMAPHORE_SYNC_MASK; | |
2603 | ||
2604 | for_each_ring(signaller, dev_priv, i) { | |
2605 | if(ring == signaller) | |
2606 | continue; | |
2607 | ||
2608 | if (sync_bits == | |
2609 | signaller->semaphore_register[ring->id]) | |
2610 | return signaller; | |
2611 | } | |
2612 | } | |
2613 | ||
2614 | DRM_ERROR("No signaller ring found for ring %i, ipehr 0x%08x\n", | |
2615 | ring->id, ipehr); | |
2616 | ||
2617 | return NULL; | |
2618 | } | |
2619 | ||
6274f212 CW |
2620 | static struct intel_ring_buffer * |
2621 | semaphore_waits_for(struct intel_ring_buffer *ring, u32 *seqno) | |
a24a11e6 CW |
2622 | { |
2623 | struct drm_i915_private *dev_priv = ring->dev->dev_private; | |
88fe429d DV |
2624 | u32 cmd, ipehr, head; |
2625 | int i; | |
a24a11e6 CW |
2626 | |
2627 | ipehr = I915_READ(RING_IPEHR(ring->mmio_base)); | |
a028c4b0 | 2628 | if (!ipehr_is_semaphore_wait(ring->dev, ipehr)) |
6274f212 | 2629 | return NULL; |
a24a11e6 | 2630 | |
88fe429d DV |
2631 | /* |
2632 | * HEAD is likely pointing to the dword after the actual command, | |
2633 | * so scan backwards until we find the MBOX. But limit it to just 3 | |
2634 | * dwords. Note that we don't care about ACTHD here since that might | |
2635 | * point at at batch, and semaphores are always emitted into the | |
2636 | * ringbuffer itself. | |
a24a11e6 | 2637 | */ |
88fe429d DV |
2638 | head = I915_READ_HEAD(ring) & HEAD_ADDR; |
2639 | ||
2640 | for (i = 4; i; --i) { | |
2641 | /* | |
2642 | * Be paranoid and presume the hw has gone off into the wild - | |
2643 | * our ring is smaller than what the hardware (and hence | |
2644 | * HEAD_ADDR) allows. Also handles wrap-around. | |
2645 | */ | |
2646 | head &= ring->size - 1; | |
2647 | ||
2648 | /* This here seems to blow up */ | |
2649 | cmd = ioread32(ring->virtual_start + head); | |
a24a11e6 CW |
2650 | if (cmd == ipehr) |
2651 | break; | |
2652 | ||
88fe429d DV |
2653 | head -= 4; |
2654 | } | |
2655 | ||
2656 | if (!i) | |
2657 | return NULL; | |
a24a11e6 | 2658 | |
88fe429d | 2659 | *seqno = ioread32(ring->virtual_start + head + 4) + 1; |
921d42ea | 2660 | return semaphore_wait_to_signaller_ring(ring, ipehr); |
a24a11e6 CW |
2661 | } |
2662 | ||
6274f212 CW |
2663 | static int semaphore_passed(struct intel_ring_buffer *ring) |
2664 | { | |
2665 | struct drm_i915_private *dev_priv = ring->dev->dev_private; | |
2666 | struct intel_ring_buffer *signaller; | |
2667 | u32 seqno, ctl; | |
2668 | ||
2669 | ring->hangcheck.deadlock = true; | |
2670 | ||
2671 | signaller = semaphore_waits_for(ring, &seqno); | |
2672 | if (signaller == NULL || signaller->hangcheck.deadlock) | |
2673 | return -1; | |
2674 | ||
2675 | /* cursory check for an unkickable deadlock */ | |
2676 | ctl = I915_READ_CTL(signaller); | |
2677 | if (ctl & RING_WAIT_SEMAPHORE && semaphore_passed(signaller) < 0) | |
2678 | return -1; | |
2679 | ||
2680 | return i915_seqno_passed(signaller->get_seqno(signaller, false), seqno); | |
2681 | } | |
2682 | ||
2683 | static void semaphore_clear_deadlocks(struct drm_i915_private *dev_priv) | |
2684 | { | |
2685 | struct intel_ring_buffer *ring; | |
2686 | int i; | |
2687 | ||
2688 | for_each_ring(ring, dev_priv, i) | |
2689 | ring->hangcheck.deadlock = false; | |
2690 | } | |
2691 | ||
ad8beaea | 2692 | static enum intel_ring_hangcheck_action |
50877445 | 2693 | ring_stuck(struct intel_ring_buffer *ring, u64 acthd) |
1ec14ad3 CW |
2694 | { |
2695 | struct drm_device *dev = ring->dev; | |
2696 | struct drm_i915_private *dev_priv = dev->dev_private; | |
9107e9d2 CW |
2697 | u32 tmp; |
2698 | ||
6274f212 | 2699 | if (ring->hangcheck.acthd != acthd) |
f2f4d82f | 2700 | return HANGCHECK_ACTIVE; |
6274f212 | 2701 | |
9107e9d2 | 2702 | if (IS_GEN2(dev)) |
f2f4d82f | 2703 | return HANGCHECK_HUNG; |
9107e9d2 CW |
2704 | |
2705 | /* Is the chip hanging on a WAIT_FOR_EVENT? | |
2706 | * If so we can simply poke the RB_WAIT bit | |
2707 | * and break the hang. This should work on | |
2708 | * all but the second generation chipsets. | |
2709 | */ | |
2710 | tmp = I915_READ_CTL(ring); | |
1ec14ad3 | 2711 | if (tmp & RING_WAIT) { |
58174462 MK |
2712 | i915_handle_error(dev, false, |
2713 | "Kicking stuck wait on %s", | |
2714 | ring->name); | |
1ec14ad3 | 2715 | I915_WRITE_CTL(ring, tmp); |
f2f4d82f | 2716 | return HANGCHECK_KICK; |
6274f212 CW |
2717 | } |
2718 | ||
2719 | if (INTEL_INFO(dev)->gen >= 6 && tmp & RING_WAIT_SEMAPHORE) { | |
2720 | switch (semaphore_passed(ring)) { | |
2721 | default: | |
f2f4d82f | 2722 | return HANGCHECK_HUNG; |
6274f212 | 2723 | case 1: |
58174462 MK |
2724 | i915_handle_error(dev, false, |
2725 | "Kicking stuck semaphore on %s", | |
2726 | ring->name); | |
6274f212 | 2727 | I915_WRITE_CTL(ring, tmp); |
f2f4d82f | 2728 | return HANGCHECK_KICK; |
6274f212 | 2729 | case 0: |
f2f4d82f | 2730 | return HANGCHECK_WAIT; |
6274f212 | 2731 | } |
9107e9d2 | 2732 | } |
ed5cbb03 | 2733 | |
f2f4d82f | 2734 | return HANGCHECK_HUNG; |
ed5cbb03 MK |
2735 | } |
2736 | ||
f65d9421 BG |
2737 | /** |
2738 | * This is called when the chip hasn't reported back with completed | |
05407ff8 MK |
2739 | * batchbuffers in a long time. We keep track per ring seqno progress and |
2740 | * if there are no progress, hangcheck score for that ring is increased. | |
2741 | * Further, acthd is inspected to see if the ring is stuck. On stuck case | |
2742 | * we kick the ring. If we see no progress on three subsequent calls | |
2743 | * we assume chip is wedged and try to fix it by resetting the chip. | |
f65d9421 | 2744 | */ |
a658b5d2 | 2745 | static void i915_hangcheck_elapsed(unsigned long data) |
f65d9421 BG |
2746 | { |
2747 | struct drm_device *dev = (struct drm_device *)data; | |
2d1013dd | 2748 | struct drm_i915_private *dev_priv = dev->dev_private; |
b4519513 | 2749 | struct intel_ring_buffer *ring; |
b4519513 | 2750 | int i; |
05407ff8 | 2751 | int busy_count = 0, rings_hung = 0; |
9107e9d2 CW |
2752 | bool stuck[I915_NUM_RINGS] = { 0 }; |
2753 | #define BUSY 1 | |
2754 | #define KICK 5 | |
2755 | #define HUNG 20 | |
893eead0 | 2756 | |
d330a953 | 2757 | if (!i915.enable_hangcheck) |
3e0dc6b0 BW |
2758 | return; |
2759 | ||
b4519513 | 2760 | for_each_ring(ring, dev_priv, i) { |
50877445 CW |
2761 | u64 acthd; |
2762 | u32 seqno; | |
9107e9d2 | 2763 | bool busy = true; |
05407ff8 | 2764 | |
6274f212 CW |
2765 | semaphore_clear_deadlocks(dev_priv); |
2766 | ||
05407ff8 MK |
2767 | seqno = ring->get_seqno(ring, false); |
2768 | acthd = intel_ring_get_active_head(ring); | |
b4519513 | 2769 | |
9107e9d2 CW |
2770 | if (ring->hangcheck.seqno == seqno) { |
2771 | if (ring_idle(ring, seqno)) { | |
da661464 MK |
2772 | ring->hangcheck.action = HANGCHECK_IDLE; |
2773 | ||
9107e9d2 CW |
2774 | if (waitqueue_active(&ring->irq_queue)) { |
2775 | /* Issue a wake-up to catch stuck h/w. */ | |
094f9a54 | 2776 | if (!test_and_set_bit(ring->id, &dev_priv->gpu_error.missed_irq_rings)) { |
f4adcd24 DV |
2777 | if (!(dev_priv->gpu_error.test_irq_rings & intel_ring_flag(ring))) |
2778 | DRM_ERROR("Hangcheck timer elapsed... %s idle\n", | |
2779 | ring->name); | |
2780 | else | |
2781 | DRM_INFO("Fake missed irq on %s\n", | |
2782 | ring->name); | |
094f9a54 CW |
2783 | wake_up_all(&ring->irq_queue); |
2784 | } | |
2785 | /* Safeguard against driver failure */ | |
2786 | ring->hangcheck.score += BUSY; | |
9107e9d2 CW |
2787 | } else |
2788 | busy = false; | |
05407ff8 | 2789 | } else { |
6274f212 CW |
2790 | /* We always increment the hangcheck score |
2791 | * if the ring is busy and still processing | |
2792 | * the same request, so that no single request | |
2793 | * can run indefinitely (such as a chain of | |
2794 | * batches). The only time we do not increment | |
2795 | * the hangcheck score on this ring, if this | |
2796 | * ring is in a legitimate wait for another | |
2797 | * ring. In that case the waiting ring is a | |
2798 | * victim and we want to be sure we catch the | |
2799 | * right culprit. Then every time we do kick | |
2800 | * the ring, add a small increment to the | |
2801 | * score so that we can catch a batch that is | |
2802 | * being repeatedly kicked and so responsible | |
2803 | * for stalling the machine. | |
2804 | */ | |
ad8beaea MK |
2805 | ring->hangcheck.action = ring_stuck(ring, |
2806 | acthd); | |
2807 | ||
2808 | switch (ring->hangcheck.action) { | |
da661464 | 2809 | case HANGCHECK_IDLE: |
f2f4d82f | 2810 | case HANGCHECK_WAIT: |
6274f212 | 2811 | break; |
f2f4d82f | 2812 | case HANGCHECK_ACTIVE: |
ea04cb31 | 2813 | ring->hangcheck.score += BUSY; |
6274f212 | 2814 | break; |
f2f4d82f | 2815 | case HANGCHECK_KICK: |
ea04cb31 | 2816 | ring->hangcheck.score += KICK; |
6274f212 | 2817 | break; |
f2f4d82f | 2818 | case HANGCHECK_HUNG: |
ea04cb31 | 2819 | ring->hangcheck.score += HUNG; |
6274f212 CW |
2820 | stuck[i] = true; |
2821 | break; | |
2822 | } | |
05407ff8 | 2823 | } |
9107e9d2 | 2824 | } else { |
da661464 MK |
2825 | ring->hangcheck.action = HANGCHECK_ACTIVE; |
2826 | ||
9107e9d2 CW |
2827 | /* Gradually reduce the count so that we catch DoS |
2828 | * attempts across multiple batches. | |
2829 | */ | |
2830 | if (ring->hangcheck.score > 0) | |
2831 | ring->hangcheck.score--; | |
d1e61e7f CW |
2832 | } |
2833 | ||
05407ff8 MK |
2834 | ring->hangcheck.seqno = seqno; |
2835 | ring->hangcheck.acthd = acthd; | |
9107e9d2 | 2836 | busy_count += busy; |
893eead0 | 2837 | } |
b9201c14 | 2838 | |
92cab734 | 2839 | for_each_ring(ring, dev_priv, i) { |
b6b0fac0 | 2840 | if (ring->hangcheck.score >= HANGCHECK_SCORE_RING_HUNG) { |
b8d88d1d DV |
2841 | DRM_INFO("%s on %s\n", |
2842 | stuck[i] ? "stuck" : "no progress", | |
2843 | ring->name); | |
a43adf07 | 2844 | rings_hung++; |
92cab734 MK |
2845 | } |
2846 | } | |
2847 | ||
05407ff8 | 2848 | if (rings_hung) |
58174462 | 2849 | return i915_handle_error(dev, true, "Ring hung"); |
f65d9421 | 2850 | |
05407ff8 MK |
2851 | if (busy_count) |
2852 | /* Reset timer case chip hangs without another request | |
2853 | * being added */ | |
10cd45b6 MK |
2854 | i915_queue_hangcheck(dev); |
2855 | } | |
2856 | ||
2857 | void i915_queue_hangcheck(struct drm_device *dev) | |
2858 | { | |
2859 | struct drm_i915_private *dev_priv = dev->dev_private; | |
d330a953 | 2860 | if (!i915.enable_hangcheck) |
10cd45b6 MK |
2861 | return; |
2862 | ||
2863 | mod_timer(&dev_priv->gpu_error.hangcheck_timer, | |
2864 | round_jiffies_up(jiffies + DRM_I915_HANGCHECK_JIFFIES)); | |
f65d9421 BG |
2865 | } |
2866 | ||
91738a95 PZ |
2867 | static void ibx_irq_preinstall(struct drm_device *dev) |
2868 | { | |
2869 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2870 | ||
2871 | if (HAS_PCH_NOP(dev)) | |
2872 | return; | |
2873 | ||
f86f3fb0 | 2874 | GEN5_IRQ_RESET(SDE); |
105b122e PZ |
2875 | |
2876 | if (HAS_PCH_CPT(dev) || HAS_PCH_LPT(dev)) | |
2877 | I915_WRITE(SERR_INT, 0xffffffff); | |
2878 | ||
91738a95 PZ |
2879 | /* |
2880 | * SDEIER is also touched by the interrupt handler to work around missed | |
2881 | * PCH interrupts. Hence we can't update it after the interrupt handler | |
2882 | * is enabled - instead we unconditionally enable all PCH interrupt | |
2883 | * sources here, but then only unmask them as needed with SDEIMR. | |
2884 | */ | |
2885 | I915_WRITE(SDEIER, 0xffffffff); | |
2886 | POSTING_READ(SDEIER); | |
2887 | } | |
2888 | ||
7c4d664e | 2889 | static void gen5_gt_irq_reset(struct drm_device *dev) |
d18ea1b5 DV |
2890 | { |
2891 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2892 | ||
f86f3fb0 | 2893 | GEN5_IRQ_RESET(GT); |
a9d356a6 | 2894 | if (INTEL_INFO(dev)->gen >= 6) |
f86f3fb0 | 2895 | GEN5_IRQ_RESET(GEN6_PM); |
d18ea1b5 DV |
2896 | } |
2897 | ||
1da177e4 LT |
2898 | /* drm_dma.h hooks |
2899 | */ | |
f71d4af4 | 2900 | static void ironlake_irq_preinstall(struct drm_device *dev) |
036a4a7d | 2901 | { |
2d1013dd | 2902 | struct drm_i915_private *dev_priv = dev->dev_private; |
036a4a7d ZW |
2903 | |
2904 | I915_WRITE(HWSTAM, 0xeffe); | |
bdfcdb63 | 2905 | |
f86f3fb0 | 2906 | GEN5_IRQ_RESET(DE); |
c6d954c1 PZ |
2907 | if (IS_GEN7(dev)) |
2908 | I915_WRITE(GEN7_ERR_INT, 0xffffffff); | |
2909 | ||
7c4d664e | 2910 | gen5_gt_irq_reset(dev); |
c650156a | 2911 | |
91738a95 | 2912 | ibx_irq_preinstall(dev); |
7d99163d BW |
2913 | } |
2914 | ||
7e231dbe JB |
2915 | static void valleyview_irq_preinstall(struct drm_device *dev) |
2916 | { | |
2d1013dd | 2917 | struct drm_i915_private *dev_priv = dev->dev_private; |
7e231dbe JB |
2918 | int pipe; |
2919 | ||
7e231dbe JB |
2920 | /* VLV magic */ |
2921 | I915_WRITE(VLV_IMR, 0); | |
2922 | I915_WRITE(RING_IMR(RENDER_RING_BASE), 0); | |
2923 | I915_WRITE(RING_IMR(GEN6_BSD_RING_BASE), 0); | |
2924 | I915_WRITE(RING_IMR(BLT_RING_BASE), 0); | |
2925 | ||
7e231dbe JB |
2926 | /* and GT */ |
2927 | I915_WRITE(GTIIR, I915_READ(GTIIR)); | |
2928 | I915_WRITE(GTIIR, I915_READ(GTIIR)); | |
d18ea1b5 | 2929 | |
7c4d664e | 2930 | gen5_gt_irq_reset(dev); |
7e231dbe JB |
2931 | |
2932 | I915_WRITE(DPINVGTT, 0xff); | |
2933 | ||
2934 | I915_WRITE(PORT_HOTPLUG_EN, 0); | |
2935 | I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT)); | |
2936 | for_each_pipe(pipe) | |
2937 | I915_WRITE(PIPESTAT(pipe), 0xffff); | |
2938 | I915_WRITE(VLV_IIR, 0xffffffff); | |
2939 | I915_WRITE(VLV_IMR, 0xffffffff); | |
2940 | I915_WRITE(VLV_IER, 0x0); | |
2941 | POSTING_READ(VLV_IER); | |
2942 | } | |
2943 | ||
abd58f01 BW |
2944 | static void gen8_irq_preinstall(struct drm_device *dev) |
2945 | { | |
2946 | struct drm_i915_private *dev_priv = dev->dev_private; | |
2947 | int pipe; | |
2948 | ||
abd58f01 BW |
2949 | I915_WRITE(GEN8_MASTER_IRQ, 0); |
2950 | POSTING_READ(GEN8_MASTER_IRQ); | |
2951 | ||
f86f3fb0 PZ |
2952 | GEN8_IRQ_RESET_NDX(GT, 0); |
2953 | GEN8_IRQ_RESET_NDX(GT, 1); | |
2954 | GEN8_IRQ_RESET_NDX(GT, 2); | |
2955 | GEN8_IRQ_RESET_NDX(GT, 3); | |
abd58f01 BW |
2956 | |
2957 | for_each_pipe(pipe) { | |
f86f3fb0 | 2958 | GEN8_IRQ_RESET_NDX(DE_PIPE, pipe); |
abd58f01 BW |
2959 | } |
2960 | ||
f86f3fb0 PZ |
2961 | GEN5_IRQ_RESET(GEN8_DE_PORT_); |
2962 | GEN5_IRQ_RESET(GEN8_DE_MISC_); | |
2963 | GEN5_IRQ_RESET(GEN8_PCU_); | |
09f2344d JB |
2964 | |
2965 | ibx_irq_preinstall(dev); | |
abd58f01 BW |
2966 | } |
2967 | ||
82a28bcf | 2968 | static void ibx_hpd_irq_setup(struct drm_device *dev) |
7fe0b973 | 2969 | { |
2d1013dd | 2970 | struct drm_i915_private *dev_priv = dev->dev_private; |
82a28bcf DV |
2971 | struct drm_mode_config *mode_config = &dev->mode_config; |
2972 | struct intel_encoder *intel_encoder; | |
fee884ed | 2973 | u32 hotplug_irqs, hotplug, enabled_irqs = 0; |
82a28bcf DV |
2974 | |
2975 | if (HAS_PCH_IBX(dev)) { | |
fee884ed | 2976 | hotplug_irqs = SDE_HOTPLUG_MASK; |
82a28bcf | 2977 | list_for_each_entry(intel_encoder, &mode_config->encoder_list, base.head) |
cd569aed | 2978 | if (dev_priv->hpd_stats[intel_encoder->hpd_pin].hpd_mark == HPD_ENABLED) |
fee884ed | 2979 | enabled_irqs |= hpd_ibx[intel_encoder->hpd_pin]; |
82a28bcf | 2980 | } else { |
fee884ed | 2981 | hotplug_irqs = SDE_HOTPLUG_MASK_CPT; |
82a28bcf | 2982 | list_for_each_entry(intel_encoder, &mode_config->encoder_list, base.head) |
cd569aed | 2983 | if (dev_priv->hpd_stats[intel_encoder->hpd_pin].hpd_mark == HPD_ENABLED) |
fee884ed | 2984 | enabled_irqs |= hpd_cpt[intel_encoder->hpd_pin]; |
82a28bcf | 2985 | } |
7fe0b973 | 2986 | |
fee884ed | 2987 | ibx_display_interrupt_update(dev_priv, hotplug_irqs, enabled_irqs); |
82a28bcf DV |
2988 | |
2989 | /* | |
2990 | * Enable digital hotplug on the PCH, and configure the DP short pulse | |
2991 | * duration to 2ms (which is the minimum in the Display Port spec) | |
2992 | * | |
2993 | * This register is the same on all known PCH chips. | |
2994 | */ | |
7fe0b973 KP |
2995 | hotplug = I915_READ(PCH_PORT_HOTPLUG); |
2996 | hotplug &= ~(PORTD_PULSE_DURATION_MASK|PORTC_PULSE_DURATION_MASK|PORTB_PULSE_DURATION_MASK); | |
2997 | hotplug |= PORTD_HOTPLUG_ENABLE | PORTD_PULSE_DURATION_2ms; | |
2998 | hotplug |= PORTC_HOTPLUG_ENABLE | PORTC_PULSE_DURATION_2ms; | |
2999 | hotplug |= PORTB_HOTPLUG_ENABLE | PORTB_PULSE_DURATION_2ms; | |
3000 | I915_WRITE(PCH_PORT_HOTPLUG, hotplug); | |
3001 | } | |
3002 | ||
d46da437 PZ |
3003 | static void ibx_irq_postinstall(struct drm_device *dev) |
3004 | { | |
2d1013dd | 3005 | struct drm_i915_private *dev_priv = dev->dev_private; |
82a28bcf | 3006 | u32 mask; |
e5868a31 | 3007 | |
692a04cf DV |
3008 | if (HAS_PCH_NOP(dev)) |
3009 | return; | |
3010 | ||
105b122e | 3011 | if (HAS_PCH_IBX(dev)) |
5c673b60 | 3012 | mask = SDE_GMBUS | SDE_AUX_MASK | SDE_POISON; |
105b122e | 3013 | else |
5c673b60 | 3014 | mask = SDE_GMBUS_CPT | SDE_AUX_MASK_CPT; |
8664281b | 3015 | |
337ba017 | 3016 | GEN5_ASSERT_IIR_IS_ZERO(SDEIIR); |
d46da437 | 3017 | I915_WRITE(SDEIMR, ~mask); |
d46da437 PZ |
3018 | } |
3019 | ||
0a9a8c91 DV |
3020 | static void gen5_gt_irq_postinstall(struct drm_device *dev) |
3021 | { | |
3022 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3023 | u32 pm_irqs, gt_irqs; | |
3024 | ||
3025 | pm_irqs = gt_irqs = 0; | |
3026 | ||
3027 | dev_priv->gt_irq_mask = ~0; | |
040d2baa | 3028 | if (HAS_L3_DPF(dev)) { |
0a9a8c91 | 3029 | /* L3 parity interrupt is always unmasked. */ |
35a85ac6 BW |
3030 | dev_priv->gt_irq_mask = ~GT_PARITY_ERROR(dev); |
3031 | gt_irqs |= GT_PARITY_ERROR(dev); | |
0a9a8c91 DV |
3032 | } |
3033 | ||
3034 | gt_irqs |= GT_RENDER_USER_INTERRUPT; | |
3035 | if (IS_GEN5(dev)) { | |
3036 | gt_irqs |= GT_RENDER_PIPECTL_NOTIFY_INTERRUPT | | |
3037 | ILK_BSD_USER_INTERRUPT; | |
3038 | } else { | |
3039 | gt_irqs |= GT_BLT_USER_INTERRUPT | GT_BSD_USER_INTERRUPT; | |
3040 | } | |
3041 | ||
35079899 | 3042 | GEN5_IRQ_INIT(GT, dev_priv->gt_irq_mask, gt_irqs); |
0a9a8c91 DV |
3043 | |
3044 | if (INTEL_INFO(dev)->gen >= 6) { | |
a6706b45 | 3045 | pm_irqs |= dev_priv->pm_rps_events; |
0a9a8c91 DV |
3046 | |
3047 | if (HAS_VEBOX(dev)) | |
3048 | pm_irqs |= PM_VEBOX_USER_INTERRUPT; | |
3049 | ||
605cd25b | 3050 | dev_priv->pm_irq_mask = 0xffffffff; |
35079899 | 3051 | GEN5_IRQ_INIT(GEN6_PM, dev_priv->pm_irq_mask, pm_irqs); |
0a9a8c91 DV |
3052 | } |
3053 | } | |
3054 | ||
f71d4af4 | 3055 | static int ironlake_irq_postinstall(struct drm_device *dev) |
036a4a7d | 3056 | { |
4bc9d430 | 3057 | unsigned long irqflags; |
2d1013dd | 3058 | struct drm_i915_private *dev_priv = dev->dev_private; |
8e76f8dc PZ |
3059 | u32 display_mask, extra_mask; |
3060 | ||
3061 | if (INTEL_INFO(dev)->gen >= 7) { | |
3062 | display_mask = (DE_MASTER_IRQ_CONTROL | DE_GSE_IVB | | |
3063 | DE_PCH_EVENT_IVB | DE_PLANEC_FLIP_DONE_IVB | | |
3064 | DE_PLANEB_FLIP_DONE_IVB | | |
5c673b60 | 3065 | DE_PLANEA_FLIP_DONE_IVB | DE_AUX_CHANNEL_A_IVB); |
8e76f8dc | 3066 | extra_mask = (DE_PIPEC_VBLANK_IVB | DE_PIPEB_VBLANK_IVB | |
5c673b60 | 3067 | DE_PIPEA_VBLANK_IVB | DE_ERR_INT_IVB); |
8e76f8dc PZ |
3068 | } else { |
3069 | display_mask = (DE_MASTER_IRQ_CONTROL | DE_GSE | DE_PCH_EVENT | | |
3070 | DE_PLANEA_FLIP_DONE | DE_PLANEB_FLIP_DONE | | |
5b3a856b | 3071 | DE_AUX_CHANNEL_A | |
5b3a856b DV |
3072 | DE_PIPEB_CRC_DONE | DE_PIPEA_CRC_DONE | |
3073 | DE_POISON); | |
5c673b60 DV |
3074 | extra_mask = DE_PIPEA_VBLANK | DE_PIPEB_VBLANK | DE_PCU_EVENT | |
3075 | DE_PIPEB_FIFO_UNDERRUN | DE_PIPEA_FIFO_UNDERRUN; | |
8e76f8dc | 3076 | } |
036a4a7d | 3077 | |
1ec14ad3 | 3078 | dev_priv->irq_mask = ~display_mask; |
036a4a7d | 3079 | |
35079899 | 3080 | GEN5_IRQ_INIT(DE, dev_priv->irq_mask, display_mask | extra_mask); |
036a4a7d | 3081 | |
0a9a8c91 | 3082 | gen5_gt_irq_postinstall(dev); |
036a4a7d | 3083 | |
d46da437 | 3084 | ibx_irq_postinstall(dev); |
7fe0b973 | 3085 | |
f97108d1 | 3086 | if (IS_IRONLAKE_M(dev)) { |
6005ce42 DV |
3087 | /* Enable PCU event interrupts |
3088 | * | |
3089 | * spinlocking not required here for correctness since interrupt | |
4bc9d430 DV |
3090 | * setup is guaranteed to run in single-threaded context. But we |
3091 | * need it to make the assert_spin_locked happy. */ | |
3092 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
f97108d1 | 3093 | ironlake_enable_display_irq(dev_priv, DE_PCU_EVENT); |
4bc9d430 | 3094 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
f97108d1 JB |
3095 | } |
3096 | ||
036a4a7d ZW |
3097 | return 0; |
3098 | } | |
3099 | ||
f8b79e58 ID |
3100 | static void valleyview_display_irqs_install(struct drm_i915_private *dev_priv) |
3101 | { | |
3102 | u32 pipestat_mask; | |
3103 | u32 iir_mask; | |
3104 | ||
3105 | pipestat_mask = PIPESTAT_INT_STATUS_MASK | | |
3106 | PIPE_FIFO_UNDERRUN_STATUS; | |
3107 | ||
3108 | I915_WRITE(PIPESTAT(PIPE_A), pipestat_mask); | |
3109 | I915_WRITE(PIPESTAT(PIPE_B), pipestat_mask); | |
3110 | POSTING_READ(PIPESTAT(PIPE_A)); | |
3111 | ||
3112 | pipestat_mask = PLANE_FLIP_DONE_INT_STATUS_VLV | | |
3113 | PIPE_CRC_DONE_INTERRUPT_STATUS; | |
3114 | ||
3115 | i915_enable_pipestat(dev_priv, PIPE_A, pipestat_mask | | |
3116 | PIPE_GMBUS_INTERRUPT_STATUS); | |
3117 | i915_enable_pipestat(dev_priv, PIPE_B, pipestat_mask); | |
3118 | ||
3119 | iir_mask = I915_DISPLAY_PORT_INTERRUPT | | |
3120 | I915_DISPLAY_PIPE_A_EVENT_INTERRUPT | | |
3121 | I915_DISPLAY_PIPE_B_EVENT_INTERRUPT; | |
3122 | dev_priv->irq_mask &= ~iir_mask; | |
3123 | ||
3124 | I915_WRITE(VLV_IIR, iir_mask); | |
3125 | I915_WRITE(VLV_IIR, iir_mask); | |
3126 | I915_WRITE(VLV_IMR, dev_priv->irq_mask); | |
3127 | I915_WRITE(VLV_IER, ~dev_priv->irq_mask); | |
3128 | POSTING_READ(VLV_IER); | |
3129 | } | |
3130 | ||
3131 | static void valleyview_display_irqs_uninstall(struct drm_i915_private *dev_priv) | |
3132 | { | |
3133 | u32 pipestat_mask; | |
3134 | u32 iir_mask; | |
3135 | ||
3136 | iir_mask = I915_DISPLAY_PORT_INTERRUPT | | |
3137 | I915_DISPLAY_PIPE_A_EVENT_INTERRUPT | | |
6c7fba04 | 3138 | I915_DISPLAY_PIPE_B_EVENT_INTERRUPT; |
f8b79e58 ID |
3139 | |
3140 | dev_priv->irq_mask |= iir_mask; | |
3141 | I915_WRITE(VLV_IER, ~dev_priv->irq_mask); | |
3142 | I915_WRITE(VLV_IMR, dev_priv->irq_mask); | |
3143 | I915_WRITE(VLV_IIR, iir_mask); | |
3144 | I915_WRITE(VLV_IIR, iir_mask); | |
3145 | POSTING_READ(VLV_IIR); | |
3146 | ||
3147 | pipestat_mask = PLANE_FLIP_DONE_INT_STATUS_VLV | | |
3148 | PIPE_CRC_DONE_INTERRUPT_STATUS; | |
3149 | ||
3150 | i915_disable_pipestat(dev_priv, PIPE_A, pipestat_mask | | |
3151 | PIPE_GMBUS_INTERRUPT_STATUS); | |
3152 | i915_disable_pipestat(dev_priv, PIPE_B, pipestat_mask); | |
3153 | ||
3154 | pipestat_mask = PIPESTAT_INT_STATUS_MASK | | |
3155 | PIPE_FIFO_UNDERRUN_STATUS; | |
3156 | I915_WRITE(PIPESTAT(PIPE_A), pipestat_mask); | |
3157 | I915_WRITE(PIPESTAT(PIPE_B), pipestat_mask); | |
3158 | POSTING_READ(PIPESTAT(PIPE_A)); | |
3159 | } | |
3160 | ||
3161 | void valleyview_enable_display_irqs(struct drm_i915_private *dev_priv) | |
3162 | { | |
3163 | assert_spin_locked(&dev_priv->irq_lock); | |
3164 | ||
3165 | if (dev_priv->display_irqs_enabled) | |
3166 | return; | |
3167 | ||
3168 | dev_priv->display_irqs_enabled = true; | |
3169 | ||
3170 | if (dev_priv->dev->irq_enabled) | |
3171 | valleyview_display_irqs_install(dev_priv); | |
3172 | } | |
3173 | ||
3174 | void valleyview_disable_display_irqs(struct drm_i915_private *dev_priv) | |
3175 | { | |
3176 | assert_spin_locked(&dev_priv->irq_lock); | |
3177 | ||
3178 | if (!dev_priv->display_irqs_enabled) | |
3179 | return; | |
3180 | ||
3181 | dev_priv->display_irqs_enabled = false; | |
3182 | ||
3183 | if (dev_priv->dev->irq_enabled) | |
3184 | valleyview_display_irqs_uninstall(dev_priv); | |
3185 | } | |
3186 | ||
7e231dbe JB |
3187 | static int valleyview_irq_postinstall(struct drm_device *dev) |
3188 | { | |
2d1013dd | 3189 | struct drm_i915_private *dev_priv = dev->dev_private; |
b79480ba | 3190 | unsigned long irqflags; |
7e231dbe | 3191 | |
f8b79e58 | 3192 | dev_priv->irq_mask = ~0; |
7e231dbe | 3193 | |
20afbda2 DV |
3194 | I915_WRITE(PORT_HOTPLUG_EN, 0); |
3195 | POSTING_READ(PORT_HOTPLUG_EN); | |
3196 | ||
7e231dbe | 3197 | I915_WRITE(VLV_IMR, dev_priv->irq_mask); |
f8b79e58 | 3198 | I915_WRITE(VLV_IER, ~dev_priv->irq_mask); |
7e231dbe | 3199 | I915_WRITE(VLV_IIR, 0xffffffff); |
7e231dbe JB |
3200 | POSTING_READ(VLV_IER); |
3201 | ||
b79480ba DV |
3202 | /* Interrupt setup is already guaranteed to be single-threaded, this is |
3203 | * just to make the assert_spin_locked check happy. */ | |
3204 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
f8b79e58 ID |
3205 | if (dev_priv->display_irqs_enabled) |
3206 | valleyview_display_irqs_install(dev_priv); | |
b79480ba | 3207 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
31acc7f5 | 3208 | |
7e231dbe JB |
3209 | I915_WRITE(VLV_IIR, 0xffffffff); |
3210 | I915_WRITE(VLV_IIR, 0xffffffff); | |
3211 | ||
0a9a8c91 | 3212 | gen5_gt_irq_postinstall(dev); |
7e231dbe JB |
3213 | |
3214 | /* ack & enable invalid PTE error interrupts */ | |
3215 | #if 0 /* FIXME: add support to irq handler for checking these bits */ | |
3216 | I915_WRITE(DPINVGTT, DPINVGTT_STATUS_MASK); | |
3217 | I915_WRITE(DPINVGTT, DPINVGTT_EN_MASK); | |
3218 | #endif | |
3219 | ||
3220 | I915_WRITE(VLV_MASTER_IER, MASTER_INTERRUPT_ENABLE); | |
20afbda2 DV |
3221 | |
3222 | return 0; | |
3223 | } | |
3224 | ||
abd58f01 BW |
3225 | static void gen8_gt_irq_postinstall(struct drm_i915_private *dev_priv) |
3226 | { | |
3227 | int i; | |
3228 | ||
3229 | /* These are interrupts we'll toggle with the ring mask register */ | |
3230 | uint32_t gt_interrupts[] = { | |
3231 | GT_RENDER_USER_INTERRUPT << GEN8_RCS_IRQ_SHIFT | | |
3232 | GT_RENDER_L3_PARITY_ERROR_INTERRUPT | | |
3233 | GT_RENDER_USER_INTERRUPT << GEN8_BCS_IRQ_SHIFT, | |
3234 | GT_RENDER_USER_INTERRUPT << GEN8_VCS1_IRQ_SHIFT | | |
3235 | GT_RENDER_USER_INTERRUPT << GEN8_VCS2_IRQ_SHIFT, | |
3236 | 0, | |
3237 | GT_RENDER_USER_INTERRUPT << GEN8_VECS_IRQ_SHIFT | |
3238 | }; | |
3239 | ||
337ba017 | 3240 | for (i = 0; i < ARRAY_SIZE(gt_interrupts); i++) |
35079899 | 3241 | GEN8_IRQ_INIT_NDX(GT, i, ~gt_interrupts[i], gt_interrupts[i]); |
abd58f01 BW |
3242 | } |
3243 | ||
3244 | static void gen8_de_irq_postinstall(struct drm_i915_private *dev_priv) | |
3245 | { | |
3246 | struct drm_device *dev = dev_priv->dev; | |
13b3a0a7 DV |
3247 | uint32_t de_pipe_masked = GEN8_PIPE_FLIP_DONE | |
3248 | GEN8_PIPE_CDCLK_CRC_DONE | | |
13b3a0a7 | 3249 | GEN8_DE_PIPE_IRQ_FAULT_ERRORS; |
5c673b60 DV |
3250 | uint32_t de_pipe_enables = de_pipe_masked | GEN8_PIPE_VBLANK | |
3251 | GEN8_PIPE_FIFO_UNDERRUN; | |
abd58f01 | 3252 | int pipe; |
13b3a0a7 DV |
3253 | dev_priv->de_irq_mask[PIPE_A] = ~de_pipe_masked; |
3254 | dev_priv->de_irq_mask[PIPE_B] = ~de_pipe_masked; | |
3255 | dev_priv->de_irq_mask[PIPE_C] = ~de_pipe_masked; | |
abd58f01 | 3256 | |
337ba017 | 3257 | for_each_pipe(pipe) |
35079899 PZ |
3258 | GEN8_IRQ_INIT_NDX(DE_PIPE, pipe, dev_priv->de_irq_mask[pipe], |
3259 | de_pipe_enables); | |
abd58f01 | 3260 | |
35079899 | 3261 | GEN5_IRQ_INIT(GEN8_DE_PORT_, ~GEN8_AUX_CHANNEL_A, GEN8_AUX_CHANNEL_A); |
abd58f01 BW |
3262 | } |
3263 | ||
3264 | static int gen8_irq_postinstall(struct drm_device *dev) | |
3265 | { | |
3266 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3267 | ||
3268 | gen8_gt_irq_postinstall(dev_priv); | |
3269 | gen8_de_irq_postinstall(dev_priv); | |
3270 | ||
3271 | ibx_irq_postinstall(dev); | |
3272 | ||
3273 | I915_WRITE(GEN8_MASTER_IRQ, DE_MASTER_IRQ_CONTROL); | |
3274 | POSTING_READ(GEN8_MASTER_IRQ); | |
3275 | ||
3276 | return 0; | |
3277 | } | |
3278 | ||
efbd3fc3 PZ |
3279 | static void ibx_irq_uninstall(struct drm_device *dev) |
3280 | { | |
3281 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3282 | ||
3283 | if (HAS_PCH_NOP(dev)) | |
3284 | return; | |
3285 | ||
3286 | GEN5_IRQ_RESET(SDE); | |
3287 | ||
3288 | if (HAS_PCH_CPT(dev) || HAS_PCH_LPT(dev)) | |
3289 | I915_WRITE(SERR_INT, 0xffffffff); | |
3290 | } | |
3291 | ||
abd58f01 BW |
3292 | static void gen8_irq_uninstall(struct drm_device *dev) |
3293 | { | |
3294 | struct drm_i915_private *dev_priv = dev->dev_private; | |
3295 | int pipe; | |
3296 | ||
3297 | if (!dev_priv) | |
3298 | return; | |
3299 | ||
abd58f01 BW |
3300 | I915_WRITE(GEN8_MASTER_IRQ, 0); |
3301 | ||
f86f3fb0 PZ |
3302 | GEN8_IRQ_RESET_NDX(GT, 0); |
3303 | GEN8_IRQ_RESET_NDX(GT, 1); | |
3304 | GEN8_IRQ_RESET_NDX(GT, 2); | |
3305 | GEN8_IRQ_RESET_NDX(GT, 3); | |
abd58f01 | 3306 | |
f86f3fb0 PZ |
3307 | for_each_pipe(pipe) |
3308 | GEN8_IRQ_RESET_NDX(DE_PIPE, pipe); | |
abd58f01 | 3309 | |
f86f3fb0 PZ |
3310 | GEN5_IRQ_RESET(GEN8_DE_PORT_); |
3311 | GEN5_IRQ_RESET(GEN8_DE_MISC_); | |
3312 | GEN5_IRQ_RESET(GEN8_PCU_); | |
8f6ff03d PZ |
3313 | |
3314 | ibx_irq_uninstall(dev); | |
abd58f01 BW |
3315 | } |
3316 | ||
7e231dbe JB |
3317 | static void valleyview_irq_uninstall(struct drm_device *dev) |
3318 | { | |
2d1013dd | 3319 | struct drm_i915_private *dev_priv = dev->dev_private; |
f8b79e58 | 3320 | unsigned long irqflags; |
7e231dbe JB |
3321 | int pipe; |
3322 | ||
3323 | if (!dev_priv) | |
3324 | return; | |
3325 | ||
3ca1cced | 3326 | intel_hpd_irq_uninstall(dev_priv); |
ac4c16c5 | 3327 | |
7e231dbe JB |
3328 | for_each_pipe(pipe) |
3329 | I915_WRITE(PIPESTAT(pipe), 0xffff); | |
3330 | ||
3331 | I915_WRITE(HWSTAM, 0xffffffff); | |
3332 | I915_WRITE(PORT_HOTPLUG_EN, 0); | |
3333 | I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT)); | |
f8b79e58 ID |
3334 | |
3335 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
3336 | if (dev_priv->display_irqs_enabled) | |
3337 | valleyview_display_irqs_uninstall(dev_priv); | |
3338 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); | |
3339 | ||
3340 | dev_priv->irq_mask = 0; | |
3341 | ||
7e231dbe JB |
3342 | I915_WRITE(VLV_IIR, 0xffffffff); |
3343 | I915_WRITE(VLV_IMR, 0xffffffff); | |
3344 | I915_WRITE(VLV_IER, 0x0); | |
3345 | POSTING_READ(VLV_IER); | |
3346 | } | |
3347 | ||
f71d4af4 | 3348 | static void ironlake_irq_uninstall(struct drm_device *dev) |
036a4a7d | 3349 | { |
2d1013dd | 3350 | struct drm_i915_private *dev_priv = dev->dev_private; |
4697995b JB |
3351 | |
3352 | if (!dev_priv) | |
3353 | return; | |
3354 | ||
3ca1cced | 3355 | intel_hpd_irq_uninstall(dev_priv); |
ac4c16c5 | 3356 | |
036a4a7d ZW |
3357 | I915_WRITE(HWSTAM, 0xffffffff); |
3358 | ||
f86f3fb0 | 3359 | GEN5_IRQ_RESET(DE); |
8664281b | 3360 | if (IS_GEN7(dev)) |
c6d954c1 | 3361 | I915_WRITE(GEN7_ERR_INT, 0xffffffff); |
036a4a7d | 3362 | |
7c4d664e | 3363 | gen5_gt_irq_reset(dev); |
192aac1f | 3364 | |
efbd3fc3 | 3365 | ibx_irq_uninstall(dev); |
036a4a7d ZW |
3366 | } |
3367 | ||
a266c7d5 | 3368 | static void i8xx_irq_preinstall(struct drm_device * dev) |
1da177e4 | 3369 | { |
2d1013dd | 3370 | struct drm_i915_private *dev_priv = dev->dev_private; |
9db4a9c7 | 3371 | int pipe; |
91e3738e | 3372 | |
9db4a9c7 JB |
3373 | for_each_pipe(pipe) |
3374 | I915_WRITE(PIPESTAT(pipe), 0); | |
a266c7d5 CW |
3375 | I915_WRITE16(IMR, 0xffff); |
3376 | I915_WRITE16(IER, 0x0); | |
3377 | POSTING_READ16(IER); | |
c2798b19 CW |
3378 | } |
3379 | ||
3380 | static int i8xx_irq_postinstall(struct drm_device *dev) | |
3381 | { | |
2d1013dd | 3382 | struct drm_i915_private *dev_priv = dev->dev_private; |
379ef82d | 3383 | unsigned long irqflags; |
c2798b19 | 3384 | |
c2798b19 CW |
3385 | I915_WRITE16(EMR, |
3386 | ~(I915_ERROR_PAGE_TABLE | I915_ERROR_MEMORY_REFRESH)); | |
3387 | ||
3388 | /* Unmask the interrupts that we always want on. */ | |
3389 | dev_priv->irq_mask = | |
3390 | ~(I915_DISPLAY_PIPE_A_EVENT_INTERRUPT | | |
3391 | I915_DISPLAY_PIPE_B_EVENT_INTERRUPT | | |
3392 | I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT | | |
3393 | I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT | | |
3394 | I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT); | |
3395 | I915_WRITE16(IMR, dev_priv->irq_mask); | |
3396 | ||
3397 | I915_WRITE16(IER, | |
3398 | I915_DISPLAY_PIPE_A_EVENT_INTERRUPT | | |
3399 | I915_DISPLAY_PIPE_B_EVENT_INTERRUPT | | |
3400 | I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT | | |
3401 | I915_USER_INTERRUPT); | |
3402 | POSTING_READ16(IER); | |
3403 | ||
379ef82d DV |
3404 | /* Interrupt setup is already guaranteed to be single-threaded, this is |
3405 | * just to make the assert_spin_locked check happy. */ | |
3406 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
755e9019 ID |
3407 | i915_enable_pipestat(dev_priv, PIPE_A, PIPE_CRC_DONE_INTERRUPT_STATUS); |
3408 | i915_enable_pipestat(dev_priv, PIPE_B, PIPE_CRC_DONE_INTERRUPT_STATUS); | |
379ef82d DV |
3409 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
3410 | ||
c2798b19 CW |
3411 | return 0; |
3412 | } | |
3413 | ||
90a72f87 VS |
3414 | /* |
3415 | * Returns true when a page flip has completed. | |
3416 | */ | |
3417 | static bool i8xx_handle_vblank(struct drm_device *dev, | |
1f1c2e24 | 3418 | int plane, int pipe, u32 iir) |
90a72f87 | 3419 | { |
2d1013dd | 3420 | struct drm_i915_private *dev_priv = dev->dev_private; |
1f1c2e24 | 3421 | u16 flip_pending = DISPLAY_PLANE_FLIP_PENDING(plane); |
90a72f87 VS |
3422 | |
3423 | if (!drm_handle_vblank(dev, pipe)) | |
3424 | return false; | |
3425 | ||
3426 | if ((iir & flip_pending) == 0) | |
3427 | return false; | |
3428 | ||
1f1c2e24 | 3429 | intel_prepare_page_flip(dev, plane); |
90a72f87 VS |
3430 | |
3431 | /* We detect FlipDone by looking for the change in PendingFlip from '1' | |
3432 | * to '0' on the following vblank, i.e. IIR has the Pendingflip | |
3433 | * asserted following the MI_DISPLAY_FLIP, but ISR is deasserted, hence | |
3434 | * the flip is completed (no longer pending). Since this doesn't raise | |
3435 | * an interrupt per se, we watch for the change at vblank. | |
3436 | */ | |
3437 | if (I915_READ16(ISR) & flip_pending) | |
3438 | return false; | |
3439 | ||
3440 | intel_finish_page_flip(dev, pipe); | |
3441 | ||
3442 | return true; | |
3443 | } | |
3444 | ||
ff1f525e | 3445 | static irqreturn_t i8xx_irq_handler(int irq, void *arg) |
c2798b19 CW |
3446 | { |
3447 | struct drm_device *dev = (struct drm_device *) arg; | |
2d1013dd | 3448 | struct drm_i915_private *dev_priv = dev->dev_private; |
c2798b19 CW |
3449 | u16 iir, new_iir; |
3450 | u32 pipe_stats[2]; | |
3451 | unsigned long irqflags; | |
c2798b19 CW |
3452 | int pipe; |
3453 | u16 flip_mask = | |
3454 | I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT | | |
3455 | I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT; | |
3456 | ||
c2798b19 CW |
3457 | iir = I915_READ16(IIR); |
3458 | if (iir == 0) | |
3459 | return IRQ_NONE; | |
3460 | ||
3461 | while (iir & ~flip_mask) { | |
3462 | /* Can't rely on pipestat interrupt bit in iir as it might | |
3463 | * have been cleared after the pipestat interrupt was received. | |
3464 | * It doesn't set the bit in iir again, but it still produces | |
3465 | * interrupts (for non-MSI). | |
3466 | */ | |
3467 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
3468 | if (iir & I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT) | |
58174462 MK |
3469 | i915_handle_error(dev, false, |
3470 | "Command parser error, iir 0x%08x", | |
3471 | iir); | |
c2798b19 CW |
3472 | |
3473 | for_each_pipe(pipe) { | |
3474 | int reg = PIPESTAT(pipe); | |
3475 | pipe_stats[pipe] = I915_READ(reg); | |
3476 | ||
3477 | /* | |
3478 | * Clear the PIPE*STAT regs before the IIR | |
3479 | */ | |
2d9d2b0b | 3480 | if (pipe_stats[pipe] & 0x8000ffff) |
c2798b19 | 3481 | I915_WRITE(reg, pipe_stats[pipe]); |
c2798b19 CW |
3482 | } |
3483 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); | |
3484 | ||
3485 | I915_WRITE16(IIR, iir & ~flip_mask); | |
3486 | new_iir = I915_READ16(IIR); /* Flush posted writes */ | |
3487 | ||
d05c617e | 3488 | i915_update_dri1_breadcrumb(dev); |
c2798b19 CW |
3489 | |
3490 | if (iir & I915_USER_INTERRUPT) | |
3491 | notify_ring(dev, &dev_priv->ring[RCS]); | |
3492 | ||
4356d586 | 3493 | for_each_pipe(pipe) { |
1f1c2e24 | 3494 | int plane = pipe; |
3a77c4c4 | 3495 | if (HAS_FBC(dev)) |
1f1c2e24 VS |
3496 | plane = !plane; |
3497 | ||
4356d586 | 3498 | if (pipe_stats[pipe] & PIPE_VBLANK_INTERRUPT_STATUS && |
1f1c2e24 VS |
3499 | i8xx_handle_vblank(dev, plane, pipe, iir)) |
3500 | flip_mask &= ~DISPLAY_PLANE_FLIP_PENDING(plane); | |
c2798b19 | 3501 | |
4356d586 | 3502 | if (pipe_stats[pipe] & PIPE_CRC_DONE_INTERRUPT_STATUS) |
277de95e | 3503 | i9xx_pipe_crc_irq_handler(dev, pipe); |
2d9d2b0b VS |
3504 | |
3505 | if (pipe_stats[pipe] & PIPE_FIFO_UNDERRUN_STATUS && | |
3506 | intel_set_cpu_fifo_underrun_reporting(dev, pipe, false)) | |
fc2c807b | 3507 | DRM_ERROR("pipe %c underrun\n", pipe_name(pipe)); |
4356d586 | 3508 | } |
c2798b19 CW |
3509 | |
3510 | iir = new_iir; | |
3511 | } | |
3512 | ||
3513 | return IRQ_HANDLED; | |
3514 | } | |
3515 | ||
3516 | static void i8xx_irq_uninstall(struct drm_device * dev) | |
3517 | { | |
2d1013dd | 3518 | struct drm_i915_private *dev_priv = dev->dev_private; |
c2798b19 CW |
3519 | int pipe; |
3520 | ||
c2798b19 CW |
3521 | for_each_pipe(pipe) { |
3522 | /* Clear enable bits; then clear status bits */ | |
3523 | I915_WRITE(PIPESTAT(pipe), 0); | |
3524 | I915_WRITE(PIPESTAT(pipe), I915_READ(PIPESTAT(pipe))); | |
3525 | } | |
3526 | I915_WRITE16(IMR, 0xffff); | |
3527 | I915_WRITE16(IER, 0x0); | |
3528 | I915_WRITE16(IIR, I915_READ16(IIR)); | |
3529 | } | |
3530 | ||
a266c7d5 CW |
3531 | static void i915_irq_preinstall(struct drm_device * dev) |
3532 | { | |
2d1013dd | 3533 | struct drm_i915_private *dev_priv = dev->dev_private; |
a266c7d5 CW |
3534 | int pipe; |
3535 | ||
a266c7d5 CW |
3536 | if (I915_HAS_HOTPLUG(dev)) { |
3537 | I915_WRITE(PORT_HOTPLUG_EN, 0); | |
3538 | I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT)); | |
3539 | } | |
3540 | ||
00d98ebd | 3541 | I915_WRITE16(HWSTAM, 0xeffe); |
a266c7d5 CW |
3542 | for_each_pipe(pipe) |
3543 | I915_WRITE(PIPESTAT(pipe), 0); | |
3544 | I915_WRITE(IMR, 0xffffffff); | |
3545 | I915_WRITE(IER, 0x0); | |
3546 | POSTING_READ(IER); | |
3547 | } | |
3548 | ||
3549 | static int i915_irq_postinstall(struct drm_device *dev) | |
3550 | { | |
2d1013dd | 3551 | struct drm_i915_private *dev_priv = dev->dev_private; |
38bde180 | 3552 | u32 enable_mask; |
379ef82d | 3553 | unsigned long irqflags; |
a266c7d5 | 3554 | |
38bde180 CW |
3555 | I915_WRITE(EMR, ~(I915_ERROR_PAGE_TABLE | I915_ERROR_MEMORY_REFRESH)); |
3556 | ||
3557 | /* Unmask the interrupts that we always want on. */ | |
3558 | dev_priv->irq_mask = | |
3559 | ~(I915_ASLE_INTERRUPT | | |
3560 | I915_DISPLAY_PIPE_A_EVENT_INTERRUPT | | |
3561 | I915_DISPLAY_PIPE_B_EVENT_INTERRUPT | | |
3562 | I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT | | |
3563 | I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT | | |
3564 | I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT); | |
3565 | ||
3566 | enable_mask = | |
3567 | I915_ASLE_INTERRUPT | | |
3568 | I915_DISPLAY_PIPE_A_EVENT_INTERRUPT | | |
3569 | I915_DISPLAY_PIPE_B_EVENT_INTERRUPT | | |
3570 | I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT | | |
3571 | I915_USER_INTERRUPT; | |
3572 | ||
a266c7d5 | 3573 | if (I915_HAS_HOTPLUG(dev)) { |
20afbda2 DV |
3574 | I915_WRITE(PORT_HOTPLUG_EN, 0); |
3575 | POSTING_READ(PORT_HOTPLUG_EN); | |
3576 | ||
a266c7d5 CW |
3577 | /* Enable in IER... */ |
3578 | enable_mask |= I915_DISPLAY_PORT_INTERRUPT; | |
3579 | /* and unmask in IMR */ | |
3580 | dev_priv->irq_mask &= ~I915_DISPLAY_PORT_INTERRUPT; | |
3581 | } | |
3582 | ||
a266c7d5 CW |
3583 | I915_WRITE(IMR, dev_priv->irq_mask); |
3584 | I915_WRITE(IER, enable_mask); | |
3585 | POSTING_READ(IER); | |
3586 | ||
f49e38dd | 3587 | i915_enable_asle_pipestat(dev); |
20afbda2 | 3588 | |
379ef82d DV |
3589 | /* Interrupt setup is already guaranteed to be single-threaded, this is |
3590 | * just to make the assert_spin_locked check happy. */ | |
3591 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
755e9019 ID |
3592 | i915_enable_pipestat(dev_priv, PIPE_A, PIPE_CRC_DONE_INTERRUPT_STATUS); |
3593 | i915_enable_pipestat(dev_priv, PIPE_B, PIPE_CRC_DONE_INTERRUPT_STATUS); | |
379ef82d DV |
3594 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
3595 | ||
20afbda2 DV |
3596 | return 0; |
3597 | } | |
3598 | ||
90a72f87 VS |
3599 | /* |
3600 | * Returns true when a page flip has completed. | |
3601 | */ | |
3602 | static bool i915_handle_vblank(struct drm_device *dev, | |
3603 | int plane, int pipe, u32 iir) | |
3604 | { | |
2d1013dd | 3605 | struct drm_i915_private *dev_priv = dev->dev_private; |
90a72f87 VS |
3606 | u32 flip_pending = DISPLAY_PLANE_FLIP_PENDING(plane); |
3607 | ||
3608 | if (!drm_handle_vblank(dev, pipe)) | |
3609 | return false; | |
3610 | ||
3611 | if ((iir & flip_pending) == 0) | |
3612 | return false; | |
3613 | ||
3614 | intel_prepare_page_flip(dev, plane); | |
3615 | ||
3616 | /* We detect FlipDone by looking for the change in PendingFlip from '1' | |
3617 | * to '0' on the following vblank, i.e. IIR has the Pendingflip | |
3618 | * asserted following the MI_DISPLAY_FLIP, but ISR is deasserted, hence | |
3619 | * the flip is completed (no longer pending). Since this doesn't raise | |
3620 | * an interrupt per se, we watch for the change at vblank. | |
3621 | */ | |
3622 | if (I915_READ(ISR) & flip_pending) | |
3623 | return false; | |
3624 | ||
3625 | intel_finish_page_flip(dev, pipe); | |
3626 | ||
3627 | return true; | |
3628 | } | |
3629 | ||
ff1f525e | 3630 | static irqreturn_t i915_irq_handler(int irq, void *arg) |
a266c7d5 CW |
3631 | { |
3632 | struct drm_device *dev = (struct drm_device *) arg; | |
2d1013dd | 3633 | struct drm_i915_private *dev_priv = dev->dev_private; |
8291ee90 | 3634 | u32 iir, new_iir, pipe_stats[I915_MAX_PIPES]; |
a266c7d5 | 3635 | unsigned long irqflags; |
38bde180 CW |
3636 | u32 flip_mask = |
3637 | I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT | | |
3638 | I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT; | |
38bde180 | 3639 | int pipe, ret = IRQ_NONE; |
a266c7d5 | 3640 | |
a266c7d5 | 3641 | iir = I915_READ(IIR); |
38bde180 CW |
3642 | do { |
3643 | bool irq_received = (iir & ~flip_mask) != 0; | |
8291ee90 | 3644 | bool blc_event = false; |
a266c7d5 CW |
3645 | |
3646 | /* Can't rely on pipestat interrupt bit in iir as it might | |
3647 | * have been cleared after the pipestat interrupt was received. | |
3648 | * It doesn't set the bit in iir again, but it still produces | |
3649 | * interrupts (for non-MSI). | |
3650 | */ | |
3651 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
3652 | if (iir & I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT) | |
58174462 MK |
3653 | i915_handle_error(dev, false, |
3654 | "Command parser error, iir 0x%08x", | |
3655 | iir); | |
a266c7d5 CW |
3656 | |
3657 | for_each_pipe(pipe) { | |
3658 | int reg = PIPESTAT(pipe); | |
3659 | pipe_stats[pipe] = I915_READ(reg); | |
3660 | ||
38bde180 | 3661 | /* Clear the PIPE*STAT regs before the IIR */ |
a266c7d5 | 3662 | if (pipe_stats[pipe] & 0x8000ffff) { |
a266c7d5 | 3663 | I915_WRITE(reg, pipe_stats[pipe]); |
38bde180 | 3664 | irq_received = true; |
a266c7d5 CW |
3665 | } |
3666 | } | |
3667 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); | |
3668 | ||
3669 | if (!irq_received) | |
3670 | break; | |
3671 | ||
a266c7d5 | 3672 | /* Consume port. Then clear IIR or we'll miss events */ |
16c6c56b VS |
3673 | if (I915_HAS_HOTPLUG(dev) && |
3674 | iir & I915_DISPLAY_PORT_INTERRUPT) | |
3675 | i9xx_hpd_irq_handler(dev); | |
a266c7d5 | 3676 | |
38bde180 | 3677 | I915_WRITE(IIR, iir & ~flip_mask); |
a266c7d5 CW |
3678 | new_iir = I915_READ(IIR); /* Flush posted writes */ |
3679 | ||
a266c7d5 CW |
3680 | if (iir & I915_USER_INTERRUPT) |
3681 | notify_ring(dev, &dev_priv->ring[RCS]); | |
a266c7d5 | 3682 | |
a266c7d5 | 3683 | for_each_pipe(pipe) { |
38bde180 | 3684 | int plane = pipe; |
3a77c4c4 | 3685 | if (HAS_FBC(dev)) |
38bde180 | 3686 | plane = !plane; |
90a72f87 | 3687 | |
8291ee90 | 3688 | if (pipe_stats[pipe] & PIPE_VBLANK_INTERRUPT_STATUS && |
90a72f87 VS |
3689 | i915_handle_vblank(dev, plane, pipe, iir)) |
3690 | flip_mask &= ~DISPLAY_PLANE_FLIP_PENDING(plane); | |
a266c7d5 CW |
3691 | |
3692 | if (pipe_stats[pipe] & PIPE_LEGACY_BLC_EVENT_STATUS) | |
3693 | blc_event = true; | |
4356d586 DV |
3694 | |
3695 | if (pipe_stats[pipe] & PIPE_CRC_DONE_INTERRUPT_STATUS) | |
277de95e | 3696 | i9xx_pipe_crc_irq_handler(dev, pipe); |
2d9d2b0b VS |
3697 | |
3698 | if (pipe_stats[pipe] & PIPE_FIFO_UNDERRUN_STATUS && | |
3699 | intel_set_cpu_fifo_underrun_reporting(dev, pipe, false)) | |
fc2c807b | 3700 | DRM_ERROR("pipe %c underrun\n", pipe_name(pipe)); |
a266c7d5 CW |
3701 | } |
3702 | ||
a266c7d5 CW |
3703 | if (blc_event || (iir & I915_ASLE_INTERRUPT)) |
3704 | intel_opregion_asle_intr(dev); | |
3705 | ||
3706 | /* With MSI, interrupts are only generated when iir | |
3707 | * transitions from zero to nonzero. If another bit got | |
3708 | * set while we were handling the existing iir bits, then | |
3709 | * we would never get another interrupt. | |
3710 | * | |
3711 | * This is fine on non-MSI as well, as if we hit this path | |
3712 | * we avoid exiting the interrupt handler only to generate | |
3713 | * another one. | |
3714 | * | |
3715 | * Note that for MSI this could cause a stray interrupt report | |
3716 | * if an interrupt landed in the time between writing IIR and | |
3717 | * the posting read. This should be rare enough to never | |
3718 | * trigger the 99% of 100,000 interrupts test for disabling | |
3719 | * stray interrupts. | |
3720 | */ | |
38bde180 | 3721 | ret = IRQ_HANDLED; |
a266c7d5 | 3722 | iir = new_iir; |
38bde180 | 3723 | } while (iir & ~flip_mask); |
a266c7d5 | 3724 | |
d05c617e | 3725 | i915_update_dri1_breadcrumb(dev); |
8291ee90 | 3726 | |
a266c7d5 CW |
3727 | return ret; |
3728 | } | |
3729 | ||
3730 | static void i915_irq_uninstall(struct drm_device * dev) | |
3731 | { | |
2d1013dd | 3732 | struct drm_i915_private *dev_priv = dev->dev_private; |
a266c7d5 CW |
3733 | int pipe; |
3734 | ||
3ca1cced | 3735 | intel_hpd_irq_uninstall(dev_priv); |
ac4c16c5 | 3736 | |
a266c7d5 CW |
3737 | if (I915_HAS_HOTPLUG(dev)) { |
3738 | I915_WRITE(PORT_HOTPLUG_EN, 0); | |
3739 | I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT)); | |
3740 | } | |
3741 | ||
00d98ebd | 3742 | I915_WRITE16(HWSTAM, 0xffff); |
55b39755 CW |
3743 | for_each_pipe(pipe) { |
3744 | /* Clear enable bits; then clear status bits */ | |
a266c7d5 | 3745 | I915_WRITE(PIPESTAT(pipe), 0); |
55b39755 CW |
3746 | I915_WRITE(PIPESTAT(pipe), I915_READ(PIPESTAT(pipe))); |
3747 | } | |
a266c7d5 CW |
3748 | I915_WRITE(IMR, 0xffffffff); |
3749 | I915_WRITE(IER, 0x0); | |
3750 | ||
a266c7d5 CW |
3751 | I915_WRITE(IIR, I915_READ(IIR)); |
3752 | } | |
3753 | ||
3754 | static void i965_irq_preinstall(struct drm_device * dev) | |
3755 | { | |
2d1013dd | 3756 | struct drm_i915_private *dev_priv = dev->dev_private; |
a266c7d5 CW |
3757 | int pipe; |
3758 | ||
adca4730 CW |
3759 | I915_WRITE(PORT_HOTPLUG_EN, 0); |
3760 | I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT)); | |
a266c7d5 CW |
3761 | |
3762 | I915_WRITE(HWSTAM, 0xeffe); | |
3763 | for_each_pipe(pipe) | |
3764 | I915_WRITE(PIPESTAT(pipe), 0); | |
3765 | I915_WRITE(IMR, 0xffffffff); | |
3766 | I915_WRITE(IER, 0x0); | |
3767 | POSTING_READ(IER); | |
3768 | } | |
3769 | ||
3770 | static int i965_irq_postinstall(struct drm_device *dev) | |
3771 | { | |
2d1013dd | 3772 | struct drm_i915_private *dev_priv = dev->dev_private; |
bbba0a97 | 3773 | u32 enable_mask; |
a266c7d5 | 3774 | u32 error_mask; |
b79480ba | 3775 | unsigned long irqflags; |
a266c7d5 | 3776 | |
a266c7d5 | 3777 | /* Unmask the interrupts that we always want on. */ |
bbba0a97 | 3778 | dev_priv->irq_mask = ~(I915_ASLE_INTERRUPT | |
adca4730 | 3779 | I915_DISPLAY_PORT_INTERRUPT | |
bbba0a97 CW |
3780 | I915_DISPLAY_PIPE_A_EVENT_INTERRUPT | |
3781 | I915_DISPLAY_PIPE_B_EVENT_INTERRUPT | | |
3782 | I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT | | |
3783 | I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT | | |
3784 | I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT); | |
3785 | ||
3786 | enable_mask = ~dev_priv->irq_mask; | |
21ad8330 VS |
3787 | enable_mask &= ~(I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT | |
3788 | I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT); | |
bbba0a97 CW |
3789 | enable_mask |= I915_USER_INTERRUPT; |
3790 | ||
3791 | if (IS_G4X(dev)) | |
3792 | enable_mask |= I915_BSD_USER_INTERRUPT; | |
a266c7d5 | 3793 | |
b79480ba DV |
3794 | /* Interrupt setup is already guaranteed to be single-threaded, this is |
3795 | * just to make the assert_spin_locked check happy. */ | |
3796 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
755e9019 ID |
3797 | i915_enable_pipestat(dev_priv, PIPE_A, PIPE_GMBUS_INTERRUPT_STATUS); |
3798 | i915_enable_pipestat(dev_priv, PIPE_A, PIPE_CRC_DONE_INTERRUPT_STATUS); | |
3799 | i915_enable_pipestat(dev_priv, PIPE_B, PIPE_CRC_DONE_INTERRUPT_STATUS); | |
b79480ba | 3800 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
a266c7d5 | 3801 | |
a266c7d5 CW |
3802 | /* |
3803 | * Enable some error detection, note the instruction error mask | |
3804 | * bit is reserved, so we leave it masked. | |
3805 | */ | |
3806 | if (IS_G4X(dev)) { | |
3807 | error_mask = ~(GM45_ERROR_PAGE_TABLE | | |
3808 | GM45_ERROR_MEM_PRIV | | |
3809 | GM45_ERROR_CP_PRIV | | |
3810 | I915_ERROR_MEMORY_REFRESH); | |
3811 | } else { | |
3812 | error_mask = ~(I915_ERROR_PAGE_TABLE | | |
3813 | I915_ERROR_MEMORY_REFRESH); | |
3814 | } | |
3815 | I915_WRITE(EMR, error_mask); | |
3816 | ||
3817 | I915_WRITE(IMR, dev_priv->irq_mask); | |
3818 | I915_WRITE(IER, enable_mask); | |
3819 | POSTING_READ(IER); | |
3820 | ||
20afbda2 DV |
3821 | I915_WRITE(PORT_HOTPLUG_EN, 0); |
3822 | POSTING_READ(PORT_HOTPLUG_EN); | |
3823 | ||
f49e38dd | 3824 | i915_enable_asle_pipestat(dev); |
20afbda2 DV |
3825 | |
3826 | return 0; | |
3827 | } | |
3828 | ||
bac56d5b | 3829 | static void i915_hpd_irq_setup(struct drm_device *dev) |
20afbda2 | 3830 | { |
2d1013dd | 3831 | struct drm_i915_private *dev_priv = dev->dev_private; |
e5868a31 | 3832 | struct drm_mode_config *mode_config = &dev->mode_config; |
cd569aed | 3833 | struct intel_encoder *intel_encoder; |
20afbda2 DV |
3834 | u32 hotplug_en; |
3835 | ||
b5ea2d56 DV |
3836 | assert_spin_locked(&dev_priv->irq_lock); |
3837 | ||
bac56d5b EE |
3838 | if (I915_HAS_HOTPLUG(dev)) { |
3839 | hotplug_en = I915_READ(PORT_HOTPLUG_EN); | |
3840 | hotplug_en &= ~HOTPLUG_INT_EN_MASK; | |
3841 | /* Note HDMI and DP share hotplug bits */ | |
e5868a31 | 3842 | /* enable bits are the same for all generations */ |
cd569aed EE |
3843 | list_for_each_entry(intel_encoder, &mode_config->encoder_list, base.head) |
3844 | if (dev_priv->hpd_stats[intel_encoder->hpd_pin].hpd_mark == HPD_ENABLED) | |
3845 | hotplug_en |= hpd_mask_i915[intel_encoder->hpd_pin]; | |
bac56d5b EE |
3846 | /* Programming the CRT detection parameters tends |
3847 | to generate a spurious hotplug event about three | |
3848 | seconds later. So just do it once. | |
3849 | */ | |
3850 | if (IS_G4X(dev)) | |
3851 | hotplug_en |= CRT_HOTPLUG_ACTIVATION_PERIOD_64; | |
85fc95ba | 3852 | hotplug_en &= ~CRT_HOTPLUG_VOLTAGE_COMPARE_MASK; |
bac56d5b | 3853 | hotplug_en |= CRT_HOTPLUG_VOLTAGE_COMPARE_50; |
a266c7d5 | 3854 | |
bac56d5b EE |
3855 | /* Ignore TV since it's buggy */ |
3856 | I915_WRITE(PORT_HOTPLUG_EN, hotplug_en); | |
3857 | } | |
a266c7d5 CW |
3858 | } |
3859 | ||
ff1f525e | 3860 | static irqreturn_t i965_irq_handler(int irq, void *arg) |
a266c7d5 CW |
3861 | { |
3862 | struct drm_device *dev = (struct drm_device *) arg; | |
2d1013dd | 3863 | struct drm_i915_private *dev_priv = dev->dev_private; |
a266c7d5 CW |
3864 | u32 iir, new_iir; |
3865 | u32 pipe_stats[I915_MAX_PIPES]; | |
a266c7d5 | 3866 | unsigned long irqflags; |
a266c7d5 | 3867 | int ret = IRQ_NONE, pipe; |
21ad8330 VS |
3868 | u32 flip_mask = |
3869 | I915_DISPLAY_PLANE_A_FLIP_PENDING_INTERRUPT | | |
3870 | I915_DISPLAY_PLANE_B_FLIP_PENDING_INTERRUPT; | |
a266c7d5 | 3871 | |
a266c7d5 CW |
3872 | iir = I915_READ(IIR); |
3873 | ||
a266c7d5 | 3874 | for (;;) { |
501e01d7 | 3875 | bool irq_received = (iir & ~flip_mask) != 0; |
2c8ba29f CW |
3876 | bool blc_event = false; |
3877 | ||
a266c7d5 CW |
3878 | /* Can't rely on pipestat interrupt bit in iir as it might |
3879 | * have been cleared after the pipestat interrupt was received. | |
3880 | * It doesn't set the bit in iir again, but it still produces | |
3881 | * interrupts (for non-MSI). | |
3882 | */ | |
3883 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
3884 | if (iir & I915_RENDER_COMMAND_PARSER_ERROR_INTERRUPT) | |
58174462 MK |
3885 | i915_handle_error(dev, false, |
3886 | "Command parser error, iir 0x%08x", | |
3887 | iir); | |
a266c7d5 CW |
3888 | |
3889 | for_each_pipe(pipe) { | |
3890 | int reg = PIPESTAT(pipe); | |
3891 | pipe_stats[pipe] = I915_READ(reg); | |
3892 | ||
3893 | /* | |
3894 | * Clear the PIPE*STAT regs before the IIR | |
3895 | */ | |
3896 | if (pipe_stats[pipe] & 0x8000ffff) { | |
a266c7d5 | 3897 | I915_WRITE(reg, pipe_stats[pipe]); |
501e01d7 | 3898 | irq_received = true; |
a266c7d5 CW |
3899 | } |
3900 | } | |
3901 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); | |
3902 | ||
3903 | if (!irq_received) | |
3904 | break; | |
3905 | ||
3906 | ret = IRQ_HANDLED; | |
3907 | ||
3908 | /* Consume port. Then clear IIR or we'll miss events */ | |
16c6c56b VS |
3909 | if (iir & I915_DISPLAY_PORT_INTERRUPT) |
3910 | i9xx_hpd_irq_handler(dev); | |
a266c7d5 | 3911 | |
21ad8330 | 3912 | I915_WRITE(IIR, iir & ~flip_mask); |
a266c7d5 CW |
3913 | new_iir = I915_READ(IIR); /* Flush posted writes */ |
3914 | ||
a266c7d5 CW |
3915 | if (iir & I915_USER_INTERRUPT) |
3916 | notify_ring(dev, &dev_priv->ring[RCS]); | |
3917 | if (iir & I915_BSD_USER_INTERRUPT) | |
3918 | notify_ring(dev, &dev_priv->ring[VCS]); | |
3919 | ||
a266c7d5 | 3920 | for_each_pipe(pipe) { |
2c8ba29f | 3921 | if (pipe_stats[pipe] & PIPE_START_VBLANK_INTERRUPT_STATUS && |
90a72f87 VS |
3922 | i915_handle_vblank(dev, pipe, pipe, iir)) |
3923 | flip_mask &= ~DISPLAY_PLANE_FLIP_PENDING(pipe); | |
a266c7d5 CW |
3924 | |
3925 | if (pipe_stats[pipe] & PIPE_LEGACY_BLC_EVENT_STATUS) | |
3926 | blc_event = true; | |
4356d586 DV |
3927 | |
3928 | if (pipe_stats[pipe] & PIPE_CRC_DONE_INTERRUPT_STATUS) | |
277de95e | 3929 | i9xx_pipe_crc_irq_handler(dev, pipe); |
a266c7d5 | 3930 | |
2d9d2b0b VS |
3931 | if (pipe_stats[pipe] & PIPE_FIFO_UNDERRUN_STATUS && |
3932 | intel_set_cpu_fifo_underrun_reporting(dev, pipe, false)) | |
fc2c807b | 3933 | DRM_ERROR("pipe %c underrun\n", pipe_name(pipe)); |
2d9d2b0b | 3934 | } |
a266c7d5 CW |
3935 | |
3936 | if (blc_event || (iir & I915_ASLE_INTERRUPT)) | |
3937 | intel_opregion_asle_intr(dev); | |
3938 | ||
515ac2bb DV |
3939 | if (pipe_stats[0] & PIPE_GMBUS_INTERRUPT_STATUS) |
3940 | gmbus_irq_handler(dev); | |
3941 | ||
a266c7d5 CW |
3942 | /* With MSI, interrupts are only generated when iir |
3943 | * transitions from zero to nonzero. If another bit got | |
3944 | * set while we were handling the existing iir bits, then | |
3945 | * we would never get another interrupt. | |
3946 | * | |
3947 | * This is fine on non-MSI as well, as if we hit this path | |
3948 | * we avoid exiting the interrupt handler only to generate | |
3949 | * another one. | |
3950 | * | |
3951 | * Note that for MSI this could cause a stray interrupt report | |
3952 | * if an interrupt landed in the time between writing IIR and | |
3953 | * the posting read. This should be rare enough to never | |
3954 | * trigger the 99% of 100,000 interrupts test for disabling | |
3955 | * stray interrupts. | |
3956 | */ | |
3957 | iir = new_iir; | |
3958 | } | |
3959 | ||
d05c617e | 3960 | i915_update_dri1_breadcrumb(dev); |
2c8ba29f | 3961 | |
a266c7d5 CW |
3962 | return ret; |
3963 | } | |
3964 | ||
3965 | static void i965_irq_uninstall(struct drm_device * dev) | |
3966 | { | |
2d1013dd | 3967 | struct drm_i915_private *dev_priv = dev->dev_private; |
a266c7d5 CW |
3968 | int pipe; |
3969 | ||
3970 | if (!dev_priv) | |
3971 | return; | |
3972 | ||
3ca1cced | 3973 | intel_hpd_irq_uninstall(dev_priv); |
ac4c16c5 | 3974 | |
adca4730 CW |
3975 | I915_WRITE(PORT_HOTPLUG_EN, 0); |
3976 | I915_WRITE(PORT_HOTPLUG_STAT, I915_READ(PORT_HOTPLUG_STAT)); | |
a266c7d5 CW |
3977 | |
3978 | I915_WRITE(HWSTAM, 0xffffffff); | |
3979 | for_each_pipe(pipe) | |
3980 | I915_WRITE(PIPESTAT(pipe), 0); | |
3981 | I915_WRITE(IMR, 0xffffffff); | |
3982 | I915_WRITE(IER, 0x0); | |
3983 | ||
3984 | for_each_pipe(pipe) | |
3985 | I915_WRITE(PIPESTAT(pipe), | |
3986 | I915_READ(PIPESTAT(pipe)) & 0x8000ffff); | |
3987 | I915_WRITE(IIR, I915_READ(IIR)); | |
3988 | } | |
3989 | ||
3ca1cced | 3990 | static void intel_hpd_irq_reenable(unsigned long data) |
ac4c16c5 | 3991 | { |
2d1013dd | 3992 | struct drm_i915_private *dev_priv = (struct drm_i915_private *)data; |
ac4c16c5 EE |
3993 | struct drm_device *dev = dev_priv->dev; |
3994 | struct drm_mode_config *mode_config = &dev->mode_config; | |
3995 | unsigned long irqflags; | |
3996 | int i; | |
3997 | ||
3998 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
3999 | for (i = (HPD_NONE + 1); i < HPD_NUM_PINS; i++) { | |
4000 | struct drm_connector *connector; | |
4001 | ||
4002 | if (dev_priv->hpd_stats[i].hpd_mark != HPD_DISABLED) | |
4003 | continue; | |
4004 | ||
4005 | dev_priv->hpd_stats[i].hpd_mark = HPD_ENABLED; | |
4006 | ||
4007 | list_for_each_entry(connector, &mode_config->connector_list, head) { | |
4008 | struct intel_connector *intel_connector = to_intel_connector(connector); | |
4009 | ||
4010 | if (intel_connector->encoder->hpd_pin == i) { | |
4011 | if (connector->polled != intel_connector->polled) | |
4012 | DRM_DEBUG_DRIVER("Reenabling HPD on connector %s\n", | |
4013 | drm_get_connector_name(connector)); | |
4014 | connector->polled = intel_connector->polled; | |
4015 | if (!connector->polled) | |
4016 | connector->polled = DRM_CONNECTOR_POLL_HPD; | |
4017 | } | |
4018 | } | |
4019 | } | |
4020 | if (dev_priv->display.hpd_irq_setup) | |
4021 | dev_priv->display.hpd_irq_setup(dev); | |
4022 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); | |
4023 | } | |
4024 | ||
f71d4af4 JB |
4025 | void intel_irq_init(struct drm_device *dev) |
4026 | { | |
8b2e326d CW |
4027 | struct drm_i915_private *dev_priv = dev->dev_private; |
4028 | ||
4029 | INIT_WORK(&dev_priv->hotplug_work, i915_hotplug_work_func); | |
99584db3 | 4030 | INIT_WORK(&dev_priv->gpu_error.work, i915_error_work_func); |
c6a828d3 | 4031 | INIT_WORK(&dev_priv->rps.work, gen6_pm_rps_work); |
a4da4fa4 | 4032 | INIT_WORK(&dev_priv->l3_parity.error_work, ivybridge_parity_work); |
8b2e326d | 4033 | |
a6706b45 D |
4034 | /* Let's track the enabled rps events */ |
4035 | dev_priv->pm_rps_events = GEN6_PM_RPS_EVENTS; | |
4036 | ||
99584db3 DV |
4037 | setup_timer(&dev_priv->gpu_error.hangcheck_timer, |
4038 | i915_hangcheck_elapsed, | |
61bac78e | 4039 | (unsigned long) dev); |
3ca1cced | 4040 | setup_timer(&dev_priv->hotplug_reenable_timer, intel_hpd_irq_reenable, |
ac4c16c5 | 4041 | (unsigned long) dev_priv); |
61bac78e | 4042 | |
97a19a24 | 4043 | pm_qos_add_request(&dev_priv->pm_qos, PM_QOS_CPU_DMA_LATENCY, PM_QOS_DEFAULT_VALUE); |
9ee32fea | 4044 | |
4cdb83ec VS |
4045 | if (IS_GEN2(dev)) { |
4046 | dev->max_vblank_count = 0; | |
4047 | dev->driver->get_vblank_counter = i8xx_get_vblank_counter; | |
4048 | } else if (IS_G4X(dev) || INTEL_INFO(dev)->gen >= 5) { | |
f71d4af4 JB |
4049 | dev->max_vblank_count = 0xffffffff; /* full 32 bit counter */ |
4050 | dev->driver->get_vblank_counter = gm45_get_vblank_counter; | |
391f75e2 VS |
4051 | } else { |
4052 | dev->driver->get_vblank_counter = i915_get_vblank_counter; | |
4053 | dev->max_vblank_count = 0xffffff; /* only 24 bits of frame count */ | |
f71d4af4 JB |
4054 | } |
4055 | ||
c2baf4b7 | 4056 | if (drm_core_check_feature(dev, DRIVER_MODESET)) { |
c3613de9 | 4057 | dev->driver->get_vblank_timestamp = i915_get_vblank_timestamp; |
c2baf4b7 VS |
4058 | dev->driver->get_scanout_position = i915_get_crtc_scanoutpos; |
4059 | } | |
f71d4af4 | 4060 | |
7e231dbe JB |
4061 | if (IS_VALLEYVIEW(dev)) { |
4062 | dev->driver->irq_handler = valleyview_irq_handler; | |
4063 | dev->driver->irq_preinstall = valleyview_irq_preinstall; | |
4064 | dev->driver->irq_postinstall = valleyview_irq_postinstall; | |
4065 | dev->driver->irq_uninstall = valleyview_irq_uninstall; | |
4066 | dev->driver->enable_vblank = valleyview_enable_vblank; | |
4067 | dev->driver->disable_vblank = valleyview_disable_vblank; | |
fa00abe0 | 4068 | dev_priv->display.hpd_irq_setup = i915_hpd_irq_setup; |
abd58f01 BW |
4069 | } else if (IS_GEN8(dev)) { |
4070 | dev->driver->irq_handler = gen8_irq_handler; | |
4071 | dev->driver->irq_preinstall = gen8_irq_preinstall; | |
4072 | dev->driver->irq_postinstall = gen8_irq_postinstall; | |
4073 | dev->driver->irq_uninstall = gen8_irq_uninstall; | |
4074 | dev->driver->enable_vblank = gen8_enable_vblank; | |
4075 | dev->driver->disable_vblank = gen8_disable_vblank; | |
4076 | dev_priv->display.hpd_irq_setup = ibx_hpd_irq_setup; | |
f71d4af4 JB |
4077 | } else if (HAS_PCH_SPLIT(dev)) { |
4078 | dev->driver->irq_handler = ironlake_irq_handler; | |
4079 | dev->driver->irq_preinstall = ironlake_irq_preinstall; | |
4080 | dev->driver->irq_postinstall = ironlake_irq_postinstall; | |
4081 | dev->driver->irq_uninstall = ironlake_irq_uninstall; | |
4082 | dev->driver->enable_vblank = ironlake_enable_vblank; | |
4083 | dev->driver->disable_vblank = ironlake_disable_vblank; | |
82a28bcf | 4084 | dev_priv->display.hpd_irq_setup = ibx_hpd_irq_setup; |
f71d4af4 | 4085 | } else { |
c2798b19 CW |
4086 | if (INTEL_INFO(dev)->gen == 2) { |
4087 | dev->driver->irq_preinstall = i8xx_irq_preinstall; | |
4088 | dev->driver->irq_postinstall = i8xx_irq_postinstall; | |
4089 | dev->driver->irq_handler = i8xx_irq_handler; | |
4090 | dev->driver->irq_uninstall = i8xx_irq_uninstall; | |
a266c7d5 CW |
4091 | } else if (INTEL_INFO(dev)->gen == 3) { |
4092 | dev->driver->irq_preinstall = i915_irq_preinstall; | |
4093 | dev->driver->irq_postinstall = i915_irq_postinstall; | |
4094 | dev->driver->irq_uninstall = i915_irq_uninstall; | |
4095 | dev->driver->irq_handler = i915_irq_handler; | |
20afbda2 | 4096 | dev_priv->display.hpd_irq_setup = i915_hpd_irq_setup; |
c2798b19 | 4097 | } else { |
a266c7d5 CW |
4098 | dev->driver->irq_preinstall = i965_irq_preinstall; |
4099 | dev->driver->irq_postinstall = i965_irq_postinstall; | |
4100 | dev->driver->irq_uninstall = i965_irq_uninstall; | |
4101 | dev->driver->irq_handler = i965_irq_handler; | |
bac56d5b | 4102 | dev_priv->display.hpd_irq_setup = i915_hpd_irq_setup; |
c2798b19 | 4103 | } |
f71d4af4 JB |
4104 | dev->driver->enable_vblank = i915_enable_vblank; |
4105 | dev->driver->disable_vblank = i915_disable_vblank; | |
4106 | } | |
4107 | } | |
20afbda2 DV |
4108 | |
4109 | void intel_hpd_init(struct drm_device *dev) | |
4110 | { | |
4111 | struct drm_i915_private *dev_priv = dev->dev_private; | |
821450c6 EE |
4112 | struct drm_mode_config *mode_config = &dev->mode_config; |
4113 | struct drm_connector *connector; | |
b5ea2d56 | 4114 | unsigned long irqflags; |
821450c6 | 4115 | int i; |
20afbda2 | 4116 | |
821450c6 EE |
4117 | for (i = 1; i < HPD_NUM_PINS; i++) { |
4118 | dev_priv->hpd_stats[i].hpd_cnt = 0; | |
4119 | dev_priv->hpd_stats[i].hpd_mark = HPD_ENABLED; | |
4120 | } | |
4121 | list_for_each_entry(connector, &mode_config->connector_list, head) { | |
4122 | struct intel_connector *intel_connector = to_intel_connector(connector); | |
4123 | connector->polled = intel_connector->polled; | |
4124 | if (!connector->polled && I915_HAS_HOTPLUG(dev) && intel_connector->encoder->hpd_pin > HPD_NONE) | |
4125 | connector->polled = DRM_CONNECTOR_POLL_HPD; | |
4126 | } | |
b5ea2d56 DV |
4127 | |
4128 | /* Interrupt setup is already guaranteed to be single-threaded, this is | |
4129 | * just to make the assert_spin_locked checks happy. */ | |
4130 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
20afbda2 DV |
4131 | if (dev_priv->display.hpd_irq_setup) |
4132 | dev_priv->display.hpd_irq_setup(dev); | |
b5ea2d56 | 4133 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); |
20afbda2 | 4134 | } |
c67a470b | 4135 | |
5d584b2e PZ |
4136 | /* Disable interrupts so we can allow runtime PM. */ |
4137 | void hsw_runtime_pm_disable_interrupts(struct drm_device *dev) | |
c67a470b PZ |
4138 | { |
4139 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4140 | unsigned long irqflags; | |
4141 | ||
4142 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
4143 | ||
5d584b2e PZ |
4144 | dev_priv->pm.regsave.deimr = I915_READ(DEIMR); |
4145 | dev_priv->pm.regsave.sdeimr = I915_READ(SDEIMR); | |
4146 | dev_priv->pm.regsave.gtimr = I915_READ(GTIMR); | |
4147 | dev_priv->pm.regsave.gtier = I915_READ(GTIER); | |
4148 | dev_priv->pm.regsave.gen6_pmimr = I915_READ(GEN6_PMIMR); | |
c67a470b | 4149 | |
1f2d4531 PZ |
4150 | ironlake_disable_display_irq(dev_priv, 0xffffffff); |
4151 | ibx_disable_display_interrupt(dev_priv, 0xffffffff); | |
c67a470b PZ |
4152 | ilk_disable_gt_irq(dev_priv, 0xffffffff); |
4153 | snb_disable_pm_irq(dev_priv, 0xffffffff); | |
4154 | ||
5d584b2e | 4155 | dev_priv->pm.irqs_disabled = true; |
c67a470b PZ |
4156 | |
4157 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); | |
4158 | } | |
4159 | ||
5d584b2e PZ |
4160 | /* Restore interrupts so we can recover from runtime PM. */ |
4161 | void hsw_runtime_pm_restore_interrupts(struct drm_device *dev) | |
c67a470b PZ |
4162 | { |
4163 | struct drm_i915_private *dev_priv = dev->dev_private; | |
4164 | unsigned long irqflags; | |
1f2d4531 | 4165 | uint32_t val; |
c67a470b PZ |
4166 | |
4167 | spin_lock_irqsave(&dev_priv->irq_lock, irqflags); | |
4168 | ||
4169 | val = I915_READ(DEIMR); | |
1f2d4531 | 4170 | WARN(val != 0xffffffff, "DEIMR is 0x%08x\n", val); |
c67a470b | 4171 | |
1f2d4531 PZ |
4172 | val = I915_READ(SDEIMR); |
4173 | WARN(val != 0xffffffff, "SDEIMR is 0x%08x\n", val); | |
c67a470b PZ |
4174 | |
4175 | val = I915_READ(GTIMR); | |
1f2d4531 | 4176 | WARN(val != 0xffffffff, "GTIMR is 0x%08x\n", val); |
c67a470b PZ |
4177 | |
4178 | val = I915_READ(GEN6_PMIMR); | |
1f2d4531 | 4179 | WARN(val != 0xffffffff, "GEN6_PMIMR is 0x%08x\n", val); |
c67a470b | 4180 | |
5d584b2e | 4181 | dev_priv->pm.irqs_disabled = false; |
c67a470b | 4182 | |
5d584b2e PZ |
4183 | ironlake_enable_display_irq(dev_priv, ~dev_priv->pm.regsave.deimr); |
4184 | ibx_enable_display_interrupt(dev_priv, ~dev_priv->pm.regsave.sdeimr); | |
4185 | ilk_enable_gt_irq(dev_priv, ~dev_priv->pm.regsave.gtimr); | |
4186 | snb_enable_pm_irq(dev_priv, ~dev_priv->pm.regsave.gen6_pmimr); | |
4187 | I915_WRITE(GTIER, dev_priv->pm.regsave.gtier); | |
c67a470b PZ |
4188 | |
4189 | spin_unlock_irqrestore(&dev_priv->irq_lock, irqflags); | |
4190 | } |