Commit | Line | Data |
---|---|---|
84734a04 MK |
1 | /* |
2 | * Copyright (c) 2008 Intel Corporation | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice (including the next | |
12 | * paragraph) shall be included in all copies or substantial portions of the | |
13 | * Software. | |
14 | * | |
15 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
16 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
17 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
18 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
19 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
20 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS | |
21 | * IN THE SOFTWARE. | |
22 | * | |
23 | * Authors: | |
24 | * Eric Anholt <eric@anholt.net> | |
25 | * Keith Packard <keithp@keithp.com> | |
26 | * Mika Kuoppala <mika.kuoppala@intel.com> | |
27 | * | |
28 | */ | |
29 | ||
30 | #include <generated/utsrelease.h> | |
9f267eb8 | 31 | #include <linux/stop_machine.h> |
0a97015d | 32 | #include <linux/zlib.h> |
84734a04 MK |
33 | #include "i915_drv.h" |
34 | ||
6361f4ba | 35 | static const char *engine_str(int engine) |
84734a04 | 36 | { |
6361f4ba | 37 | switch (engine) { |
84734a04 MK |
38 | case RCS: return "render"; |
39 | case VCS: return "bsd"; | |
40 | case BCS: return "blt"; | |
41 | case VECS: return "vebox"; | |
845f74a7 | 42 | case VCS2: return "bsd2"; |
84734a04 MK |
43 | default: return ""; |
44 | } | |
45 | } | |
46 | ||
84734a04 MK |
47 | static const char *tiling_flag(int tiling) |
48 | { | |
49 | switch (tiling) { | |
50 | default: | |
51 | case I915_TILING_NONE: return ""; | |
52 | case I915_TILING_X: return " X"; | |
53 | case I915_TILING_Y: return " Y"; | |
54 | } | |
55 | } | |
56 | ||
57 | static const char *dirty_flag(int dirty) | |
58 | { | |
59 | return dirty ? " dirty" : ""; | |
60 | } | |
61 | ||
62 | static const char *purgeable_flag(int purgeable) | |
63 | { | |
64 | return purgeable ? " purgeable" : ""; | |
65 | } | |
66 | ||
67 | static bool __i915_error_ok(struct drm_i915_error_state_buf *e) | |
68 | { | |
69 | ||
70 | if (!e->err && WARN(e->bytes > (e->size - 1), "overflow")) { | |
71 | e->err = -ENOSPC; | |
72 | return false; | |
73 | } | |
74 | ||
75 | if (e->bytes == e->size - 1 || e->err) | |
76 | return false; | |
77 | ||
78 | return true; | |
79 | } | |
80 | ||
81 | static bool __i915_error_seek(struct drm_i915_error_state_buf *e, | |
82 | unsigned len) | |
83 | { | |
84 | if (e->pos + len <= e->start) { | |
85 | e->pos += len; | |
86 | return false; | |
87 | } | |
88 | ||
89 | /* First vsnprintf needs to fit in its entirety for memmove */ | |
90 | if (len >= e->size) { | |
91 | e->err = -EIO; | |
92 | return false; | |
93 | } | |
94 | ||
95 | return true; | |
96 | } | |
97 | ||
98 | static void __i915_error_advance(struct drm_i915_error_state_buf *e, | |
99 | unsigned len) | |
100 | { | |
101 | /* If this is first printf in this window, adjust it so that | |
102 | * start position matches start of the buffer | |
103 | */ | |
104 | ||
105 | if (e->pos < e->start) { | |
106 | const size_t off = e->start - e->pos; | |
107 | ||
108 | /* Should not happen but be paranoid */ | |
109 | if (off > len || e->bytes) { | |
110 | e->err = -EIO; | |
111 | return; | |
112 | } | |
113 | ||
114 | memmove(e->buf, e->buf + off, len - off); | |
115 | e->bytes = len - off; | |
116 | e->pos = e->start; | |
117 | return; | |
118 | } | |
119 | ||
120 | e->bytes += len; | |
121 | e->pos += len; | |
122 | } | |
123 | ||
124 | static void i915_error_vprintf(struct drm_i915_error_state_buf *e, | |
125 | const char *f, va_list args) | |
126 | { | |
127 | unsigned len; | |
128 | ||
129 | if (!__i915_error_ok(e)) | |
130 | return; | |
131 | ||
132 | /* Seek the first printf which is hits start position */ | |
133 | if (e->pos < e->start) { | |
e29bb4eb CW |
134 | va_list tmp; |
135 | ||
136 | va_copy(tmp, args); | |
1d2cb9a5 MK |
137 | len = vsnprintf(NULL, 0, f, tmp); |
138 | va_end(tmp); | |
139 | ||
140 | if (!__i915_error_seek(e, len)) | |
84734a04 MK |
141 | return; |
142 | } | |
143 | ||
144 | len = vsnprintf(e->buf + e->bytes, e->size - e->bytes, f, args); | |
145 | if (len >= e->size - e->bytes) | |
146 | len = e->size - e->bytes - 1; | |
147 | ||
148 | __i915_error_advance(e, len); | |
149 | } | |
150 | ||
151 | static void i915_error_puts(struct drm_i915_error_state_buf *e, | |
152 | const char *str) | |
153 | { | |
154 | unsigned len; | |
155 | ||
156 | if (!__i915_error_ok(e)) | |
157 | return; | |
158 | ||
159 | len = strlen(str); | |
160 | ||
161 | /* Seek the first printf which is hits start position */ | |
162 | if (e->pos < e->start) { | |
163 | if (!__i915_error_seek(e, len)) | |
164 | return; | |
165 | } | |
166 | ||
167 | if (len >= e->size - e->bytes) | |
168 | len = e->size - e->bytes - 1; | |
169 | memcpy(e->buf + e->bytes, str, len); | |
170 | ||
171 | __i915_error_advance(e, len); | |
172 | } | |
173 | ||
174 | #define err_printf(e, ...) i915_error_printf(e, __VA_ARGS__) | |
175 | #define err_puts(e, s) i915_error_puts(e, s) | |
176 | ||
0a97015d CW |
177 | #ifdef CONFIG_DRM_I915_COMPRESS_ERROR |
178 | ||
179 | static bool compress_init(struct z_stream_s *zstream) | |
180 | { | |
181 | memset(zstream, 0, sizeof(*zstream)); | |
182 | ||
183 | zstream->workspace = | |
184 | kmalloc(zlib_deflate_workspacesize(MAX_WBITS, MAX_MEM_LEVEL), | |
185 | GFP_ATOMIC | __GFP_NOWARN); | |
186 | if (!zstream->workspace) | |
187 | return false; | |
188 | ||
189 | if (zlib_deflateInit(zstream, Z_DEFAULT_COMPRESSION) != Z_OK) { | |
190 | kfree(zstream->workspace); | |
191 | return false; | |
192 | } | |
193 | ||
194 | return true; | |
195 | } | |
196 | ||
197 | static int compress_page(struct z_stream_s *zstream, | |
198 | void *src, | |
199 | struct drm_i915_error_object *dst) | |
200 | { | |
201 | zstream->next_in = src; | |
202 | zstream->avail_in = PAGE_SIZE; | |
203 | ||
204 | do { | |
205 | if (zstream->avail_out == 0) { | |
206 | unsigned long page; | |
207 | ||
208 | page = __get_free_page(GFP_ATOMIC | __GFP_NOWARN); | |
209 | if (!page) | |
210 | return -ENOMEM; | |
211 | ||
212 | dst->pages[dst->page_count++] = (void *)page; | |
213 | ||
214 | zstream->next_out = (void *)page; | |
215 | zstream->avail_out = PAGE_SIZE; | |
216 | } | |
217 | ||
218 | if (zlib_deflate(zstream, Z_SYNC_FLUSH) != Z_OK) | |
219 | return -EIO; | |
220 | } while (zstream->avail_in); | |
221 | ||
222 | /* Fallback to uncompressed if we increase size? */ | |
223 | if (0 && zstream->total_out > zstream->total_in) | |
224 | return -E2BIG; | |
225 | ||
226 | return 0; | |
227 | } | |
228 | ||
229 | static void compress_fini(struct z_stream_s *zstream, | |
230 | struct drm_i915_error_object *dst) | |
231 | { | |
232 | if (dst) { | |
233 | zlib_deflate(zstream, Z_FINISH); | |
234 | dst->unused = zstream->avail_out; | |
235 | } | |
236 | ||
237 | zlib_deflateEnd(zstream); | |
238 | kfree(zstream->workspace); | |
239 | } | |
240 | ||
241 | static void err_compression_marker(struct drm_i915_error_state_buf *m) | |
242 | { | |
243 | err_puts(m, ":"); | |
244 | } | |
245 | ||
246 | #else | |
247 | ||
248 | static bool compress_init(struct z_stream_s *zstream) | |
249 | { | |
250 | return true; | |
251 | } | |
252 | ||
253 | static int compress_page(struct z_stream_s *zstream, | |
254 | void *src, | |
255 | struct drm_i915_error_object *dst) | |
256 | { | |
257 | unsigned long page; | |
258 | ||
259 | page = __get_free_page(GFP_ATOMIC | __GFP_NOWARN); | |
260 | if (!page) | |
261 | return -ENOMEM; | |
262 | ||
263 | dst->pages[dst->page_count++] = | |
264 | memcpy((void *)page, src, PAGE_SIZE); | |
265 | ||
266 | return 0; | |
267 | } | |
268 | ||
269 | static void compress_fini(struct z_stream_s *zstream, | |
270 | struct drm_i915_error_object *dst) | |
271 | { | |
272 | } | |
273 | ||
274 | static void err_compression_marker(struct drm_i915_error_state_buf *m) | |
275 | { | |
276 | err_puts(m, "~"); | |
277 | } | |
278 | ||
279 | #endif | |
280 | ||
84734a04 MK |
281 | static void print_error_buffers(struct drm_i915_error_state_buf *m, |
282 | const char *name, | |
283 | struct drm_i915_error_buffer *err, | |
284 | int count) | |
285 | { | |
b4716185 CW |
286 | int i; |
287 | ||
c0ce4663 | 288 | err_printf(m, "%s [%d]:\n", name, count); |
84734a04 MK |
289 | |
290 | while (count--) { | |
e1f12325 MT |
291 | err_printf(m, " %08x_%08x %8u %02x %02x [ ", |
292 | upper_32_bits(err->gtt_offset), | |
293 | lower_32_bits(err->gtt_offset), | |
84734a04 MK |
294 | err->size, |
295 | err->read_domains, | |
b4716185 | 296 | err->write_domain); |
666796da | 297 | for (i = 0; i < I915_NUM_ENGINES; i++) |
b4716185 CW |
298 | err_printf(m, "%02x ", err->rseqno[i]); |
299 | ||
300 | err_printf(m, "] %02x", err->wseqno); | |
84734a04 MK |
301 | err_puts(m, tiling_flag(err->tiling)); |
302 | err_puts(m, dirty_flag(err->dirty)); | |
303 | err_puts(m, purgeable_flag(err->purgeable)); | |
5cc9ed4b | 304 | err_puts(m, err->userptr ? " userptr" : ""); |
6361f4ba CW |
305 | err_puts(m, err->engine != -1 ? " " : ""); |
306 | err_puts(m, engine_str(err->engine)); | |
0a4cd7c8 | 307 | err_puts(m, i915_cache_level_str(m->i915, err->cache_level)); |
84734a04 MK |
308 | |
309 | if (err->name) | |
310 | err_printf(m, " (name: %d)", err->name); | |
311 | if (err->fence_reg != I915_FENCE_REG_NONE) | |
312 | err_printf(m, " (fence: %d)", err->fence_reg); | |
313 | ||
314 | err_puts(m, "\n"); | |
315 | err++; | |
316 | } | |
317 | } | |
318 | ||
7e37f889 | 319 | static const char *hangcheck_action_to_str(enum intel_engine_hangcheck_action a) |
da661464 MK |
320 | { |
321 | switch (a) { | |
322 | case HANGCHECK_IDLE: | |
323 | return "idle"; | |
324 | case HANGCHECK_WAIT: | |
325 | return "wait"; | |
326 | case HANGCHECK_ACTIVE: | |
327 | return "active"; | |
328 | case HANGCHECK_KICK: | |
329 | return "kick"; | |
330 | case HANGCHECK_HUNG: | |
331 | return "hung"; | |
332 | } | |
333 | ||
334 | return "unknown"; | |
335 | } | |
336 | ||
d636951e BW |
337 | static void error_print_instdone(struct drm_i915_error_state_buf *m, |
338 | struct drm_i915_error_engine *ee) | |
339 | { | |
f9e61372 BW |
340 | int slice; |
341 | int subslice; | |
342 | ||
d636951e BW |
343 | err_printf(m, " INSTDONE: 0x%08x\n", |
344 | ee->instdone.instdone); | |
345 | ||
346 | if (ee->engine_id != RCS || INTEL_GEN(m->i915) <= 3) | |
347 | return; | |
348 | ||
349 | err_printf(m, " SC_INSTDONE: 0x%08x\n", | |
350 | ee->instdone.slice_common); | |
351 | ||
352 | if (INTEL_GEN(m->i915) <= 6) | |
353 | return; | |
354 | ||
f9e61372 BW |
355 | for_each_instdone_slice_subslice(m->i915, slice, subslice) |
356 | err_printf(m, " SAMPLER_INSTDONE[%d][%d]: 0x%08x\n", | |
357 | slice, subslice, | |
358 | ee->instdone.sampler[slice][subslice]); | |
359 | ||
360 | for_each_instdone_slice_subslice(m->i915, slice, subslice) | |
361 | err_printf(m, " ROW_INSTDONE[%d][%d]: 0x%08x\n", | |
362 | slice, subslice, | |
363 | ee->instdone.row[slice][subslice]); | |
d636951e BW |
364 | } |
365 | ||
35ca039e CW |
366 | static void error_print_request(struct drm_i915_error_state_buf *m, |
367 | const char *prefix, | |
368 | struct drm_i915_error_request *erq) | |
369 | { | |
370 | if (!erq->seqno) | |
371 | return; | |
372 | ||
373 | err_printf(m, "%s pid %d, seqno %8x:%08x, emitted %dms ago, head %08x, tail %08x\n", | |
374 | prefix, erq->pid, | |
375 | erq->context, erq->seqno, | |
376 | jiffies_to_msecs(jiffies - erq->jiffies), | |
377 | erq->head, erq->tail); | |
378 | } | |
379 | ||
6361f4ba CW |
380 | static void error_print_engine(struct drm_i915_error_state_buf *m, |
381 | struct drm_i915_error_engine *ee) | |
84734a04 | 382 | { |
6361f4ba CW |
383 | err_printf(m, "%s command stream:\n", engine_str(ee->engine_id)); |
384 | err_printf(m, " START: 0x%08x\n", ee->start); | |
06392e3b | 385 | err_printf(m, " HEAD: 0x%08x [0x%08x]\n", ee->head, ee->rq_head); |
cdb324bd CW |
386 | err_printf(m, " TAIL: 0x%08x [0x%08x, 0x%08x]\n", |
387 | ee->tail, ee->rq_post, ee->rq_tail); | |
6361f4ba | 388 | err_printf(m, " CTL: 0x%08x\n", ee->ctl); |
21a2c58a | 389 | err_printf(m, " MODE: 0x%08x\n", ee->mode); |
6361f4ba CW |
390 | err_printf(m, " HWS: 0x%08x\n", ee->hws); |
391 | err_printf(m, " ACTHD: 0x%08x %08x\n", | |
392 | (u32)(ee->acthd>>32), (u32)ee->acthd); | |
393 | err_printf(m, " IPEIR: 0x%08x\n", ee->ipeir); | |
394 | err_printf(m, " IPEHR: 0x%08x\n", ee->ipehr); | |
d636951e BW |
395 | |
396 | error_print_instdone(m, ee); | |
397 | ||
03382dfb CW |
398 | if (ee->batchbuffer) { |
399 | u64 start = ee->batchbuffer->gtt_offset; | |
400 | u64 end = start + ee->batchbuffer->gtt_size; | |
401 | ||
402 | err_printf(m, " batch: [0x%08x_%08x, 0x%08x_%08x]\n", | |
403 | upper_32_bits(start), lower_32_bits(start), | |
404 | upper_32_bits(end), lower_32_bits(end)); | |
405 | } | |
6361f4ba | 406 | if (INTEL_GEN(m->i915) >= 4) { |
03382dfb | 407 | err_printf(m, " BBADDR: 0x%08x_%08x\n", |
6361f4ba CW |
408 | (u32)(ee->bbaddr>>32), (u32)ee->bbaddr); |
409 | err_printf(m, " BB_STATE: 0x%08x\n", ee->bbstate); | |
410 | err_printf(m, " INSTPS: 0x%08x\n", ee->instps); | |
3dda20a9 | 411 | } |
6361f4ba CW |
412 | err_printf(m, " INSTPM: 0x%08x\n", ee->instpm); |
413 | err_printf(m, " FADDR: 0x%08x %08x\n", upper_32_bits(ee->faddr), | |
414 | lower_32_bits(ee->faddr)); | |
415 | if (INTEL_GEN(m->i915) >= 6) { | |
416 | err_printf(m, " RC PSMI: 0x%08x\n", ee->rc_psmi); | |
417 | err_printf(m, " FAULT_REG: 0x%08x\n", ee->fault_reg); | |
84734a04 | 418 | err_printf(m, " SYNC_0: 0x%08x [last synced 0x%08x]\n", |
6361f4ba CW |
419 | ee->semaphore_mboxes[0], |
420 | ee->semaphore_seqno[0]); | |
84734a04 | 421 | err_printf(m, " SYNC_1: 0x%08x [last synced 0x%08x]\n", |
6361f4ba CW |
422 | ee->semaphore_mboxes[1], |
423 | ee->semaphore_seqno[1]); | |
424 | if (HAS_VEBOX(m->i915)) { | |
4e5aabfd | 425 | err_printf(m, " SYNC_2: 0x%08x [last synced 0x%08x]\n", |
6361f4ba CW |
426 | ee->semaphore_mboxes[2], |
427 | ee->semaphore_seqno[2]); | |
4e5aabfd | 428 | } |
84734a04 | 429 | } |
6361f4ba CW |
430 | if (USES_PPGTT(m->i915)) { |
431 | err_printf(m, " GFX_MODE: 0x%08x\n", ee->vm_info.gfx_mode); | |
6c7a01ec | 432 | |
6361f4ba | 433 | if (INTEL_GEN(m->i915) >= 8) { |
6c7a01ec BW |
434 | int i; |
435 | for (i = 0; i < 4; i++) | |
436 | err_printf(m, " PDP%d: 0x%016llx\n", | |
6361f4ba | 437 | i, ee->vm_info.pdp[i]); |
6c7a01ec BW |
438 | } else { |
439 | err_printf(m, " PP_DIR_BASE: 0x%08x\n", | |
6361f4ba | 440 | ee->vm_info.pp_dir_base); |
6c7a01ec BW |
441 | } |
442 | } | |
6361f4ba CW |
443 | err_printf(m, " seqno: 0x%08x\n", ee->seqno); |
444 | err_printf(m, " last_seqno: 0x%08x\n", ee->last_seqno); | |
445 | err_printf(m, " waiting: %s\n", yesno(ee->waiting)); | |
446 | err_printf(m, " ring->head: 0x%08x\n", ee->cpu_ring_head); | |
447 | err_printf(m, " ring->tail: 0x%08x\n", ee->cpu_ring_tail); | |
da661464 | 448 | err_printf(m, " hangcheck: %s [%d]\n", |
6361f4ba CW |
449 | hangcheck_action_to_str(ee->hangcheck_action), |
450 | ee->hangcheck_score); | |
35ca039e CW |
451 | error_print_request(m, " ELSP[0]: ", &ee->execlist[0]); |
452 | error_print_request(m, " ELSP[1]: ", &ee->execlist[1]); | |
84734a04 MK |
453 | } |
454 | ||
455 | void i915_error_printf(struct drm_i915_error_state_buf *e, const char *f, ...) | |
456 | { | |
457 | va_list args; | |
458 | ||
459 | va_start(args, f); | |
460 | i915_error_vprintf(e, f, args); | |
461 | va_end(args); | |
462 | } | |
463 | ||
0a97015d CW |
464 | static int |
465 | ascii85_encode_len(int len) | |
466 | { | |
467 | return DIV_ROUND_UP(len, 4); | |
468 | } | |
469 | ||
470 | static bool | |
471 | ascii85_encode(u32 in, char *out) | |
472 | { | |
473 | int i; | |
474 | ||
475 | if (in == 0) | |
476 | return false; | |
477 | ||
478 | out[5] = '\0'; | |
479 | for (i = 5; i--; ) { | |
480 | out[i] = '!' + in % 85; | |
481 | in /= 85; | |
482 | } | |
483 | ||
484 | return true; | |
485 | } | |
486 | ||
ab0e7ff9 | 487 | static void print_error_obj(struct drm_i915_error_state_buf *m, |
fc4c79c3 CW |
488 | struct intel_engine_cs *engine, |
489 | const char *name, | |
ab0e7ff9 CW |
490 | struct drm_i915_error_object *obj) |
491 | { | |
0a97015d CW |
492 | char out[6]; |
493 | int page; | |
ab0e7ff9 | 494 | |
fc4c79c3 CW |
495 | if (!obj) |
496 | return; | |
497 | ||
498 | if (name) { | |
499 | err_printf(m, "%s --- %s = 0x%08x %08x\n", | |
500 | engine ? engine->name : "global", name, | |
501 | upper_32_bits(obj->gtt_offset), | |
502 | lower_32_bits(obj->gtt_offset)); | |
503 | } | |
504 | ||
0a97015d CW |
505 | err_compression_marker(m); |
506 | for (page = 0; page < obj->page_count; page++) { | |
507 | int i, len; | |
508 | ||
509 | len = PAGE_SIZE; | |
510 | if (page == obj->page_count - 1) | |
511 | len -= obj->unused; | |
512 | len = ascii85_encode_len(len); | |
513 | ||
514 | for (i = 0; i < len; i++) { | |
515 | if (ascii85_encode(obj->pages[page][i], out)) | |
516 | err_puts(m, out); | |
517 | else | |
518 | err_puts(m, "z"); | |
ab0e7ff9 CW |
519 | } |
520 | } | |
0a97015d | 521 | err_puts(m, "\n"); |
ab0e7ff9 CW |
522 | } |
523 | ||
2bd160a1 CW |
524 | static void err_print_capabilities(struct drm_i915_error_state_buf *m, |
525 | const struct intel_device_info *info) | |
526 | { | |
527 | #define PRINT_FLAG(x) err_printf(m, #x ": %s\n", yesno(info->x)) | |
604db650 | 528 | DEV_INFO_FOR_EACH_FLAG(PRINT_FLAG); |
2bd160a1 | 529 | #undef PRINT_FLAG |
2bd160a1 CW |
530 | } |
531 | ||
84734a04 MK |
532 | int i915_error_state_to_str(struct drm_i915_error_state_buf *m, |
533 | const struct i915_error_state_file_priv *error_priv) | |
534 | { | |
535 | struct drm_device *dev = error_priv->dev; | |
fac5e23e | 536 | struct drm_i915_private *dev_priv = to_i915(dev); |
52a05c30 | 537 | struct pci_dev *pdev = dev_priv->drm.pdev; |
84734a04 | 538 | struct drm_i915_error_state *error = error_priv->error; |
0ca36d78 | 539 | struct drm_i915_error_object *obj; |
ab0e7ff9 | 540 | int max_hangcheck_score; |
fc4c79c3 | 541 | int i, j; |
84734a04 MK |
542 | |
543 | if (!error) { | |
544 | err_printf(m, "no error state collected\n"); | |
545 | goto out; | |
546 | } | |
547 | ||
cb383002 | 548 | err_printf(m, "%s\n", error->error_msg); |
84734a04 MK |
549 | err_printf(m, "Time: %ld s %ld us\n", error->time.tv_sec, |
550 | error->time.tv_usec); | |
551 | err_printf(m, "Kernel: " UTS_RELEASE "\n"); | |
2bd160a1 | 552 | err_print_capabilities(m, &error->device_info); |
ab0e7ff9 | 553 | max_hangcheck_score = 0; |
6361f4ba CW |
554 | for (i = 0; i < ARRAY_SIZE(error->engine); i++) { |
555 | if (error->engine[i].hangcheck_score > max_hangcheck_score) | |
556 | max_hangcheck_score = error->engine[i].hangcheck_score; | |
ab0e7ff9 | 557 | } |
6361f4ba CW |
558 | for (i = 0; i < ARRAY_SIZE(error->engine); i++) { |
559 | if (error->engine[i].hangcheck_score == max_hangcheck_score && | |
560 | error->engine[i].pid != -1) { | |
ab0e7ff9 | 561 | err_printf(m, "Active process (on ring %s): %s [%d]\n", |
6361f4ba CW |
562 | engine_str(i), |
563 | error->engine[i].comm, | |
564 | error->engine[i].pid); | |
ab0e7ff9 CW |
565 | } |
566 | } | |
48b031e3 | 567 | err_printf(m, "Reset count: %u\n", error->reset_count); |
62d5d69b | 568 | err_printf(m, "Suspend count: %u\n", error->suspend_count); |
52a05c30 DW |
569 | err_printf(m, "PCI ID: 0x%04x\n", pdev->device); |
570 | err_printf(m, "PCI Revision: 0x%02x\n", pdev->revision); | |
06e6ff8f | 571 | err_printf(m, "PCI Subsystem: %04x:%04x\n", |
52a05c30 DW |
572 | pdev->subsystem_vendor, |
573 | pdev->subsystem_device); | |
eb5be9d0 | 574 | err_printf(m, "IOMMU enabled?: %d\n", error->iommu); |
0ac7655c MK |
575 | |
576 | if (HAS_CSR(dev)) { | |
577 | struct intel_csr *csr = &dev_priv->csr; | |
578 | ||
579 | err_printf(m, "DMC loaded: %s\n", | |
580 | yesno(csr->dmc_payload != NULL)); | |
581 | err_printf(m, "DMC fw version: %d.%d\n", | |
582 | CSR_VERSION_MAJOR(csr->version), | |
583 | CSR_VERSION_MINOR(csr->version)); | |
584 | } | |
585 | ||
84734a04 MK |
586 | err_printf(m, "EIR: 0x%08x\n", error->eir); |
587 | err_printf(m, "IER: 0x%08x\n", error->ier); | |
885ea5a8 RV |
588 | if (INTEL_INFO(dev)->gen >= 8) { |
589 | for (i = 0; i < 4; i++) | |
590 | err_printf(m, "GTIER gt %d: 0x%08x\n", i, | |
591 | error->gtier[i]); | |
6e266956 | 592 | } else if (HAS_PCH_SPLIT(dev_priv) || IS_VALLEYVIEW(dev_priv)) |
885ea5a8 | 593 | err_printf(m, "GTIER: 0x%08x\n", error->gtier[0]); |
84734a04 MK |
594 | err_printf(m, "PGTBL_ER: 0x%08x\n", error->pgtbl_er); |
595 | err_printf(m, "FORCEWAKE: 0x%08x\n", error->forcewake); | |
596 | err_printf(m, "DERRMR: 0x%08x\n", error->derrmr); | |
597 | err_printf(m, "CCID: 0x%08x\n", error->ccid); | |
094f9a54 | 598 | err_printf(m, "Missed interrupts: 0x%08lx\n", dev_priv->gpu_error.missed_irq_rings); |
84734a04 MK |
599 | |
600 | for (i = 0; i < dev_priv->num_fence_regs; i++) | |
601 | err_printf(m, " fence[%d] = %08llx\n", i, error->fence[i]); | |
602 | ||
84734a04 MK |
603 | if (INTEL_INFO(dev)->gen >= 6) { |
604 | err_printf(m, "ERROR: 0x%08x\n", error->error); | |
6c826f34 MK |
605 | |
606 | if (INTEL_INFO(dev)->gen >= 8) | |
607 | err_printf(m, "FAULT_TLB_DATA: 0x%08x 0x%08x\n", | |
608 | error->fault_data1, error->fault_data0); | |
609 | ||
84734a04 MK |
610 | err_printf(m, "DONE_REG: 0x%08x\n", error->done_reg); |
611 | } | |
612 | ||
7e22dbbb | 613 | if (IS_GEN7(dev)) |
84734a04 MK |
614 | err_printf(m, "ERR_INT: 0x%08x\n", error->err_int); |
615 | ||
6361f4ba CW |
616 | for (i = 0; i < ARRAY_SIZE(error->engine); i++) { |
617 | if (error->engine[i].engine_id != -1) | |
618 | error_print_engine(m, &error->engine[i]); | |
619 | } | |
84734a04 | 620 | |
c0ce4663 CW |
621 | for (i = 0; i < ARRAY_SIZE(error->active_vm); i++) { |
622 | char buf[128]; | |
623 | int len, first = 1; | |
3a448734 | 624 | |
c0ce4663 CW |
625 | if (!error->active_vm[i]) |
626 | break; | |
627 | ||
628 | len = scnprintf(buf, sizeof(buf), "Active ("); | |
629 | for (j = 0; j < ARRAY_SIZE(error->engine); j++) { | |
630 | if (error->engine[j].vm != error->active_vm[i]) | |
631 | continue; | |
632 | ||
633 | len += scnprintf(buf + len, sizeof(buf), "%s%s", | |
634 | first ? "" : ", ", | |
3b3f1650 | 635 | dev_priv->engine[j]->name); |
c0ce4663 CW |
636 | first = 0; |
637 | } | |
638 | scnprintf(buf + len, sizeof(buf), ")"); | |
639 | print_error_buffers(m, buf, | |
3a448734 CW |
640 | error->active_bo[i], |
641 | error->active_bo_count[i]); | |
3a448734 | 642 | } |
84734a04 | 643 | |
c0ce4663 CW |
644 | print_error_buffers(m, "Pinned (global)", |
645 | error->pinned_bo, | |
646 | error->pinned_bo_count); | |
647 | ||
6361f4ba CW |
648 | for (i = 0; i < ARRAY_SIZE(error->engine); i++) { |
649 | struct drm_i915_error_engine *ee = &error->engine[i]; | |
650 | ||
651 | obj = ee->batchbuffer; | |
ab0e7ff9 | 652 | if (obj) { |
3b3f1650 | 653 | err_puts(m, dev_priv->engine[i]->name); |
6361f4ba | 654 | if (ee->pid != -1) |
ab0e7ff9 | 655 | err_printf(m, " (submitted by %s [%d])", |
6361f4ba CW |
656 | ee->comm, |
657 | ee->pid); | |
e1f12325 MT |
658 | err_printf(m, " --- gtt_offset = 0x%08x %08x\n", |
659 | upper_32_bits(obj->gtt_offset), | |
660 | lower_32_bits(obj->gtt_offset)); | |
3b3f1650 | 661 | print_error_obj(m, dev_priv->engine[i], NULL, obj); |
84734a04 MK |
662 | } |
663 | ||
6361f4ba | 664 | if (ee->num_requests) { |
84734a04 | 665 | err_printf(m, "%s --- %d requests\n", |
3b3f1650 | 666 | dev_priv->engine[i]->name, |
6361f4ba | 667 | ee->num_requests); |
35ca039e CW |
668 | for (j = 0; j < ee->num_requests; j++) |
669 | error_print_request(m, " ", &ee->requests[j]); | |
84734a04 MK |
670 | } |
671 | ||
19eb9189 CW |
672 | if (IS_ERR(ee->waiters)) { |
673 | err_printf(m, "%s --- ? waiters [unable to acquire spinlock]\n", | |
3b3f1650 | 674 | dev_priv->engine[i]->name); |
19eb9189 | 675 | } else if (ee->num_waiters) { |
688e6c72 | 676 | err_printf(m, "%s --- %d waiters\n", |
3b3f1650 | 677 | dev_priv->engine[i]->name, |
6361f4ba CW |
678 | ee->num_waiters); |
679 | for (j = 0; j < ee->num_waiters; j++) { | |
688e6c72 | 680 | err_printf(m, " seqno 0x%08x for %s [%d]\n", |
6361f4ba CW |
681 | ee->waiters[j].seqno, |
682 | ee->waiters[j].comm, | |
683 | ee->waiters[j].pid); | |
688e6c72 CW |
684 | } |
685 | } | |
686 | ||
3b3f1650 | 687 | print_error_obj(m, dev_priv->engine[i], |
fc4c79c3 | 688 | "ringbuffer", ee->ringbuffer); |
84734a04 | 689 | |
3b3f1650 | 690 | print_error_obj(m, dev_priv->engine[i], |
fc4c79c3 | 691 | "HW Status", ee->hws_page); |
3a5a0393 | 692 | |
3b3f1650 | 693 | print_error_obj(m, dev_priv->engine[i], |
fc4c79c3 | 694 | "HW context", ee->ctx); |
f3ce3821 | 695 | |
3b3f1650 | 696 | print_error_obj(m, dev_priv->engine[i], |
fc4c79c3 | 697 | "WA context", ee->wa_ctx); |
f85db059 | 698 | |
3b3f1650 | 699 | print_error_obj(m, dev_priv->engine[i], |
fc4c79c3 | 700 | "WA batchbuffer", ee->wa_batchbuffer); |
84734a04 MK |
701 | } |
702 | ||
fc4c79c3 | 703 | print_error_obj(m, NULL, "Semaphores", error->semaphore); |
0ca36d78 | 704 | |
84734a04 MK |
705 | if (error->overlay) |
706 | intel_overlay_print_error_state(m, error->overlay); | |
707 | ||
708 | if (error->display) | |
709 | intel_display_print_error_state(m, dev, error->display); | |
710 | ||
711 | out: | |
712 | if (m->bytes == 0 && m->err) | |
713 | return m->err; | |
714 | ||
715 | return 0; | |
716 | } | |
717 | ||
718 | int i915_error_state_buf_init(struct drm_i915_error_state_buf *ebuf, | |
0a4cd7c8 | 719 | struct drm_i915_private *i915, |
84734a04 MK |
720 | size_t count, loff_t pos) |
721 | { | |
722 | memset(ebuf, 0, sizeof(*ebuf)); | |
0a4cd7c8 | 723 | ebuf->i915 = i915; |
84734a04 MK |
724 | |
725 | /* We need to have enough room to store any i915_error_state printf | |
726 | * so that we can move it to start position. | |
727 | */ | |
728 | ebuf->size = count + 1 > PAGE_SIZE ? count + 1 : PAGE_SIZE; | |
729 | ebuf->buf = kmalloc(ebuf->size, | |
730 | GFP_TEMPORARY | __GFP_NORETRY | __GFP_NOWARN); | |
731 | ||
732 | if (ebuf->buf == NULL) { | |
733 | ebuf->size = PAGE_SIZE; | |
734 | ebuf->buf = kmalloc(ebuf->size, GFP_TEMPORARY); | |
735 | } | |
736 | ||
737 | if (ebuf->buf == NULL) { | |
738 | ebuf->size = 128; | |
739 | ebuf->buf = kmalloc(ebuf->size, GFP_TEMPORARY); | |
740 | } | |
741 | ||
742 | if (ebuf->buf == NULL) | |
743 | return -ENOMEM; | |
744 | ||
745 | ebuf->start = pos; | |
746 | ||
747 | return 0; | |
748 | } | |
749 | ||
750 | static void i915_error_object_free(struct drm_i915_error_object *obj) | |
751 | { | |
752 | int page; | |
753 | ||
754 | if (obj == NULL) | |
755 | return; | |
756 | ||
757 | for (page = 0; page < obj->page_count; page++) | |
95374d75 | 758 | free_page((unsigned long)obj->pages[page]); |
84734a04 MK |
759 | |
760 | kfree(obj); | |
761 | } | |
762 | ||
763 | static void i915_error_state_free(struct kref *error_ref) | |
764 | { | |
765 | struct drm_i915_error_state *error = container_of(error_ref, | |
766 | typeof(*error), ref); | |
767 | int i; | |
768 | ||
6361f4ba CW |
769 | for (i = 0; i < ARRAY_SIZE(error->engine); i++) { |
770 | struct drm_i915_error_engine *ee = &error->engine[i]; | |
771 | ||
772 | i915_error_object_free(ee->batchbuffer); | |
773 | i915_error_object_free(ee->wa_batchbuffer); | |
774 | i915_error_object_free(ee->ringbuffer); | |
775 | i915_error_object_free(ee->hws_page); | |
776 | i915_error_object_free(ee->ctx); | |
777 | i915_error_object_free(ee->wa_ctx); | |
778 | ||
779 | kfree(ee->requests); | |
19eb9189 CW |
780 | if (!IS_ERR_OR_NULL(ee->waiters)) |
781 | kfree(ee->waiters); | |
84734a04 MK |
782 | } |
783 | ||
51d545d0 | 784 | i915_error_object_free(error->semaphore); |
0b37a9a9 | 785 | |
c0ce4663 | 786 | for (i = 0; i < ARRAY_SIZE(error->active_bo); i++) |
0b37a9a9 | 787 | kfree(error->active_bo[i]); |
0b37a9a9 | 788 | kfree(error->pinned_bo); |
c0ce4663 | 789 | |
84734a04 MK |
790 | kfree(error->overlay); |
791 | kfree(error->display); | |
792 | kfree(error); | |
793 | } | |
794 | ||
795 | static struct drm_i915_error_object * | |
95374d75 | 796 | i915_error_object_create(struct drm_i915_private *i915, |
058d88c4 | 797 | struct i915_vma *vma) |
84734a04 | 798 | { |
95374d75 CW |
799 | struct i915_ggtt *ggtt = &i915->ggtt; |
800 | const u64 slot = ggtt->error_capture.start; | |
84734a04 | 801 | struct drm_i915_error_object *dst; |
0a97015d | 802 | struct z_stream_s zstream; |
95374d75 CW |
803 | unsigned long num_pages; |
804 | struct sgt_iter iter; | |
805 | dma_addr_t dma; | |
84734a04 | 806 | |
058d88c4 CW |
807 | if (!vma) |
808 | return NULL; | |
809 | ||
95374d75 | 810 | num_pages = min_t(u64, vma->size, vma->obj->base.size) >> PAGE_SHIFT; |
0a97015d | 811 | num_pages = DIV_ROUND_UP(10 * num_pages, 8); /* worstcase zlib growth */ |
95374d75 CW |
812 | dst = kmalloc(sizeof(*dst) + num_pages * sizeof(u32 *), |
813 | GFP_ATOMIC | __GFP_NOWARN); | |
058d88c4 | 814 | if (!dst) |
84734a04 MK |
815 | return NULL; |
816 | ||
03382dfb CW |
817 | dst->gtt_offset = vma->node.start; |
818 | dst->gtt_size = vma->node.size; | |
95374d75 | 819 | dst->page_count = 0; |
0a97015d CW |
820 | dst->unused = 0; |
821 | ||
822 | if (!compress_init(&zstream)) { | |
823 | kfree(dst); | |
824 | return NULL; | |
825 | } | |
03382dfb | 826 | |
95374d75 CW |
827 | for_each_sgt_dma(dma, iter, vma->pages) { |
828 | void __iomem *s; | |
829 | int ret; | |
b3c3f5e6 | 830 | |
95374d75 CW |
831 | ggtt->base.insert_page(&ggtt->base, dma, slot, |
832 | I915_CACHE_NONE, 0); | |
b3c3f5e6 | 833 | |
95374d75 | 834 | s = io_mapping_map_atomic_wc(&ggtt->mappable, slot); |
0a97015d | 835 | ret = compress_page(&zstream, (void __force *)s, dst); |
95374d75 | 836 | io_mapping_unmap_atomic(s); |
84734a04 | 837 | |
95374d75 | 838 | if (ret) |
84734a04 | 839 | goto unwind; |
84734a04 | 840 | } |
95374d75 | 841 | goto out; |
84734a04 MK |
842 | |
843 | unwind: | |
95374d75 CW |
844 | while (dst->page_count--) |
845 | free_page((unsigned long)dst->pages[dst->page_count]); | |
84734a04 | 846 | kfree(dst); |
95374d75 CW |
847 | dst = NULL; |
848 | ||
849 | out: | |
0a97015d | 850 | compress_fini(&zstream, dst); |
95374d75 CW |
851 | ggtt->base.clear_range(&ggtt->base, slot, PAGE_SIZE, true); |
852 | return dst; | |
84734a04 | 853 | } |
84734a04 | 854 | |
d72d908b CW |
855 | /* The error capture is special as tries to run underneath the normal |
856 | * locking rules - so we use the raw version of the i915_gem_active lookup. | |
857 | */ | |
858 | static inline uint32_t | |
859 | __active_get_seqno(struct i915_gem_active *active) | |
860 | { | |
861 | return i915_gem_request_get_seqno(__i915_gem_active_peek(active)); | |
862 | } | |
863 | ||
864 | static inline int | |
865 | __active_get_engine_id(struct i915_gem_active *active) | |
866 | { | |
867 | struct intel_engine_cs *engine; | |
868 | ||
869 | engine = i915_gem_request_get_engine(__i915_gem_active_peek(active)); | |
870 | return engine ? engine->id : -1; | |
871 | } | |
872 | ||
84734a04 | 873 | static void capture_bo(struct drm_i915_error_buffer *err, |
3a448734 | 874 | struct i915_vma *vma) |
84734a04 | 875 | { |
3a448734 | 876 | struct drm_i915_gem_object *obj = vma->obj; |
b4716185 | 877 | int i; |
3a448734 | 878 | |
84734a04 MK |
879 | err->size = obj->base.size; |
880 | err->name = obj->base.name; | |
d72d908b | 881 | |
666796da | 882 | for (i = 0; i < I915_NUM_ENGINES; i++) |
d72d908b CW |
883 | err->rseqno[i] = __active_get_seqno(&obj->last_read[i]); |
884 | err->wseqno = __active_get_seqno(&obj->last_write); | |
885 | err->engine = __active_get_engine_id(&obj->last_write); | |
886 | ||
3a448734 | 887 | err->gtt_offset = vma->node.start; |
84734a04 MK |
888 | err->read_domains = obj->base.read_domains; |
889 | err->write_domain = obj->base.write_domain; | |
49ef5294 | 890 | err->fence_reg = vma->fence ? vma->fence->id : -1; |
3e510a8e | 891 | err->tiling = i915_gem_object_get_tiling(obj); |
84734a04 MK |
892 | err->dirty = obj->dirty; |
893 | err->purgeable = obj->madv != I915_MADV_WILLNEED; | |
5cc9ed4b | 894 | err->userptr = obj->userptr.mm != NULL; |
84734a04 MK |
895 | err->cache_level = obj->cache_level; |
896 | } | |
897 | ||
c0ce4663 CW |
898 | static u32 capture_error_bo(struct drm_i915_error_buffer *err, |
899 | int count, struct list_head *head, | |
900 | bool pinned_only) | |
84734a04 | 901 | { |
ca191b13 | 902 | struct i915_vma *vma; |
84734a04 MK |
903 | int i = 0; |
904 | ||
1c7f4bca | 905 | list_for_each_entry(vma, head, vm_link) { |
c0ce4663 CW |
906 | if (pinned_only && !i915_vma_is_pinned(vma)) |
907 | continue; | |
908 | ||
3a448734 | 909 | capture_bo(err++, vma); |
84734a04 MK |
910 | if (++i == count) |
911 | break; | |
912 | } | |
913 | ||
914 | return i; | |
915 | } | |
916 | ||
011cf577 BW |
917 | /* Generate a semi-unique error code. The code is not meant to have meaning, The |
918 | * code's only purpose is to try to prevent false duplicated bug reports by | |
919 | * grossly estimating a GPU error state. | |
920 | * | |
921 | * TODO Ideally, hashing the batchbuffer would be a very nice way to determine | |
922 | * the hang if we could strip the GTT offset information from it. | |
923 | * | |
924 | * It's only a small step better than a random number in its current form. | |
925 | */ | |
926 | static uint32_t i915_error_generate_code(struct drm_i915_private *dev_priv, | |
cb383002 | 927 | struct drm_i915_error_state *error, |
6361f4ba | 928 | int *engine_id) |
011cf577 BW |
929 | { |
930 | uint32_t error_code = 0; | |
931 | int i; | |
932 | ||
933 | /* IPEHR would be an ideal way to detect errors, as it's the gross | |
934 | * measure of "the command that hung." However, has some very common | |
935 | * synchronization commands which almost always appear in the case | |
936 | * strictly a client bug. Use instdone to differentiate those some. | |
937 | */ | |
666796da | 938 | for (i = 0; i < I915_NUM_ENGINES; i++) { |
6361f4ba CW |
939 | if (error->engine[i].hangcheck_action == HANGCHECK_HUNG) { |
940 | if (engine_id) | |
941 | *engine_id = i; | |
cb383002 | 942 | |
d636951e BW |
943 | return error->engine[i].ipehr ^ |
944 | error->engine[i].instdone.instdone; | |
cb383002 MK |
945 | } |
946 | } | |
011cf577 BW |
947 | |
948 | return error_code; | |
949 | } | |
950 | ||
c033666a | 951 | static void i915_gem_record_fences(struct drm_i915_private *dev_priv, |
84734a04 MK |
952 | struct drm_i915_error_state *error) |
953 | { | |
84734a04 MK |
954 | int i; |
955 | ||
c033666a | 956 | if (IS_GEN3(dev_priv) || IS_GEN2(dev_priv)) { |
ce38ab05 | 957 | for (i = 0; i < dev_priv->num_fence_regs; i++) |
eecf613a | 958 | error->fence[i] = I915_READ(FENCE_REG(i)); |
c033666a | 959 | } else if (IS_GEN5(dev_priv) || IS_GEN4(dev_priv)) { |
eecf613a VS |
960 | for (i = 0; i < dev_priv->num_fence_regs; i++) |
961 | error->fence[i] = I915_READ64(FENCE_REG_965_LO(i)); | |
c033666a | 962 | } else if (INTEL_GEN(dev_priv) >= 6) { |
eecf613a VS |
963 | for (i = 0; i < dev_priv->num_fence_regs; i++) |
964 | error->fence[i] = I915_READ64(FENCE_REG_GEN6_LO(i)); | |
965 | } | |
84734a04 MK |
966 | } |
967 | ||
87f85ebc | 968 | |
6361f4ba | 969 | static void gen8_record_semaphore_state(struct drm_i915_error_state *error, |
0bc40be8 | 970 | struct intel_engine_cs *engine, |
6361f4ba | 971 | struct drm_i915_error_engine *ee) |
0ca36d78 | 972 | { |
6361f4ba | 973 | struct drm_i915_private *dev_priv = engine->i915; |
b4558b46 | 974 | struct intel_engine_cs *to; |
c3232b18 | 975 | enum intel_engine_id id; |
0ca36d78 | 976 | |
51d545d0 | 977 | if (!error->semaphore) |
6361f4ba | 978 | return; |
0ca36d78 | 979 | |
3b3f1650 | 980 | for_each_engine(to, dev_priv, id) { |
b4558b46 RV |
981 | int idx; |
982 | u16 signal_offset; | |
983 | u32 *tmp; | |
0ca36d78 | 984 | |
0bc40be8 | 985 | if (engine == to) |
b4558b46 RV |
986 | continue; |
987 | ||
6361f4ba CW |
988 | signal_offset = |
989 | (GEN8_SIGNAL_OFFSET(engine, id) & (PAGE_SIZE - 1)) / 4; | |
51d545d0 | 990 | tmp = error->semaphore->pages[0]; |
7e37f889 | 991 | idx = intel_engine_sync_index(engine, to); |
b4558b46 | 992 | |
6361f4ba CW |
993 | ee->semaphore_mboxes[idx] = tmp[signal_offset]; |
994 | ee->semaphore_seqno[idx] = engine->semaphore.sync_seqno[idx]; | |
0ca36d78 BW |
995 | } |
996 | } | |
997 | ||
6361f4ba CW |
998 | static void gen6_record_semaphore_state(struct intel_engine_cs *engine, |
999 | struct drm_i915_error_engine *ee) | |
87f85ebc | 1000 | { |
6361f4ba CW |
1001 | struct drm_i915_private *dev_priv = engine->i915; |
1002 | ||
1003 | ee->semaphore_mboxes[0] = I915_READ(RING_SYNC_0(engine->mmio_base)); | |
1004 | ee->semaphore_mboxes[1] = I915_READ(RING_SYNC_1(engine->mmio_base)); | |
1005 | ee->semaphore_seqno[0] = engine->semaphore.sync_seqno[0]; | |
1006 | ee->semaphore_seqno[1] = engine->semaphore.sync_seqno[1]; | |
87f85ebc | 1007 | |
2d1fe073 | 1008 | if (HAS_VEBOX(dev_priv)) { |
6361f4ba | 1009 | ee->semaphore_mboxes[2] = |
0bc40be8 | 1010 | I915_READ(RING_SYNC_2(engine->mmio_base)); |
6361f4ba | 1011 | ee->semaphore_seqno[2] = engine->semaphore.sync_seqno[2]; |
87f85ebc BW |
1012 | } |
1013 | } | |
1014 | ||
6361f4ba CW |
1015 | static void error_record_engine_waiters(struct intel_engine_cs *engine, |
1016 | struct drm_i915_error_engine *ee) | |
688e6c72 CW |
1017 | { |
1018 | struct intel_breadcrumbs *b = &engine->breadcrumbs; | |
1019 | struct drm_i915_error_waiter *waiter; | |
1020 | struct rb_node *rb; | |
1021 | int count; | |
1022 | ||
6361f4ba CW |
1023 | ee->num_waiters = 0; |
1024 | ee->waiters = NULL; | |
688e6c72 | 1025 | |
19eb9189 CW |
1026 | if (RB_EMPTY_ROOT(&b->waiters)) |
1027 | return; | |
1028 | ||
1029 | if (!spin_trylock(&b->lock)) { | |
1030 | ee->waiters = ERR_PTR(-EDEADLK); | |
1031 | return; | |
1032 | } | |
1033 | ||
688e6c72 CW |
1034 | count = 0; |
1035 | for (rb = rb_first(&b->waiters); rb != NULL; rb = rb_next(rb)) | |
1036 | count++; | |
1037 | spin_unlock(&b->lock); | |
1038 | ||
1039 | waiter = NULL; | |
1040 | if (count) | |
1041 | waiter = kmalloc_array(count, | |
1042 | sizeof(struct drm_i915_error_waiter), | |
1043 | GFP_ATOMIC); | |
1044 | if (!waiter) | |
1045 | return; | |
1046 | ||
19eb9189 CW |
1047 | if (!spin_trylock(&b->lock)) { |
1048 | kfree(waiter); | |
1049 | ee->waiters = ERR_PTR(-EDEADLK); | |
1050 | return; | |
1051 | } | |
688e6c72 | 1052 | |
19eb9189 | 1053 | ee->waiters = waiter; |
688e6c72 CW |
1054 | for (rb = rb_first(&b->waiters); rb; rb = rb_next(rb)) { |
1055 | struct intel_wait *w = container_of(rb, typeof(*w), node); | |
1056 | ||
1057 | strcpy(waiter->comm, w->tsk->comm); | |
1058 | waiter->pid = w->tsk->pid; | |
1059 | waiter->seqno = w->seqno; | |
1060 | waiter++; | |
1061 | ||
6361f4ba | 1062 | if (++ee->num_waiters == count) |
688e6c72 CW |
1063 | break; |
1064 | } | |
1065 | spin_unlock(&b->lock); | |
1066 | } | |
1067 | ||
6361f4ba CW |
1068 | static void error_record_engine_registers(struct drm_i915_error_state *error, |
1069 | struct intel_engine_cs *engine, | |
1070 | struct drm_i915_error_engine *ee) | |
84734a04 | 1071 | { |
6361f4ba CW |
1072 | struct drm_i915_private *dev_priv = engine->i915; |
1073 | ||
c033666a | 1074 | if (INTEL_GEN(dev_priv) >= 6) { |
6361f4ba CW |
1075 | ee->rc_psmi = I915_READ(RING_PSMI_CTL(engine->mmio_base)); |
1076 | ee->fault_reg = I915_READ(RING_FAULT_REG(engine)); | |
c033666a | 1077 | if (INTEL_GEN(dev_priv) >= 8) |
6361f4ba | 1078 | gen8_record_semaphore_state(error, engine, ee); |
0ca36d78 | 1079 | else |
6361f4ba | 1080 | gen6_record_semaphore_state(engine, ee); |
4e5aabfd BW |
1081 | } |
1082 | ||
c033666a | 1083 | if (INTEL_GEN(dev_priv) >= 4) { |
6361f4ba CW |
1084 | ee->faddr = I915_READ(RING_DMA_FADD(engine->mmio_base)); |
1085 | ee->ipeir = I915_READ(RING_IPEIR(engine->mmio_base)); | |
1086 | ee->ipehr = I915_READ(RING_IPEHR(engine->mmio_base)); | |
6361f4ba CW |
1087 | ee->instps = I915_READ(RING_INSTPS(engine->mmio_base)); |
1088 | ee->bbaddr = I915_READ(RING_BBADDR(engine->mmio_base)); | |
c033666a | 1089 | if (INTEL_GEN(dev_priv) >= 8) { |
6361f4ba CW |
1090 | ee->faddr |= (u64) I915_READ(RING_DMA_FADD_UDW(engine->mmio_base)) << 32; |
1091 | ee->bbaddr |= (u64) I915_READ(RING_BBADDR_UDW(engine->mmio_base)) << 32; | |
13ffadd1 | 1092 | } |
6361f4ba | 1093 | ee->bbstate = I915_READ(RING_BBSTATE(engine->mmio_base)); |
84734a04 | 1094 | } else { |
6361f4ba CW |
1095 | ee->faddr = I915_READ(DMA_FADD_I8XX); |
1096 | ee->ipeir = I915_READ(IPEIR); | |
1097 | ee->ipehr = I915_READ(IPEHR); | |
84734a04 MK |
1098 | } |
1099 | ||
0e704476 | 1100 | intel_engine_get_instdone(engine, &ee->instdone); |
d636951e | 1101 | |
6361f4ba CW |
1102 | ee->waiting = intel_engine_has_waiter(engine); |
1103 | ee->instpm = I915_READ(RING_INSTPM(engine->mmio_base)); | |
7e37f889 | 1104 | ee->acthd = intel_engine_get_active_head(engine); |
6361f4ba CW |
1105 | ee->seqno = intel_engine_get_seqno(engine); |
1106 | ee->last_seqno = engine->last_submitted_seqno; | |
1107 | ee->start = I915_READ_START(engine); | |
1108 | ee->head = I915_READ_HEAD(engine); | |
1109 | ee->tail = I915_READ_TAIL(engine); | |
1110 | ee->ctl = I915_READ_CTL(engine); | |
21a2c58a CW |
1111 | if (INTEL_GEN(dev_priv) > 2) |
1112 | ee->mode = I915_READ_MODE(engine); | |
84734a04 | 1113 | |
3177659a | 1114 | if (!HWS_NEEDS_PHYSICAL(dev_priv)) { |
f0f59a00 | 1115 | i915_reg_t mmio; |
f3ce3821 | 1116 | |
c033666a | 1117 | if (IS_GEN7(dev_priv)) { |
0bc40be8 | 1118 | switch (engine->id) { |
f3ce3821 CW |
1119 | default: |
1120 | case RCS: | |
1121 | mmio = RENDER_HWS_PGA_GEN7; | |
1122 | break; | |
1123 | case BCS: | |
1124 | mmio = BLT_HWS_PGA_GEN7; | |
1125 | break; | |
1126 | case VCS: | |
1127 | mmio = BSD_HWS_PGA_GEN7; | |
1128 | break; | |
1129 | case VECS: | |
1130 | mmio = VEBOX_HWS_PGA_GEN7; | |
1131 | break; | |
1132 | } | |
c033666a | 1133 | } else if (IS_GEN6(engine->i915)) { |
0bc40be8 | 1134 | mmio = RING_HWS_PGA_GEN6(engine->mmio_base); |
f3ce3821 CW |
1135 | } else { |
1136 | /* XXX: gen8 returns to sanity */ | |
0bc40be8 | 1137 | mmio = RING_HWS_PGA(engine->mmio_base); |
f3ce3821 CW |
1138 | } |
1139 | ||
6361f4ba | 1140 | ee->hws = I915_READ(mmio); |
f3ce3821 CW |
1141 | } |
1142 | ||
6361f4ba CW |
1143 | ee->hangcheck_score = engine->hangcheck.score; |
1144 | ee->hangcheck_action = engine->hangcheck.action; | |
6c7a01ec | 1145 | |
c033666a | 1146 | if (USES_PPGTT(dev_priv)) { |
6c7a01ec BW |
1147 | int i; |
1148 | ||
6361f4ba | 1149 | ee->vm_info.gfx_mode = I915_READ(RING_MODE_GEN7(engine)); |
6c7a01ec | 1150 | |
c033666a | 1151 | if (IS_GEN6(dev_priv)) |
6361f4ba | 1152 | ee->vm_info.pp_dir_base = |
0bc40be8 | 1153 | I915_READ(RING_PP_DIR_BASE_READ(engine)); |
c033666a | 1154 | else if (IS_GEN7(dev_priv)) |
6361f4ba | 1155 | ee->vm_info.pp_dir_base = |
0bc40be8 | 1156 | I915_READ(RING_PP_DIR_BASE(engine)); |
c033666a | 1157 | else if (INTEL_GEN(dev_priv) >= 8) |
6c7a01ec | 1158 | for (i = 0; i < 4; i++) { |
6361f4ba | 1159 | ee->vm_info.pdp[i] = |
0bc40be8 | 1160 | I915_READ(GEN8_RING_PDP_UDW(engine, i)); |
6361f4ba CW |
1161 | ee->vm_info.pdp[i] <<= 32; |
1162 | ee->vm_info.pdp[i] |= | |
0bc40be8 | 1163 | I915_READ(GEN8_RING_PDP_LDW(engine, i)); |
6c7a01ec | 1164 | } |
6c7a01ec | 1165 | } |
84734a04 MK |
1166 | } |
1167 | ||
35ca039e CW |
1168 | static void record_request(struct drm_i915_gem_request *request, |
1169 | struct drm_i915_error_request *erq) | |
1170 | { | |
1171 | erq->context = request->ctx->hw_id; | |
1172 | erq->seqno = request->fence.seqno; | |
1173 | erq->jiffies = request->emitted_jiffies; | |
1174 | erq->head = request->head; | |
1175 | erq->tail = request->tail; | |
1176 | ||
1177 | rcu_read_lock(); | |
1178 | erq->pid = request->ctx->pid ? pid_nr(request->ctx->pid) : 0; | |
1179 | rcu_read_unlock(); | |
1180 | } | |
1181 | ||
57bc699d CW |
1182 | static void engine_record_requests(struct intel_engine_cs *engine, |
1183 | struct drm_i915_gem_request *first, | |
1184 | struct drm_i915_error_engine *ee) | |
1185 | { | |
1186 | struct drm_i915_gem_request *request; | |
1187 | int count; | |
1188 | ||
1189 | count = 0; | |
1190 | request = first; | |
1191 | list_for_each_entry_from(request, &engine->request_list, link) | |
1192 | count++; | |
1193 | if (!count) | |
1194 | return; | |
1195 | ||
1196 | ee->requests = kcalloc(count, sizeof(*ee->requests), GFP_ATOMIC); | |
1197 | if (!ee->requests) | |
1198 | return; | |
1199 | ||
1200 | ee->num_requests = count; | |
1201 | ||
1202 | count = 0; | |
1203 | request = first; | |
1204 | list_for_each_entry_from(request, &engine->request_list, link) { | |
57bc699d CW |
1205 | if (count >= ee->num_requests) { |
1206 | /* | |
1207 | * If the ring request list was changed in | |
1208 | * between the point where the error request | |
1209 | * list was created and dimensioned and this | |
1210 | * point then just exit early to avoid crashes. | |
1211 | * | |
1212 | * We don't need to communicate that the | |
1213 | * request list changed state during error | |
1214 | * state capture and that the error state is | |
1215 | * slightly incorrect as a consequence since we | |
1216 | * are typically only interested in the request | |
1217 | * list state at the point of error state | |
1218 | * capture, not in any changes happening during | |
1219 | * the capture. | |
1220 | */ | |
1221 | break; | |
1222 | } | |
1223 | ||
35ca039e | 1224 | record_request(request, &ee->requests[count++]); |
57bc699d CW |
1225 | } |
1226 | ee->num_requests = count; | |
1227 | } | |
1228 | ||
35ca039e CW |
1229 | static void error_record_engine_execlists(struct intel_engine_cs *engine, |
1230 | struct drm_i915_error_engine *ee) | |
1231 | { | |
1232 | unsigned int n; | |
1233 | ||
1234 | for (n = 0; n < ARRAY_SIZE(engine->execlist_port); n++) | |
1235 | if (engine->execlist_port[n].request) | |
1236 | record_request(engine->execlist_port[n].request, | |
1237 | &ee->execlist[n]); | |
1238 | } | |
1239 | ||
c033666a | 1240 | static void i915_gem_record_rings(struct drm_i915_private *dev_priv, |
84734a04 MK |
1241 | struct drm_i915_error_state *error) |
1242 | { | |
72e96d64 | 1243 | struct i915_ggtt *ggtt = &dev_priv->ggtt; |
57bc699d | 1244 | int i; |
84734a04 | 1245 | |
51d545d0 | 1246 | error->semaphore = |
058d88c4 | 1247 | i915_error_object_create(dev_priv, dev_priv->semaphore); |
6361f4ba | 1248 | |
666796da | 1249 | for (i = 0; i < I915_NUM_ENGINES; i++) { |
3b3f1650 | 1250 | struct intel_engine_cs *engine = dev_priv->engine[i]; |
6361f4ba | 1251 | struct drm_i915_error_engine *ee = &error->engine[i]; |
57bc699d | 1252 | struct drm_i915_gem_request *request; |
372fbb8e | 1253 | |
6361f4ba CW |
1254 | ee->pid = -1; |
1255 | ee->engine_id = -1; | |
eee73b46 | 1256 | |
3b3f1650 | 1257 | if (!engine) |
372fbb8e CW |
1258 | continue; |
1259 | ||
6361f4ba | 1260 | ee->engine_id = i; |
372fbb8e | 1261 | |
6361f4ba CW |
1262 | error_record_engine_registers(error, engine, ee); |
1263 | error_record_engine_waiters(engine, ee); | |
35ca039e | 1264 | error_record_engine_execlists(engine, ee); |
84734a04 | 1265 | |
e2f80391 | 1266 | request = i915_gem_find_active_request(engine); |
ab0e7ff9 | 1267 | if (request) { |
7e37f889 | 1268 | struct intel_ring *ring; |
c84455b4 | 1269 | struct pid *pid; |
ae6c4806 | 1270 | |
c0ce4663 | 1271 | ee->vm = request->ctx->ppgtt ? |
bc3d6744 | 1272 | &request->ctx->ppgtt->base : &ggtt->base; |
ae6c4806 | 1273 | |
ab0e7ff9 CW |
1274 | /* We need to copy these to an anonymous buffer |
1275 | * as the simplest method to avoid being overwritten | |
1276 | * by userspace. | |
1277 | */ | |
6361f4ba | 1278 | ee->batchbuffer = |
ab0e7ff9 | 1279 | i915_error_object_create(dev_priv, |
058d88c4 | 1280 | request->batch); |
ab0e7ff9 | 1281 | |
2d1fe073 | 1282 | if (HAS_BROKEN_CS_TLB(dev_priv)) |
6361f4ba | 1283 | ee->wa_batchbuffer = |
058d88c4 CW |
1284 | i915_error_object_create(dev_priv, |
1285 | engine->scratch); | |
ab0e7ff9 | 1286 | |
058d88c4 CW |
1287 | ee->ctx = |
1288 | i915_error_object_create(dev_priv, | |
1289 | request->ctx->engine[i].state); | |
546b1b6a | 1290 | |
c84455b4 CW |
1291 | pid = request->ctx->pid; |
1292 | if (pid) { | |
ab0e7ff9 CW |
1293 | struct task_struct *task; |
1294 | ||
1295 | rcu_read_lock(); | |
c84455b4 | 1296 | task = pid_task(pid, PIDTYPE_PID); |
ab0e7ff9 | 1297 | if (task) { |
6361f4ba CW |
1298 | strcpy(ee->comm, task->comm); |
1299 | ee->pid = task->pid; | |
ab0e7ff9 CW |
1300 | } |
1301 | rcu_read_unlock(); | |
1302 | } | |
84734a04 | 1303 | |
bc3d6744 CW |
1304 | error->simulated |= |
1305 | request->ctx->flags & CONTEXT_NO_ERROR_CAPTURE; | |
1306 | ||
cdb324bd CW |
1307 | ee->rq_head = request->head; |
1308 | ee->rq_post = request->postfix; | |
1309 | ee->rq_tail = request->tail; | |
1310 | ||
1dae2dfb CW |
1311 | ring = request->ring; |
1312 | ee->cpu_ring_head = ring->head; | |
1313 | ee->cpu_ring_tail = ring->tail; | |
6361f4ba | 1314 | ee->ringbuffer = |
058d88c4 | 1315 | i915_error_object_create(dev_priv, ring->vma); |
57bc699d CW |
1316 | |
1317 | engine_record_requests(engine, request, ee); | |
ba6e0418 | 1318 | } |
84734a04 | 1319 | |
6361f4ba | 1320 | ee->hws_page = |
058d88c4 CW |
1321 | i915_error_object_create(dev_priv, |
1322 | engine->status_page.vma); | |
84734a04 | 1323 | |
058d88c4 CW |
1324 | ee->wa_ctx = |
1325 | i915_error_object_create(dev_priv, engine->wa_ctx.vma); | |
84734a04 MK |
1326 | } |
1327 | } | |
1328 | ||
95f5301d BW |
1329 | static void i915_gem_capture_vm(struct drm_i915_private *dev_priv, |
1330 | struct drm_i915_error_state *error, | |
1331 | struct i915_address_space *vm, | |
c0ce4663 | 1332 | int idx) |
84734a04 | 1333 | { |
c0ce4663 | 1334 | struct drm_i915_error_buffer *active_bo; |
95f5301d | 1335 | struct i915_vma *vma; |
c0ce4663 | 1336 | int count; |
84734a04 | 1337 | |
c0ce4663 | 1338 | count = 0; |
1c7f4bca | 1339 | list_for_each_entry(vma, &vm->active_list, vm_link) |
c0ce4663 | 1340 | count++; |
84734a04 | 1341 | |
c0ce4663 CW |
1342 | active_bo = NULL; |
1343 | if (count) | |
1344 | active_bo = kcalloc(count, sizeof(*active_bo), GFP_ATOMIC); | |
95f5301d | 1345 | if (active_bo) |
c0ce4663 CW |
1346 | count = capture_error_bo(active_bo, count, &vm->active_list, false); |
1347 | else | |
1348 | count = 0; | |
1349 | ||
1350 | error->active_vm[idx] = vm; | |
1351 | error->active_bo[idx] = active_bo; | |
1352 | error->active_bo_count[idx] = count; | |
95f5301d BW |
1353 | } |
1354 | ||
c0ce4663 CW |
1355 | static void i915_capture_active_buffers(struct drm_i915_private *dev_priv, |
1356 | struct drm_i915_error_state *error) | |
95f5301d | 1357 | { |
c0ce4663 CW |
1358 | int cnt = 0, i, j; |
1359 | ||
1360 | BUILD_BUG_ON(ARRAY_SIZE(error->engine) > ARRAY_SIZE(error->active_bo)); | |
1361 | BUILD_BUG_ON(ARRAY_SIZE(error->active_bo) != ARRAY_SIZE(error->active_vm)); | |
1362 | BUILD_BUG_ON(ARRAY_SIZE(error->active_bo) != ARRAY_SIZE(error->active_bo_count)); | |
1363 | ||
1364 | /* Scan each engine looking for unique active contexts/vm */ | |
1365 | for (i = 0; i < ARRAY_SIZE(error->engine); i++) { | |
1366 | struct drm_i915_error_engine *ee = &error->engine[i]; | |
1367 | bool found; | |
1368 | ||
1369 | if (!ee->vm) | |
1370 | continue; | |
3a448734 | 1371 | |
c0ce4663 CW |
1372 | found = false; |
1373 | for (j = 0; j < i && !found; j++) | |
1374 | found = error->engine[j].vm == ee->vm; | |
1375 | if (!found) | |
1376 | i915_gem_capture_vm(dev_priv, error, ee->vm, cnt++); | |
3a448734 | 1377 | } |
84734a04 MK |
1378 | } |
1379 | ||
c0ce4663 CW |
1380 | static void i915_capture_pinned_buffers(struct drm_i915_private *dev_priv, |
1381 | struct drm_i915_error_state *error) | |
1382 | { | |
1383 | struct i915_address_space *vm = &dev_priv->ggtt.base; | |
1384 | struct drm_i915_error_buffer *bo; | |
1385 | struct i915_vma *vma; | |
1386 | int count_inactive, count_active; | |
1387 | ||
1388 | count_inactive = 0; | |
1389 | list_for_each_entry(vma, &vm->active_list, vm_link) | |
1390 | count_inactive++; | |
1391 | ||
1392 | count_active = 0; | |
1393 | list_for_each_entry(vma, &vm->inactive_list, vm_link) | |
1394 | count_active++; | |
1395 | ||
1396 | bo = NULL; | |
1397 | if (count_inactive + count_active) | |
1398 | bo = kcalloc(count_inactive + count_active, | |
1399 | sizeof(*bo), GFP_ATOMIC); | |
1400 | if (!bo) | |
1401 | return; | |
1402 | ||
1403 | count_inactive = capture_error_bo(bo, count_inactive, | |
1404 | &vm->active_list, true); | |
1405 | count_active = capture_error_bo(bo + count_inactive, count_active, | |
1406 | &vm->inactive_list, true); | |
1407 | error->pinned_bo_count = count_inactive + count_active; | |
1408 | error->pinned_bo = bo; | |
1409 | } | |
1410 | ||
1d762aad BW |
1411 | /* Capture all registers which don't fit into another category. */ |
1412 | static void i915_capture_reg_state(struct drm_i915_private *dev_priv, | |
1413 | struct drm_i915_error_state *error) | |
84734a04 | 1414 | { |
91c8a326 | 1415 | struct drm_device *dev = &dev_priv->drm; |
885ea5a8 | 1416 | int i; |
84734a04 | 1417 | |
654c90c6 BW |
1418 | /* General organization |
1419 | * 1. Registers specific to a single generation | |
1420 | * 2. Registers which belong to multiple generations | |
1421 | * 3. Feature specific registers. | |
1422 | * 4. Everything else | |
1423 | * Please try to follow the order. | |
1424 | */ | |
84734a04 | 1425 | |
654c90c6 | 1426 | /* 1: Registers specific to a single generation */ |
11a914c2 | 1427 | if (IS_VALLEYVIEW(dev_priv)) { |
885ea5a8 | 1428 | error->gtier[0] = I915_READ(GTIER); |
843db716 | 1429 | error->ier = I915_READ(VLV_IER); |
40181697 | 1430 | error->forcewake = I915_READ_FW(FORCEWAKE_VLV); |
654c90c6 | 1431 | } |
84734a04 | 1432 | |
654c90c6 BW |
1433 | if (IS_GEN7(dev)) |
1434 | error->err_int = I915_READ(GEN7_ERR_INT); | |
84734a04 | 1435 | |
6c826f34 MK |
1436 | if (INTEL_INFO(dev)->gen >= 8) { |
1437 | error->fault_data0 = I915_READ(GEN8_FAULT_TLB_DATA0); | |
1438 | error->fault_data1 = I915_READ(GEN8_FAULT_TLB_DATA1); | |
1439 | } | |
1440 | ||
91ec5d11 | 1441 | if (IS_GEN6(dev)) { |
40181697 | 1442 | error->forcewake = I915_READ_FW(FORCEWAKE); |
91ec5d11 BW |
1443 | error->gab_ctl = I915_READ(GAB_CTL); |
1444 | error->gfx_mode = I915_READ(GFX_MODE); | |
1445 | } | |
84734a04 | 1446 | |
654c90c6 BW |
1447 | /* 2: Registers which belong to multiple generations */ |
1448 | if (INTEL_INFO(dev)->gen >= 7) | |
40181697 | 1449 | error->forcewake = I915_READ_FW(FORCEWAKE_MT); |
84734a04 MK |
1450 | |
1451 | if (INTEL_INFO(dev)->gen >= 6) { | |
654c90c6 | 1452 | error->derrmr = I915_READ(DERRMR); |
84734a04 MK |
1453 | error->error = I915_READ(ERROR_GEN6); |
1454 | error->done_reg = I915_READ(DONE_REG); | |
1455 | } | |
1456 | ||
654c90c6 | 1457 | /* 3: Feature specific registers */ |
91ec5d11 BW |
1458 | if (IS_GEN6(dev) || IS_GEN7(dev)) { |
1459 | error->gam_ecochk = I915_READ(GAM_ECOCHK); | |
1460 | error->gac_eco = I915_READ(GAC_ECO_BITS); | |
1461 | } | |
1462 | ||
1463 | /* 4: Everything else */ | |
654c90c6 BW |
1464 | if (HAS_HW_CONTEXTS(dev)) |
1465 | error->ccid = I915_READ(CCID); | |
1466 | ||
885ea5a8 RV |
1467 | if (INTEL_INFO(dev)->gen >= 8) { |
1468 | error->ier = I915_READ(GEN8_DE_MISC_IER); | |
1469 | for (i = 0; i < 4; i++) | |
1470 | error->gtier[i] = I915_READ(GEN8_GT_IER(i)); | |
6e266956 | 1471 | } else if (HAS_PCH_SPLIT(dev_priv)) { |
843db716 | 1472 | error->ier = I915_READ(DEIER); |
885ea5a8 | 1473 | error->gtier[0] = I915_READ(GTIER); |
843db716 RV |
1474 | } else if (IS_GEN2(dev)) { |
1475 | error->ier = I915_READ16(IER); | |
11a914c2 | 1476 | } else if (!IS_VALLEYVIEW(dev_priv)) { |
843db716 | 1477 | error->ier = I915_READ(IER); |
654c90c6 | 1478 | } |
654c90c6 BW |
1479 | error->eir = I915_READ(EIR); |
1480 | error->pgtbl_er = I915_READ(PGTBL_ER); | |
1d762aad BW |
1481 | } |
1482 | ||
c033666a | 1483 | static void i915_error_capture_msg(struct drm_i915_private *dev_priv, |
58174462 | 1484 | struct drm_i915_error_state *error, |
14b730fc | 1485 | u32 engine_mask, |
58174462 | 1486 | const char *error_msg) |
cb383002 | 1487 | { |
cb383002 | 1488 | u32 ecode; |
6361f4ba | 1489 | int engine_id = -1, len; |
cb383002 | 1490 | |
6361f4ba | 1491 | ecode = i915_error_generate_code(dev_priv, error, &engine_id); |
cb383002 | 1492 | |
58174462 | 1493 | len = scnprintf(error->error_msg, sizeof(error->error_msg), |
0b5492d6 | 1494 | "GPU HANG: ecode %d:%d:0x%08x", |
6361f4ba | 1495 | INTEL_GEN(dev_priv), engine_id, ecode); |
58174462 | 1496 | |
6361f4ba | 1497 | if (engine_id != -1 && error->engine[engine_id].pid != -1) |
58174462 MK |
1498 | len += scnprintf(error->error_msg + len, |
1499 | sizeof(error->error_msg) - len, | |
1500 | ", in %s [%d]", | |
6361f4ba CW |
1501 | error->engine[engine_id].comm, |
1502 | error->engine[engine_id].pid); | |
58174462 MK |
1503 | |
1504 | scnprintf(error->error_msg + len, sizeof(error->error_msg) - len, | |
1505 | ", reason: %s, action: %s", | |
1506 | error_msg, | |
14b730fc | 1507 | engine_mask ? "reset" : "continue"); |
cb383002 MK |
1508 | } |
1509 | ||
48b031e3 MK |
1510 | static void i915_capture_gen_state(struct drm_i915_private *dev_priv, |
1511 | struct drm_i915_error_state *error) | |
1512 | { | |
eb5be9d0 CW |
1513 | error->iommu = -1; |
1514 | #ifdef CONFIG_INTEL_IOMMU | |
1515 | error->iommu = intel_iommu_gfx_mapped; | |
1516 | #endif | |
48b031e3 | 1517 | error->reset_count = i915_reset_count(&dev_priv->gpu_error); |
62d5d69b | 1518 | error->suspend_count = dev_priv->suspend_count; |
2bd160a1 CW |
1519 | |
1520 | memcpy(&error->device_info, | |
1521 | INTEL_INFO(dev_priv), | |
1522 | sizeof(error->device_info)); | |
48b031e3 MK |
1523 | } |
1524 | ||
9f267eb8 CW |
1525 | static int capture(void *data) |
1526 | { | |
1527 | struct drm_i915_error_state *error = data; | |
1528 | ||
9f267eb8 CW |
1529 | i915_capture_gen_state(error->i915, error); |
1530 | i915_capture_reg_state(error->i915, error); | |
1531 | i915_gem_record_fences(error->i915, error); | |
1532 | i915_gem_record_rings(error->i915, error); | |
1533 | i915_capture_active_buffers(error->i915, error); | |
1534 | i915_capture_pinned_buffers(error->i915, error); | |
1535 | ||
1536 | do_gettimeofday(&error->time); | |
1537 | ||
1538 | error->overlay = intel_overlay_capture_error_state(error->i915); | |
1539 | error->display = intel_display_capture_error_state(error->i915); | |
1540 | ||
9f267eb8 CW |
1541 | return 0; |
1542 | } | |
1543 | ||
1d762aad BW |
1544 | /** |
1545 | * i915_capture_error_state - capture an error record for later analysis | |
1546 | * @dev: drm device | |
1547 | * | |
1548 | * Should be called when an error is detected (either a hang or an error | |
1549 | * interrupt) to capture error state from the time of the error. Fills | |
1550 | * out a structure which becomes available in debugfs for user level tools | |
1551 | * to pick up. | |
1552 | */ | |
c033666a CW |
1553 | void i915_capture_error_state(struct drm_i915_private *dev_priv, |
1554 | u32 engine_mask, | |
58174462 | 1555 | const char *error_msg) |
1d762aad | 1556 | { |
53a4c6b2 | 1557 | static bool warned; |
1d762aad BW |
1558 | struct drm_i915_error_state *error; |
1559 | unsigned long flags; | |
1d762aad | 1560 | |
98a2f411 CW |
1561 | if (!i915.error_capture) |
1562 | return; | |
1563 | ||
9777cca0 CW |
1564 | if (READ_ONCE(dev_priv->gpu_error.first_error)) |
1565 | return; | |
1566 | ||
1d762aad BW |
1567 | /* Account for pipe specific data like PIPE*STAT */ |
1568 | error = kzalloc(sizeof(*error), GFP_ATOMIC); | |
1569 | if (!error) { | |
1570 | DRM_DEBUG_DRIVER("out of memory, not capturing error state\n"); | |
1571 | return; | |
1572 | } | |
1573 | ||
011cf577 | 1574 | kref_init(&error->ref); |
9f267eb8 | 1575 | error->i915 = dev_priv; |
011cf577 | 1576 | |
9f267eb8 | 1577 | stop_machine(capture, error, NULL); |
84734a04 | 1578 | |
c033666a | 1579 | i915_error_capture_msg(dev_priv, error, engine_mask, error_msg); |
cb383002 MK |
1580 | DRM_INFO("%s\n", error->error_msg); |
1581 | ||
bc3d6744 CW |
1582 | if (!error->simulated) { |
1583 | spin_lock_irqsave(&dev_priv->gpu_error.lock, flags); | |
1584 | if (!dev_priv->gpu_error.first_error) { | |
1585 | dev_priv->gpu_error.first_error = error; | |
1586 | error = NULL; | |
1587 | } | |
1588 | spin_unlock_irqrestore(&dev_priv->gpu_error.lock, flags); | |
84734a04 | 1589 | } |
84734a04 | 1590 | |
cb383002 | 1591 | if (error) { |
84734a04 | 1592 | i915_error_state_free(&error->ref); |
cb383002 MK |
1593 | return; |
1594 | } | |
1595 | ||
1596 | if (!warned) { | |
1597 | DRM_INFO("GPU hangs can indicate a bug anywhere in the entire gfx stack, including userspace.\n"); | |
1598 | DRM_INFO("Please file a _new_ bug report on bugs.freedesktop.org against DRI -> DRM/Intel\n"); | |
1599 | DRM_INFO("drm/i915 developers can then reassign to the right component if it's not a kernel issue.\n"); | |
1600 | DRM_INFO("The gpu crash dump is required to analyze gpu hangs, so please always attach it.\n"); | |
91c8a326 CW |
1601 | DRM_INFO("GPU crash dump saved to /sys/class/drm/card%d/error\n", |
1602 | dev_priv->drm.primary->index); | |
cb383002 MK |
1603 | warned = true; |
1604 | } | |
84734a04 MK |
1605 | } |
1606 | ||
1607 | void i915_error_state_get(struct drm_device *dev, | |
1608 | struct i915_error_state_file_priv *error_priv) | |
1609 | { | |
fac5e23e | 1610 | struct drm_i915_private *dev_priv = to_i915(dev); |
84734a04 | 1611 | |
5b254c59 | 1612 | spin_lock_irq(&dev_priv->gpu_error.lock); |
84734a04 MK |
1613 | error_priv->error = dev_priv->gpu_error.first_error; |
1614 | if (error_priv->error) | |
1615 | kref_get(&error_priv->error->ref); | |
5b254c59 | 1616 | spin_unlock_irq(&dev_priv->gpu_error.lock); |
84734a04 MK |
1617 | } |
1618 | ||
1619 | void i915_error_state_put(struct i915_error_state_file_priv *error_priv) | |
1620 | { | |
1621 | if (error_priv->error) | |
1622 | kref_put(&error_priv->error->ref, i915_error_state_free); | |
1623 | } | |
1624 | ||
1625 | void i915_destroy_error_state(struct drm_device *dev) | |
1626 | { | |
fac5e23e | 1627 | struct drm_i915_private *dev_priv = to_i915(dev); |
84734a04 | 1628 | struct drm_i915_error_state *error; |
84734a04 | 1629 | |
5b254c59 | 1630 | spin_lock_irq(&dev_priv->gpu_error.lock); |
84734a04 MK |
1631 | error = dev_priv->gpu_error.first_error; |
1632 | dev_priv->gpu_error.first_error = NULL; | |
5b254c59 | 1633 | spin_unlock_irq(&dev_priv->gpu_error.lock); |
84734a04 MK |
1634 | |
1635 | if (error) | |
1636 | kref_put(&error->ref, i915_error_state_free); | |
1637 | } |