Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* i915_drv.h -- Private header for the I915 driver -*- linux-c -*- |
2 | */ | |
0d6aa60b | 3 | /* |
bc54fd1a | 4 | * |
1da177e4 LT |
5 | * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. |
6 | * All Rights Reserved. | |
bc54fd1a DA |
7 | * |
8 | * Permission is hereby granted, free of charge, to any person obtaining a | |
9 | * copy of this software and associated documentation files (the | |
10 | * "Software"), to deal in the Software without restriction, including | |
11 | * without limitation the rights to use, copy, modify, merge, publish, | |
12 | * distribute, sub license, and/or sell copies of the Software, and to | |
13 | * permit persons to whom the Software is furnished to do so, subject to | |
14 | * the following conditions: | |
15 | * | |
16 | * The above copyright notice and this permission notice (including the | |
17 | * next paragraph) shall be included in all copies or substantial portions | |
18 | * of the Software. | |
19 | * | |
20 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS | |
21 | * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
22 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. | |
23 | * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR | |
24 | * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, | |
25 | * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE | |
26 | * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
27 | * | |
0d6aa60b | 28 | */ |
1da177e4 LT |
29 | |
30 | #ifndef _I915_DRV_H_ | |
31 | #define _I915_DRV_H_ | |
32 | ||
e9b73c67 | 33 | #include <uapi/drm/i915_drm.h> |
93b81f51 | 34 | #include <uapi/drm/drm_fourcc.h> |
e9b73c67 | 35 | |
585fb111 | 36 | #include "i915_reg.h" |
79e53945 | 37 | #include "intel_bios.h" |
8187a2b7 | 38 | #include "intel_ringbuffer.h" |
b20385f1 | 39 | #include "intel_lrc.h" |
0260c420 | 40 | #include "i915_gem_gtt.h" |
564ddb2f | 41 | #include "i915_gem_render_state.h" |
0839ccb8 | 42 | #include <linux/io-mapping.h> |
f899fc64 | 43 | #include <linux/i2c.h> |
c167a6fc | 44 | #include <linux/i2c-algo-bit.h> |
0ade6386 | 45 | #include <drm/intel-gtt.h> |
ba8286fa | 46 | #include <drm/drm_legacy.h> /* for struct drm_dma_handle */ |
d9fc9413 | 47 | #include <drm/drm_gem.h> |
aaa6fd2a | 48 | #include <linux/backlight.h> |
5cc9ed4b | 49 | #include <linux/hashtable.h> |
2911a35b | 50 | #include <linux/intel-iommu.h> |
742cbee8 | 51 | #include <linux/kref.h> |
9ee32fea | 52 | #include <linux/pm_qos.h> |
585fb111 | 53 | |
1da177e4 LT |
54 | /* General customization: |
55 | */ | |
56 | ||
1da177e4 LT |
57 | #define DRIVER_NAME "i915" |
58 | #define DRIVER_DESC "Intel Graphics" | |
1ff27a34 | 59 | #define DRIVER_DATE "20150327" |
1da177e4 | 60 | |
c883ef1b | 61 | #undef WARN_ON |
5f77eeb0 DV |
62 | /* Many gcc seem to no see through this and fall over :( */ |
63 | #if 0 | |
64 | #define WARN_ON(x) ({ \ | |
65 | bool __i915_warn_cond = (x); \ | |
66 | if (__builtin_constant_p(__i915_warn_cond)) \ | |
67 | BUILD_BUG_ON(__i915_warn_cond); \ | |
68 | WARN(__i915_warn_cond, "WARN_ON(" #x ")"); }) | |
69 | #else | |
70 | #define WARN_ON(x) WARN((x), "WARN_ON(" #x ")") | |
71 | #endif | |
72 | ||
cd9bfacb JN |
73 | #undef WARN_ON_ONCE |
74 | #define WARN_ON_ONCE(x) WARN_ONCE((x), "WARN_ON_ONCE(" #x ")") | |
75 | ||
5f77eeb0 DV |
76 | #define MISSING_CASE(x) WARN(1, "Missing switch case (%lu) in %s\n", \ |
77 | (long) (x), __func__); | |
c883ef1b | 78 | |
e2c719b7 RC |
79 | /* Use I915_STATE_WARN(x) and I915_STATE_WARN_ON() (rather than WARN() and |
80 | * WARN_ON()) for hw state sanity checks to check for unexpected conditions | |
81 | * which may not necessarily be a user visible problem. This will either | |
82 | * WARN() or DRM_ERROR() depending on the verbose_checks moduleparam, to | |
83 | * enable distros and users to tailor their preferred amount of i915 abrt | |
84 | * spam. | |
85 | */ | |
86 | #define I915_STATE_WARN(condition, format...) ({ \ | |
87 | int __ret_warn_on = !!(condition); \ | |
88 | if (unlikely(__ret_warn_on)) { \ | |
89 | if (i915.verbose_state_checks) \ | |
2f3408c7 | 90 | WARN(1, format); \ |
e2c719b7 RC |
91 | else \ |
92 | DRM_ERROR(format); \ | |
93 | } \ | |
94 | unlikely(__ret_warn_on); \ | |
95 | }) | |
96 | ||
97 | #define I915_STATE_WARN_ON(condition) ({ \ | |
98 | int __ret_warn_on = !!(condition); \ | |
99 | if (unlikely(__ret_warn_on)) { \ | |
100 | if (i915.verbose_state_checks) \ | |
2f3408c7 | 101 | WARN(1, "WARN_ON(" #condition ")\n"); \ |
e2c719b7 RC |
102 | else \ |
103 | DRM_ERROR("WARN_ON(" #condition ")\n"); \ | |
104 | } \ | |
105 | unlikely(__ret_warn_on); \ | |
106 | }) | |
c883ef1b | 107 | |
317c35d1 | 108 | enum pipe { |
752aa88a | 109 | INVALID_PIPE = -1, |
317c35d1 JB |
110 | PIPE_A = 0, |
111 | PIPE_B, | |
9db4a9c7 | 112 | PIPE_C, |
a57c774a AK |
113 | _PIPE_EDP, |
114 | I915_MAX_PIPES = _PIPE_EDP | |
317c35d1 | 115 | }; |
9db4a9c7 | 116 | #define pipe_name(p) ((p) + 'A') |
317c35d1 | 117 | |
a5c961d1 PZ |
118 | enum transcoder { |
119 | TRANSCODER_A = 0, | |
120 | TRANSCODER_B, | |
121 | TRANSCODER_C, | |
a57c774a AK |
122 | TRANSCODER_EDP, |
123 | I915_MAX_TRANSCODERS | |
a5c961d1 PZ |
124 | }; |
125 | #define transcoder_name(t) ((t) + 'A') | |
126 | ||
84139d1e DL |
127 | /* |
128 | * This is the maximum (across all platforms) number of planes (primary + | |
129 | * sprites) that can be active at the same time on one pipe. | |
130 | * | |
131 | * This value doesn't count the cursor plane. | |
132 | */ | |
133 | #define I915_MAX_PLANES 3 | |
134 | ||
80824003 JB |
135 | enum plane { |
136 | PLANE_A = 0, | |
137 | PLANE_B, | |
9db4a9c7 | 138 | PLANE_C, |
80824003 | 139 | }; |
9db4a9c7 | 140 | #define plane_name(p) ((p) + 'A') |
52440211 | 141 | |
d615a166 | 142 | #define sprite_name(p, s) ((p) * INTEL_INFO(dev)->num_sprites[(p)] + (s) + 'A') |
06da8da2 | 143 | |
2b139522 ED |
144 | enum port { |
145 | PORT_A = 0, | |
146 | PORT_B, | |
147 | PORT_C, | |
148 | PORT_D, | |
149 | PORT_E, | |
150 | I915_MAX_PORTS | |
151 | }; | |
152 | #define port_name(p) ((p) + 'A') | |
153 | ||
a09caddd | 154 | #define I915_NUM_PHYS_VLV 2 |
e4607fcf CML |
155 | |
156 | enum dpio_channel { | |
157 | DPIO_CH0, | |
158 | DPIO_CH1 | |
159 | }; | |
160 | ||
161 | enum dpio_phy { | |
162 | DPIO_PHY0, | |
163 | DPIO_PHY1 | |
164 | }; | |
165 | ||
b97186f0 PZ |
166 | enum intel_display_power_domain { |
167 | POWER_DOMAIN_PIPE_A, | |
168 | POWER_DOMAIN_PIPE_B, | |
169 | POWER_DOMAIN_PIPE_C, | |
170 | POWER_DOMAIN_PIPE_A_PANEL_FITTER, | |
171 | POWER_DOMAIN_PIPE_B_PANEL_FITTER, | |
172 | POWER_DOMAIN_PIPE_C_PANEL_FITTER, | |
173 | POWER_DOMAIN_TRANSCODER_A, | |
174 | POWER_DOMAIN_TRANSCODER_B, | |
175 | POWER_DOMAIN_TRANSCODER_C, | |
f52e353e | 176 | POWER_DOMAIN_TRANSCODER_EDP, |
319be8ae ID |
177 | POWER_DOMAIN_PORT_DDI_A_2_LANES, |
178 | POWER_DOMAIN_PORT_DDI_A_4_LANES, | |
179 | POWER_DOMAIN_PORT_DDI_B_2_LANES, | |
180 | POWER_DOMAIN_PORT_DDI_B_4_LANES, | |
181 | POWER_DOMAIN_PORT_DDI_C_2_LANES, | |
182 | POWER_DOMAIN_PORT_DDI_C_4_LANES, | |
183 | POWER_DOMAIN_PORT_DDI_D_2_LANES, | |
184 | POWER_DOMAIN_PORT_DDI_D_4_LANES, | |
185 | POWER_DOMAIN_PORT_DSI, | |
186 | POWER_DOMAIN_PORT_CRT, | |
187 | POWER_DOMAIN_PORT_OTHER, | |
cdf8dd7f | 188 | POWER_DOMAIN_VGA, |
fbeeaa23 | 189 | POWER_DOMAIN_AUDIO, |
bd2bb1b9 | 190 | POWER_DOMAIN_PLLS, |
1407121a S |
191 | POWER_DOMAIN_AUX_A, |
192 | POWER_DOMAIN_AUX_B, | |
193 | POWER_DOMAIN_AUX_C, | |
194 | POWER_DOMAIN_AUX_D, | |
baa70707 | 195 | POWER_DOMAIN_INIT, |
bddc7645 ID |
196 | |
197 | POWER_DOMAIN_NUM, | |
b97186f0 PZ |
198 | }; |
199 | ||
200 | #define POWER_DOMAIN_PIPE(pipe) ((pipe) + POWER_DOMAIN_PIPE_A) | |
201 | #define POWER_DOMAIN_PIPE_PANEL_FITTER(pipe) \ | |
202 | ((pipe) + POWER_DOMAIN_PIPE_A_PANEL_FITTER) | |
f52e353e ID |
203 | #define POWER_DOMAIN_TRANSCODER(tran) \ |
204 | ((tran) == TRANSCODER_EDP ? POWER_DOMAIN_TRANSCODER_EDP : \ | |
205 | (tran) + POWER_DOMAIN_TRANSCODER_A) | |
b97186f0 | 206 | |
1d843f9d EE |
207 | enum hpd_pin { |
208 | HPD_NONE = 0, | |
209 | HPD_PORT_A = HPD_NONE, /* PORT_A is internal */ | |
210 | HPD_TV = HPD_NONE, /* TV is known to be unreliable */ | |
211 | HPD_CRT, | |
212 | HPD_SDVO_B, | |
213 | HPD_SDVO_C, | |
214 | HPD_PORT_B, | |
215 | HPD_PORT_C, | |
216 | HPD_PORT_D, | |
217 | HPD_NUM_PINS | |
218 | }; | |
219 | ||
2a2d5482 CW |
220 | #define I915_GEM_GPU_DOMAINS \ |
221 | (I915_GEM_DOMAIN_RENDER | \ | |
222 | I915_GEM_DOMAIN_SAMPLER | \ | |
223 | I915_GEM_DOMAIN_COMMAND | \ | |
224 | I915_GEM_DOMAIN_INSTRUCTION | \ | |
225 | I915_GEM_DOMAIN_VERTEX) | |
62fdfeaf | 226 | |
055e393f DL |
227 | #define for_each_pipe(__dev_priv, __p) \ |
228 | for ((__p) = 0; (__p) < INTEL_INFO(__dev_priv)->num_pipes; (__p)++) | |
dd740780 DL |
229 | #define for_each_plane(__dev_priv, __pipe, __p) \ |
230 | for ((__p) = 0; \ | |
231 | (__p) < INTEL_INFO(__dev_priv)->num_sprites[(__pipe)] + 1; \ | |
232 | (__p)++) | |
3bdcfc0c DL |
233 | #define for_each_sprite(__dev_priv, __p, __s) \ |
234 | for ((__s) = 0; \ | |
235 | (__s) < INTEL_INFO(__dev_priv)->num_sprites[(__p)]; \ | |
236 | (__s)++) | |
9db4a9c7 | 237 | |
d79b814d DL |
238 | #define for_each_crtc(dev, crtc) \ |
239 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) | |
240 | ||
d063ae48 DL |
241 | #define for_each_intel_crtc(dev, intel_crtc) \ |
242 | list_for_each_entry(intel_crtc, &dev->mode_config.crtc_list, base.head) | |
243 | ||
b2784e15 DL |
244 | #define for_each_intel_encoder(dev, intel_encoder) \ |
245 | list_for_each_entry(intel_encoder, \ | |
246 | &(dev)->mode_config.encoder_list, \ | |
247 | base.head) | |
248 | ||
3a3371ff ACO |
249 | #define for_each_intel_connector(dev, intel_connector) \ |
250 | list_for_each_entry(intel_connector, \ | |
251 | &dev->mode_config.connector_list, \ | |
252 | base.head) | |
253 | ||
254 | ||
6c2b7c12 DV |
255 | #define for_each_encoder_on_crtc(dev, __crtc, intel_encoder) \ |
256 | list_for_each_entry((intel_encoder), &(dev)->mode_config.encoder_list, base.head) \ | |
257 | if ((intel_encoder)->base.crtc == (__crtc)) | |
258 | ||
53f5e3ca JB |
259 | #define for_each_connector_on_encoder(dev, __encoder, intel_connector) \ |
260 | list_for_each_entry((intel_connector), &(dev)->mode_config.connector_list, base.head) \ | |
261 | if ((intel_connector)->base.encoder == (__encoder)) | |
262 | ||
b04c5bd6 BF |
263 | #define for_each_power_domain(domain, mask) \ |
264 | for ((domain) = 0; (domain) < POWER_DOMAIN_NUM; (domain)++) \ | |
265 | if ((1 << (domain)) & (mask)) | |
266 | ||
e7b903d2 | 267 | struct drm_i915_private; |
ad46cb53 | 268 | struct i915_mm_struct; |
5cc9ed4b | 269 | struct i915_mmu_object; |
e7b903d2 | 270 | |
46edb027 DV |
271 | enum intel_dpll_id { |
272 | DPLL_ID_PRIVATE = -1, /* non-shared dpll in use */ | |
273 | /* real shared dpll ids must be >= 0 */ | |
9cd86933 DV |
274 | DPLL_ID_PCH_PLL_A = 0, |
275 | DPLL_ID_PCH_PLL_B = 1, | |
429d47d5 | 276 | /* hsw/bdw */ |
9cd86933 DV |
277 | DPLL_ID_WRPLL1 = 0, |
278 | DPLL_ID_WRPLL2 = 1, | |
429d47d5 S |
279 | /* skl */ |
280 | DPLL_ID_SKL_DPLL1 = 0, | |
281 | DPLL_ID_SKL_DPLL2 = 1, | |
282 | DPLL_ID_SKL_DPLL3 = 2, | |
46edb027 | 283 | }; |
429d47d5 | 284 | #define I915_NUM_PLLS 3 |
46edb027 | 285 | |
5358901f | 286 | struct intel_dpll_hw_state { |
dcfc3552 | 287 | /* i9xx, pch plls */ |
66e985c0 | 288 | uint32_t dpll; |
8bcc2795 | 289 | uint32_t dpll_md; |
66e985c0 DV |
290 | uint32_t fp0; |
291 | uint32_t fp1; | |
dcfc3552 DL |
292 | |
293 | /* hsw, bdw */ | |
d452c5b6 | 294 | uint32_t wrpll; |
d1a2dc78 S |
295 | |
296 | /* skl */ | |
297 | /* | |
298 | * DPLL_CTRL1 has 6 bits for each each this DPLL. We store those in | |
299 | * lower part of crtl1 and they get shifted into position when writing | |
300 | * the register. This allows us to easily compare the state to share | |
301 | * the DPLL. | |
302 | */ | |
303 | uint32_t ctrl1; | |
304 | /* HDMI only, 0 when used for DP */ | |
305 | uint32_t cfgcr1, cfgcr2; | |
5358901f DV |
306 | }; |
307 | ||
3e369b76 | 308 | struct intel_shared_dpll_config { |
1e6f2ddc | 309 | unsigned crtc_mask; /* mask of CRTCs sharing this PLL */ |
3e369b76 ACO |
310 | struct intel_dpll_hw_state hw_state; |
311 | }; | |
312 | ||
313 | struct intel_shared_dpll { | |
314 | struct intel_shared_dpll_config config; | |
8bd31e67 ACO |
315 | struct intel_shared_dpll_config *new_config; |
316 | ||
ee7b9f93 JB |
317 | int active; /* count of number of active CRTCs (i.e. DPMS on) */ |
318 | bool on; /* is the PLL actually active? Disabled during modeset */ | |
46edb027 DV |
319 | const char *name; |
320 | /* should match the index in the dev_priv->shared_dplls array */ | |
321 | enum intel_dpll_id id; | |
96f6128c DV |
322 | /* The mode_set hook is optional and should be used together with the |
323 | * intel_prepare_shared_dpll function. */ | |
15bdd4cf DV |
324 | void (*mode_set)(struct drm_i915_private *dev_priv, |
325 | struct intel_shared_dpll *pll); | |
e7b903d2 DV |
326 | void (*enable)(struct drm_i915_private *dev_priv, |
327 | struct intel_shared_dpll *pll); | |
328 | void (*disable)(struct drm_i915_private *dev_priv, | |
329 | struct intel_shared_dpll *pll); | |
5358901f DV |
330 | bool (*get_hw_state)(struct drm_i915_private *dev_priv, |
331 | struct intel_shared_dpll *pll, | |
332 | struct intel_dpll_hw_state *hw_state); | |
ee7b9f93 | 333 | }; |
ee7b9f93 | 334 | |
429d47d5 S |
335 | #define SKL_DPLL0 0 |
336 | #define SKL_DPLL1 1 | |
337 | #define SKL_DPLL2 2 | |
338 | #define SKL_DPLL3 3 | |
339 | ||
e69d0bc1 DV |
340 | /* Used by dp and fdi links */ |
341 | struct intel_link_m_n { | |
342 | uint32_t tu; | |
343 | uint32_t gmch_m; | |
344 | uint32_t gmch_n; | |
345 | uint32_t link_m; | |
346 | uint32_t link_n; | |
347 | }; | |
348 | ||
349 | void intel_link_compute_m_n(int bpp, int nlanes, | |
350 | int pixel_clock, int link_clock, | |
351 | struct intel_link_m_n *m_n); | |
352 | ||
1da177e4 LT |
353 | /* Interface history: |
354 | * | |
355 | * 1.1: Original. | |
0d6aa60b DA |
356 | * 1.2: Add Power Management |
357 | * 1.3: Add vblank support | |
de227f5f | 358 | * 1.4: Fix cmdbuffer path, add heap destroy |
702880f2 | 359 | * 1.5: Add vblank pipe configuration |
2228ed67 MCA |
360 | * 1.6: - New ioctl for scheduling buffer swaps on vertical blank |
361 | * - Support vertical blank on secondary display pipe | |
1da177e4 LT |
362 | */ |
363 | #define DRIVER_MAJOR 1 | |
2228ed67 | 364 | #define DRIVER_MINOR 6 |
1da177e4 LT |
365 | #define DRIVER_PATCHLEVEL 0 |
366 | ||
23bc5982 | 367 | #define WATCH_LISTS 0 |
673a394b | 368 | |
0a3e67a4 JB |
369 | struct opregion_header; |
370 | struct opregion_acpi; | |
371 | struct opregion_swsci; | |
372 | struct opregion_asle; | |
373 | ||
8ee1c3db | 374 | struct intel_opregion { |
5bc4418b BW |
375 | struct opregion_header __iomem *header; |
376 | struct opregion_acpi __iomem *acpi; | |
377 | struct opregion_swsci __iomem *swsci; | |
ebde53c7 JN |
378 | u32 swsci_gbda_sub_functions; |
379 | u32 swsci_sbcb_sub_functions; | |
5bc4418b BW |
380 | struct opregion_asle __iomem *asle; |
381 | void __iomem *vbt; | |
01fe9dbd | 382 | u32 __iomem *lid_state; |
91a60f20 | 383 | struct work_struct asle_work; |
8ee1c3db | 384 | }; |
44834a67 | 385 | #define OPREGION_SIZE (8*1024) |
8ee1c3db | 386 | |
6ef3d427 CW |
387 | struct intel_overlay; |
388 | struct intel_overlay_error_state; | |
389 | ||
de151cf6 | 390 | #define I915_FENCE_REG_NONE -1 |
42b5aeab VS |
391 | #define I915_MAX_NUM_FENCES 32 |
392 | /* 32 fences + sign bit for FENCE_REG_NONE */ | |
393 | #define I915_MAX_NUM_FENCE_BITS 6 | |
de151cf6 JB |
394 | |
395 | struct drm_i915_fence_reg { | |
007cc8ac | 396 | struct list_head lru_list; |
caea7476 | 397 | struct drm_i915_gem_object *obj; |
1690e1eb | 398 | int pin_count; |
de151cf6 | 399 | }; |
7c1c2871 | 400 | |
9b9d172d | 401 | struct sdvo_device_mapping { |
e957d772 | 402 | u8 initialized; |
9b9d172d | 403 | u8 dvo_port; |
404 | u8 slave_addr; | |
405 | u8 dvo_wiring; | |
e957d772 | 406 | u8 i2c_pin; |
b1083333 | 407 | u8 ddc_pin; |
9b9d172d | 408 | }; |
409 | ||
c4a1d9e4 CW |
410 | struct intel_display_error_state; |
411 | ||
63eeaf38 | 412 | struct drm_i915_error_state { |
742cbee8 | 413 | struct kref ref; |
585b0288 BW |
414 | struct timeval time; |
415 | ||
cb383002 | 416 | char error_msg[128]; |
48b031e3 | 417 | u32 reset_count; |
62d5d69b | 418 | u32 suspend_count; |
cb383002 | 419 | |
585b0288 | 420 | /* Generic register state */ |
63eeaf38 JB |
421 | u32 eir; |
422 | u32 pgtbl_er; | |
be998e2e | 423 | u32 ier; |
885ea5a8 | 424 | u32 gtier[4]; |
b9a3906b | 425 | u32 ccid; |
0f3b6849 CW |
426 | u32 derrmr; |
427 | u32 forcewake; | |
585b0288 BW |
428 | u32 error; /* gen6+ */ |
429 | u32 err_int; /* gen7 */ | |
6c826f34 MK |
430 | u32 fault_data0; /* gen8, gen9 */ |
431 | u32 fault_data1; /* gen8, gen9 */ | |
585b0288 | 432 | u32 done_reg; |
91ec5d11 BW |
433 | u32 gac_eco; |
434 | u32 gam_ecochk; | |
435 | u32 gab_ctl; | |
436 | u32 gfx_mode; | |
585b0288 | 437 | u32 extra_instdone[I915_NUM_INSTDONE_REG]; |
585b0288 BW |
438 | u64 fence[I915_MAX_NUM_FENCES]; |
439 | struct intel_overlay_error_state *overlay; | |
440 | struct intel_display_error_state *display; | |
0ca36d78 | 441 | struct drm_i915_error_object *semaphore_obj; |
585b0288 | 442 | |
52d39a21 | 443 | struct drm_i915_error_ring { |
372fbb8e | 444 | bool valid; |
362b8af7 BW |
445 | /* Software tracked state */ |
446 | bool waiting; | |
447 | int hangcheck_score; | |
448 | enum intel_ring_hangcheck_action hangcheck_action; | |
449 | int num_requests; | |
450 | ||
451 | /* our own tracking of ring head and tail */ | |
452 | u32 cpu_ring_head; | |
453 | u32 cpu_ring_tail; | |
454 | ||
455 | u32 semaphore_seqno[I915_NUM_RINGS - 1]; | |
456 | ||
457 | /* Register state */ | |
458 | u32 tail; | |
459 | u32 head; | |
460 | u32 ctl; | |
461 | u32 hws; | |
462 | u32 ipeir; | |
463 | u32 ipehr; | |
464 | u32 instdone; | |
362b8af7 BW |
465 | u32 bbstate; |
466 | u32 instpm; | |
467 | u32 instps; | |
468 | u32 seqno; | |
469 | u64 bbaddr; | |
50877445 | 470 | u64 acthd; |
362b8af7 | 471 | u32 fault_reg; |
13ffadd1 | 472 | u64 faddr; |
362b8af7 BW |
473 | u32 rc_psmi; /* sleep state */ |
474 | u32 semaphore_mboxes[I915_NUM_RINGS - 1]; | |
475 | ||
52d39a21 CW |
476 | struct drm_i915_error_object { |
477 | int page_count; | |
478 | u32 gtt_offset; | |
479 | u32 *pages[0]; | |
ab0e7ff9 | 480 | } *ringbuffer, *batchbuffer, *wa_batchbuffer, *ctx, *hws_page; |
362b8af7 | 481 | |
52d39a21 CW |
482 | struct drm_i915_error_request { |
483 | long jiffies; | |
484 | u32 seqno; | |
ee4f42b1 | 485 | u32 tail; |
52d39a21 | 486 | } *requests; |
6c7a01ec BW |
487 | |
488 | struct { | |
489 | u32 gfx_mode; | |
490 | union { | |
491 | u64 pdp[4]; | |
492 | u32 pp_dir_base; | |
493 | }; | |
494 | } vm_info; | |
ab0e7ff9 CW |
495 | |
496 | pid_t pid; | |
497 | char comm[TASK_COMM_LEN]; | |
52d39a21 | 498 | } ring[I915_NUM_RINGS]; |
3a448734 | 499 | |
9df30794 | 500 | struct drm_i915_error_buffer { |
a779e5ab | 501 | u32 size; |
9df30794 | 502 | u32 name; |
0201f1ec | 503 | u32 rseqno, wseqno; |
9df30794 CW |
504 | u32 gtt_offset; |
505 | u32 read_domains; | |
506 | u32 write_domain; | |
4b9de737 | 507 | s32 fence_reg:I915_MAX_NUM_FENCE_BITS; |
9df30794 CW |
508 | s32 pinned:2; |
509 | u32 tiling:2; | |
510 | u32 dirty:1; | |
511 | u32 purgeable:1; | |
5cc9ed4b | 512 | u32 userptr:1; |
5d1333fc | 513 | s32 ring:4; |
f56383cb | 514 | u32 cache_level:3; |
95f5301d | 515 | } **active_bo, **pinned_bo; |
6c7a01ec | 516 | |
95f5301d | 517 | u32 *active_bo_count, *pinned_bo_count; |
3a448734 | 518 | u32 vm_count; |
63eeaf38 JB |
519 | }; |
520 | ||
7bd688cd | 521 | struct intel_connector; |
820d2d77 | 522 | struct intel_encoder; |
5cec258b | 523 | struct intel_crtc_state; |
5724dbd1 | 524 | struct intel_initial_plane_config; |
0e8ffe1b | 525 | struct intel_crtc; |
ee9300bb DV |
526 | struct intel_limit; |
527 | struct dpll; | |
b8cecdf5 | 528 | |
e70236a8 | 529 | struct drm_i915_display_funcs { |
ee5382ae | 530 | bool (*fbc_enabled)(struct drm_device *dev); |
993495ae | 531 | void (*enable_fbc)(struct drm_crtc *crtc); |
e70236a8 JB |
532 | void (*disable_fbc)(struct drm_device *dev); |
533 | int (*get_display_clock_speed)(struct drm_device *dev); | |
534 | int (*get_fifo_size)(struct drm_device *dev, int plane); | |
ee9300bb DV |
535 | /** |
536 | * find_dpll() - Find the best values for the PLL | |
537 | * @limit: limits for the PLL | |
538 | * @crtc: current CRTC | |
539 | * @target: target frequency in kHz | |
540 | * @refclk: reference clock frequency in kHz | |
541 | * @match_clock: if provided, @best_clock P divider must | |
542 | * match the P divider from @match_clock | |
543 | * used for LVDS downclocking | |
544 | * @best_clock: best PLL values found | |
545 | * | |
546 | * Returns true on success, false on failure. | |
547 | */ | |
548 | bool (*find_dpll)(const struct intel_limit *limit, | |
a93e255f | 549 | struct intel_crtc_state *crtc_state, |
ee9300bb DV |
550 | int target, int refclk, |
551 | struct dpll *match_clock, | |
552 | struct dpll *best_clock); | |
46ba614c | 553 | void (*update_wm)(struct drm_crtc *crtc); |
adf3d35e VS |
554 | void (*update_sprite_wm)(struct drm_plane *plane, |
555 | struct drm_crtc *crtc, | |
ed57cb8a DL |
556 | uint32_t sprite_width, uint32_t sprite_height, |
557 | int pixel_size, bool enable, bool scaled); | |
679dacd4 | 558 | void (*modeset_global_resources)(struct drm_atomic_state *state); |
0e8ffe1b DV |
559 | /* Returns the active state of the crtc, and if the crtc is active, |
560 | * fills out the pipe-config with the hw state. */ | |
561 | bool (*get_pipe_config)(struct intel_crtc *, | |
5cec258b | 562 | struct intel_crtc_state *); |
5724dbd1 DL |
563 | void (*get_initial_plane_config)(struct intel_crtc *, |
564 | struct intel_initial_plane_config *); | |
190f68c5 ACO |
565 | int (*crtc_compute_clock)(struct intel_crtc *crtc, |
566 | struct intel_crtc_state *crtc_state); | |
76e5a89c DV |
567 | void (*crtc_enable)(struct drm_crtc *crtc); |
568 | void (*crtc_disable)(struct drm_crtc *crtc); | |
ee7b9f93 | 569 | void (*off)(struct drm_crtc *crtc); |
69bfe1a9 JN |
570 | void (*audio_codec_enable)(struct drm_connector *connector, |
571 | struct intel_encoder *encoder, | |
572 | struct drm_display_mode *mode); | |
573 | void (*audio_codec_disable)(struct intel_encoder *encoder); | |
674cf967 | 574 | void (*fdi_link_train)(struct drm_crtc *crtc); |
6067aaea | 575 | void (*init_clock_gating)(struct drm_device *dev); |
8c9f3aaf JB |
576 | int (*queue_flip)(struct drm_device *dev, struct drm_crtc *crtc, |
577 | struct drm_framebuffer *fb, | |
ed8d1975 | 578 | struct drm_i915_gem_object *obj, |
a4872ba6 | 579 | struct intel_engine_cs *ring, |
ed8d1975 | 580 | uint32_t flags); |
29b9bde6 DV |
581 | void (*update_primary_plane)(struct drm_crtc *crtc, |
582 | struct drm_framebuffer *fb, | |
583 | int x, int y); | |
20afbda2 | 584 | void (*hpd_irq_setup)(struct drm_device *dev); |
e70236a8 JB |
585 | /* clock updates for mode set */ |
586 | /* cursor updates */ | |
587 | /* render clock increase/decrease */ | |
588 | /* display clock increase/decrease */ | |
589 | /* pll clock increase/decrease */ | |
7bd688cd | 590 | |
6517d273 | 591 | int (*setup_backlight)(struct intel_connector *connector, enum pipe pipe); |
7bd688cd JN |
592 | uint32_t (*get_backlight)(struct intel_connector *connector); |
593 | void (*set_backlight)(struct intel_connector *connector, | |
594 | uint32_t level); | |
595 | void (*disable_backlight)(struct intel_connector *connector); | |
596 | void (*enable_backlight)(struct intel_connector *connector); | |
e70236a8 JB |
597 | }; |
598 | ||
48c1026a MK |
599 | enum forcewake_domain_id { |
600 | FW_DOMAIN_ID_RENDER = 0, | |
601 | FW_DOMAIN_ID_BLITTER, | |
602 | FW_DOMAIN_ID_MEDIA, | |
603 | ||
604 | FW_DOMAIN_ID_COUNT | |
605 | }; | |
606 | ||
607 | enum forcewake_domains { | |
608 | FORCEWAKE_RENDER = (1 << FW_DOMAIN_ID_RENDER), | |
609 | FORCEWAKE_BLITTER = (1 << FW_DOMAIN_ID_BLITTER), | |
610 | FORCEWAKE_MEDIA = (1 << FW_DOMAIN_ID_MEDIA), | |
611 | FORCEWAKE_ALL = (FORCEWAKE_RENDER | | |
612 | FORCEWAKE_BLITTER | | |
613 | FORCEWAKE_MEDIA) | |
614 | }; | |
615 | ||
907b28c5 | 616 | struct intel_uncore_funcs { |
c8d9a590 | 617 | void (*force_wake_get)(struct drm_i915_private *dev_priv, |
48c1026a | 618 | enum forcewake_domains domains); |
c8d9a590 | 619 | void (*force_wake_put)(struct drm_i915_private *dev_priv, |
48c1026a | 620 | enum forcewake_domains domains); |
0b274481 BW |
621 | |
622 | uint8_t (*mmio_readb)(struct drm_i915_private *dev_priv, off_t offset, bool trace); | |
623 | uint16_t (*mmio_readw)(struct drm_i915_private *dev_priv, off_t offset, bool trace); | |
624 | uint32_t (*mmio_readl)(struct drm_i915_private *dev_priv, off_t offset, bool trace); | |
625 | uint64_t (*mmio_readq)(struct drm_i915_private *dev_priv, off_t offset, bool trace); | |
626 | ||
627 | void (*mmio_writeb)(struct drm_i915_private *dev_priv, off_t offset, | |
628 | uint8_t val, bool trace); | |
629 | void (*mmio_writew)(struct drm_i915_private *dev_priv, off_t offset, | |
630 | uint16_t val, bool trace); | |
631 | void (*mmio_writel)(struct drm_i915_private *dev_priv, off_t offset, | |
632 | uint32_t val, bool trace); | |
633 | void (*mmio_writeq)(struct drm_i915_private *dev_priv, off_t offset, | |
634 | uint64_t val, bool trace); | |
990bbdad CW |
635 | }; |
636 | ||
907b28c5 CW |
637 | struct intel_uncore { |
638 | spinlock_t lock; /** lock is also taken in irq contexts. */ | |
639 | ||
640 | struct intel_uncore_funcs funcs; | |
641 | ||
642 | unsigned fifo_count; | |
48c1026a | 643 | enum forcewake_domains fw_domains; |
b2cff0db CW |
644 | |
645 | struct intel_uncore_forcewake_domain { | |
646 | struct drm_i915_private *i915; | |
48c1026a | 647 | enum forcewake_domain_id id; |
b2cff0db CW |
648 | unsigned wake_count; |
649 | struct timer_list timer; | |
05a2fb15 MK |
650 | u32 reg_set; |
651 | u32 val_set; | |
652 | u32 val_clear; | |
653 | u32 reg_ack; | |
654 | u32 reg_post; | |
655 | u32 val_reset; | |
b2cff0db | 656 | } fw_domain[FW_DOMAIN_ID_COUNT]; |
b2cff0db CW |
657 | }; |
658 | ||
659 | /* Iterate over initialised fw domains */ | |
660 | #define for_each_fw_domain_mask(domain__, mask__, dev_priv__, i__) \ | |
661 | for ((i__) = 0, (domain__) = &(dev_priv__)->uncore.fw_domain[0]; \ | |
662 | (i__) < FW_DOMAIN_ID_COUNT; \ | |
663 | (i__)++, (domain__) = &(dev_priv__)->uncore.fw_domain[i__]) \ | |
664 | if (((mask__) & (dev_priv__)->uncore.fw_domains) & (1 << (i__))) | |
665 | ||
666 | #define for_each_fw_domain(domain__, dev_priv__, i__) \ | |
667 | for_each_fw_domain_mask(domain__, FORCEWAKE_ALL, dev_priv__, i__) | |
907b28c5 | 668 | |
79fc46df DL |
669 | #define DEV_INFO_FOR_EACH_FLAG(func, sep) \ |
670 | func(is_mobile) sep \ | |
671 | func(is_i85x) sep \ | |
672 | func(is_i915g) sep \ | |
673 | func(is_i945gm) sep \ | |
674 | func(is_g33) sep \ | |
675 | func(need_gfx_hws) sep \ | |
676 | func(is_g4x) sep \ | |
677 | func(is_pineview) sep \ | |
678 | func(is_broadwater) sep \ | |
679 | func(is_crestline) sep \ | |
680 | func(is_ivybridge) sep \ | |
681 | func(is_valleyview) sep \ | |
682 | func(is_haswell) sep \ | |
7201c0b3 | 683 | func(is_skylake) sep \ |
b833d685 | 684 | func(is_preliminary) sep \ |
79fc46df DL |
685 | func(has_fbc) sep \ |
686 | func(has_pipe_cxsr) sep \ | |
687 | func(has_hotplug) sep \ | |
688 | func(cursor_needs_physical) sep \ | |
689 | func(has_overlay) sep \ | |
690 | func(overlay_needs_physical) sep \ | |
691 | func(supports_tv) sep \ | |
dd93be58 | 692 | func(has_llc) sep \ |
30568c45 DL |
693 | func(has_ddi) sep \ |
694 | func(has_fpga_dbg) | |
c96ea64e | 695 | |
a587f779 DL |
696 | #define DEFINE_FLAG(name) u8 name:1 |
697 | #define SEP_SEMICOLON ; | |
c96ea64e | 698 | |
cfdf1fa2 | 699 | struct intel_device_info { |
10fce67a | 700 | u32 display_mmio_offset; |
87f1f465 | 701 | u16 device_id; |
7eb552ae | 702 | u8 num_pipes:3; |
d615a166 | 703 | u8 num_sprites[I915_MAX_PIPES]; |
c96c3a8c | 704 | u8 gen; |
73ae478c | 705 | u8 ring_mask; /* Rings supported by the HW */ |
a587f779 | 706 | DEV_INFO_FOR_EACH_FLAG(DEFINE_FLAG, SEP_SEMICOLON); |
a57c774a AK |
707 | /* Register offsets for the various display pipes and transcoders */ |
708 | int pipe_offsets[I915_MAX_TRANSCODERS]; | |
709 | int trans_offsets[I915_MAX_TRANSCODERS]; | |
a57c774a | 710 | int palette_offsets[I915_MAX_PIPES]; |
5efb3e28 | 711 | int cursor_offsets[I915_MAX_PIPES]; |
3873218f JM |
712 | |
713 | /* Slice/subslice/EU info */ | |
714 | u8 slice_total; | |
715 | u8 subslice_total; | |
716 | u8 subslice_per_slice; | |
717 | u8 eu_total; | |
718 | u8 eu_per_subslice; | |
b7668791 DL |
719 | /* For each slice, which subslice(s) has(have) 7 EUs (bitfield)? */ |
720 | u8 subslice_7eu[3]; | |
3873218f JM |
721 | u8 has_slice_pg:1; |
722 | u8 has_subslice_pg:1; | |
723 | u8 has_eu_pg:1; | |
cfdf1fa2 KH |
724 | }; |
725 | ||
a587f779 DL |
726 | #undef DEFINE_FLAG |
727 | #undef SEP_SEMICOLON | |
728 | ||
7faf1ab2 DV |
729 | enum i915_cache_level { |
730 | I915_CACHE_NONE = 0, | |
350ec881 CW |
731 | I915_CACHE_LLC, /* also used for snoopable memory on non-LLC */ |
732 | I915_CACHE_L3_LLC, /* gen7+, L3 sits between the domain specifc | |
733 | caches, eg sampler/render caches, and the | |
734 | large Last-Level-Cache. LLC is coherent with | |
735 | the CPU, but L3 is only visible to the GPU. */ | |
651d794f | 736 | I915_CACHE_WT, /* hsw:gt3e WriteThrough for scanouts */ |
7faf1ab2 DV |
737 | }; |
738 | ||
e59ec13d MK |
739 | struct i915_ctx_hang_stats { |
740 | /* This context had batch pending when hang was declared */ | |
741 | unsigned batch_pending; | |
742 | ||
743 | /* This context had batch active when hang was declared */ | |
744 | unsigned batch_active; | |
be62acb4 MK |
745 | |
746 | /* Time when this context was last blamed for a GPU reset */ | |
747 | unsigned long guilty_ts; | |
748 | ||
676fa572 CW |
749 | /* If the contexts causes a second GPU hang within this time, |
750 | * it is permanently banned from submitting any more work. | |
751 | */ | |
752 | unsigned long ban_period_seconds; | |
753 | ||
be62acb4 MK |
754 | /* This context is banned to submit more work */ |
755 | bool banned; | |
e59ec13d | 756 | }; |
40521054 BW |
757 | |
758 | /* This must match up with the value previously used for execbuf2.rsvd1. */ | |
821d66dd | 759 | #define DEFAULT_CONTEXT_HANDLE 0 |
31b7a88d OM |
760 | /** |
761 | * struct intel_context - as the name implies, represents a context. | |
762 | * @ref: reference count. | |
763 | * @user_handle: userspace tracking identity for this context. | |
764 | * @remap_slice: l3 row remapping information. | |
765 | * @file_priv: filp associated with this context (NULL for global default | |
766 | * context). | |
767 | * @hang_stats: information about the role of this context in possible GPU | |
768 | * hangs. | |
769 | * @vm: virtual memory space used by this context. | |
770 | * @legacy_hw_ctx: render context backing object and whether it is correctly | |
771 | * initialized (legacy ring submission mechanism only). | |
772 | * @link: link in the global list of contexts. | |
773 | * | |
774 | * Contexts are memory images used by the hardware to store copies of their | |
775 | * internal state. | |
776 | */ | |
273497e5 | 777 | struct intel_context { |
dce3271b | 778 | struct kref ref; |
821d66dd | 779 | int user_handle; |
3ccfd19d | 780 | uint8_t remap_slice; |
40521054 | 781 | struct drm_i915_file_private *file_priv; |
e59ec13d | 782 | struct i915_ctx_hang_stats hang_stats; |
ae6c4806 | 783 | struct i915_hw_ppgtt *ppgtt; |
a33afea5 | 784 | |
c9e003af | 785 | /* Legacy ring buffer submission */ |
ea0c76f8 OM |
786 | struct { |
787 | struct drm_i915_gem_object *rcs_state; | |
788 | bool initialized; | |
789 | } legacy_hw_ctx; | |
790 | ||
c9e003af | 791 | /* Execlists */ |
564ddb2f | 792 | bool rcs_initialized; |
c9e003af OM |
793 | struct { |
794 | struct drm_i915_gem_object *state; | |
84c2377f | 795 | struct intel_ringbuffer *ringbuf; |
a7cbedec | 796 | int pin_count; |
c9e003af OM |
797 | } engine[I915_NUM_RINGS]; |
798 | ||
a33afea5 | 799 | struct list_head link; |
40521054 BW |
800 | }; |
801 | ||
a4001f1b PZ |
802 | enum fb_op_origin { |
803 | ORIGIN_GTT, | |
804 | ORIGIN_CPU, | |
805 | ORIGIN_CS, | |
806 | ORIGIN_FLIP, | |
807 | }; | |
808 | ||
5c3fe8b0 | 809 | struct i915_fbc { |
60ee5cd2 | 810 | unsigned long uncompressed_size; |
5e59f717 | 811 | unsigned threshold; |
5c3fe8b0 | 812 | unsigned int fb_id; |
dbef0f15 PZ |
813 | unsigned int possible_framebuffer_bits; |
814 | unsigned int busy_bits; | |
e35fef21 | 815 | struct intel_crtc *crtc; |
5c3fe8b0 BW |
816 | int y; |
817 | ||
c4213885 | 818 | struct drm_mm_node compressed_fb; |
5c3fe8b0 BW |
819 | struct drm_mm_node *compressed_llb; |
820 | ||
da46f936 RV |
821 | bool false_color; |
822 | ||
9adccc60 PZ |
823 | /* Tracks whether the HW is actually enabled, not whether the feature is |
824 | * possible. */ | |
825 | bool enabled; | |
826 | ||
5c3fe8b0 BW |
827 | struct intel_fbc_work { |
828 | struct delayed_work work; | |
829 | struct drm_crtc *crtc; | |
830 | struct drm_framebuffer *fb; | |
5c3fe8b0 BW |
831 | } *fbc_work; |
832 | ||
29ebf90f CW |
833 | enum no_fbc_reason { |
834 | FBC_OK, /* FBC is enabled */ | |
835 | FBC_UNSUPPORTED, /* FBC is not supported by this chipset */ | |
5c3fe8b0 BW |
836 | FBC_NO_OUTPUT, /* no outputs enabled to compress */ |
837 | FBC_STOLEN_TOO_SMALL, /* not enough space for buffers */ | |
838 | FBC_UNSUPPORTED_MODE, /* interlace or doublescanned mode */ | |
839 | FBC_MODE_TOO_LARGE, /* mode too large for compression */ | |
840 | FBC_BAD_PLANE, /* fbc not supported on plane */ | |
841 | FBC_NOT_TILED, /* buffer not tiled */ | |
842 | FBC_MULTIPLE_PIPES, /* more than one pipe active */ | |
843 | FBC_MODULE_PARAM, | |
844 | FBC_CHIP_DEFAULT, /* disabled by default on this chip */ | |
845 | } no_fbc_reason; | |
b5e50c3f JB |
846 | }; |
847 | ||
96178eeb VK |
848 | /** |
849 | * HIGH_RR is the highest eDP panel refresh rate read from EDID | |
850 | * LOW_RR is the lowest eDP panel refresh rate found from EDID | |
851 | * parsing for same resolution. | |
852 | */ | |
853 | enum drrs_refresh_rate_type { | |
854 | DRRS_HIGH_RR, | |
855 | DRRS_LOW_RR, | |
856 | DRRS_MAX_RR, /* RR count */ | |
857 | }; | |
858 | ||
859 | enum drrs_support_type { | |
860 | DRRS_NOT_SUPPORTED = 0, | |
861 | STATIC_DRRS_SUPPORT = 1, | |
862 | SEAMLESS_DRRS_SUPPORT = 2 | |
439d7ac0 PB |
863 | }; |
864 | ||
2807cf69 | 865 | struct intel_dp; |
96178eeb VK |
866 | struct i915_drrs { |
867 | struct mutex mutex; | |
868 | struct delayed_work work; | |
869 | struct intel_dp *dp; | |
870 | unsigned busy_frontbuffer_bits; | |
871 | enum drrs_refresh_rate_type refresh_rate_type; | |
872 | enum drrs_support_type type; | |
873 | }; | |
874 | ||
a031d709 | 875 | struct i915_psr { |
f0355c4a | 876 | struct mutex lock; |
a031d709 RV |
877 | bool sink_support; |
878 | bool source_ok; | |
2807cf69 | 879 | struct intel_dp *enabled; |
7c8f8a70 RV |
880 | bool active; |
881 | struct delayed_work work; | |
9ca15301 | 882 | unsigned busy_frontbuffer_bits; |
0243f7ba | 883 | bool link_standby; |
474d1ec4 SJ |
884 | bool psr2_support; |
885 | bool aux_frame_sync; | |
3f51e471 | 886 | }; |
5c3fe8b0 | 887 | |
3bad0781 | 888 | enum intel_pch { |
f0350830 | 889 | PCH_NONE = 0, /* No PCH present */ |
3bad0781 ZW |
890 | PCH_IBX, /* Ibexpeak PCH */ |
891 | PCH_CPT, /* Cougarpoint PCH */ | |
eb877ebf | 892 | PCH_LPT, /* Lynxpoint PCH */ |
e7e7ea20 | 893 | PCH_SPT, /* Sunrisepoint PCH */ |
40c7ead9 | 894 | PCH_NOP, |
3bad0781 ZW |
895 | }; |
896 | ||
988d6ee8 PZ |
897 | enum intel_sbi_destination { |
898 | SBI_ICLK, | |
899 | SBI_MPHY, | |
900 | }; | |
901 | ||
b690e96c | 902 | #define QUIRK_PIPEA_FORCE (1<<0) |
435793df | 903 | #define QUIRK_LVDS_SSC_DISABLE (1<<1) |
4dca20ef | 904 | #define QUIRK_INVERT_BRIGHTNESS (1<<2) |
9c72cc6f | 905 | #define QUIRK_BACKLIGHT_PRESENT (1<<3) |
b6b5d049 | 906 | #define QUIRK_PIPEB_FORCE (1<<4) |
656bfa3a | 907 | #define QUIRK_PIN_SWIZZLED_PAGES (1<<5) |
b690e96c | 908 | |
8be48d92 | 909 | struct intel_fbdev; |
1630fe75 | 910 | struct intel_fbc_work; |
38651674 | 911 | |
c2b9152f DV |
912 | struct intel_gmbus { |
913 | struct i2c_adapter adapter; | |
f2ce9faf | 914 | u32 force_bit; |
c2b9152f | 915 | u32 reg0; |
36c785f0 | 916 | u32 gpio_reg; |
c167a6fc | 917 | struct i2c_algo_bit_data bit_algo; |
c2b9152f DV |
918 | struct drm_i915_private *dev_priv; |
919 | }; | |
920 | ||
f4c956ad | 921 | struct i915_suspend_saved_registers { |
e948e994 | 922 | u32 saveDSPARB; |
ba8bbcf6 | 923 | u32 saveLVDS; |
585fb111 JB |
924 | u32 savePP_ON_DELAYS; |
925 | u32 savePP_OFF_DELAYS; | |
ba8bbcf6 JB |
926 | u32 savePP_ON; |
927 | u32 savePP_OFF; | |
928 | u32 savePP_CONTROL; | |
585fb111 | 929 | u32 savePP_DIVISOR; |
ba8bbcf6 | 930 | u32 saveFBC_CONTROL; |
1f84e550 | 931 | u32 saveCACHE_MODE_0; |
1f84e550 | 932 | u32 saveMI_ARB_STATE; |
ba8bbcf6 JB |
933 | u32 saveSWF0[16]; |
934 | u32 saveSWF1[16]; | |
935 | u32 saveSWF2[3]; | |
4b9de737 | 936 | uint64_t saveFENCE[I915_MAX_NUM_FENCES]; |
cda2bb78 | 937 | u32 savePCH_PORT_HOTPLUG; |
9f49c376 | 938 | u16 saveGCDGMBUS; |
f4c956ad | 939 | }; |
c85aa885 | 940 | |
ddeea5b0 ID |
941 | struct vlv_s0ix_state { |
942 | /* GAM */ | |
943 | u32 wr_watermark; | |
944 | u32 gfx_prio_ctrl; | |
945 | u32 arb_mode; | |
946 | u32 gfx_pend_tlb0; | |
947 | u32 gfx_pend_tlb1; | |
948 | u32 lra_limits[GEN7_LRA_LIMITS_REG_NUM]; | |
949 | u32 media_max_req_count; | |
950 | u32 gfx_max_req_count; | |
951 | u32 render_hwsp; | |
952 | u32 ecochk; | |
953 | u32 bsd_hwsp; | |
954 | u32 blt_hwsp; | |
955 | u32 tlb_rd_addr; | |
956 | ||
957 | /* MBC */ | |
958 | u32 g3dctl; | |
959 | u32 gsckgctl; | |
960 | u32 mbctl; | |
961 | ||
962 | /* GCP */ | |
963 | u32 ucgctl1; | |
964 | u32 ucgctl3; | |
965 | u32 rcgctl1; | |
966 | u32 rcgctl2; | |
967 | u32 rstctl; | |
968 | u32 misccpctl; | |
969 | ||
970 | /* GPM */ | |
971 | u32 gfxpause; | |
972 | u32 rpdeuhwtc; | |
973 | u32 rpdeuc; | |
974 | u32 ecobus; | |
975 | u32 pwrdwnupctl; | |
976 | u32 rp_down_timeout; | |
977 | u32 rp_deucsw; | |
978 | u32 rcubmabdtmr; | |
979 | u32 rcedata; | |
980 | u32 spare2gh; | |
981 | ||
982 | /* Display 1 CZ domain */ | |
983 | u32 gt_imr; | |
984 | u32 gt_ier; | |
985 | u32 pm_imr; | |
986 | u32 pm_ier; | |
987 | u32 gt_scratch[GEN7_GT_SCRATCH_REG_NUM]; | |
988 | ||
989 | /* GT SA CZ domain */ | |
990 | u32 tilectl; | |
991 | u32 gt_fifoctl; | |
992 | u32 gtlc_wake_ctrl; | |
993 | u32 gtlc_survive; | |
994 | u32 pmwgicz; | |
995 | ||
996 | /* Display 2 CZ domain */ | |
997 | u32 gu_ctl0; | |
998 | u32 gu_ctl1; | |
999 | u32 clock_gate_dis2; | |
1000 | }; | |
1001 | ||
bf225f20 CW |
1002 | struct intel_rps_ei { |
1003 | u32 cz_clock; | |
1004 | u32 render_c0; | |
1005 | u32 media_c0; | |
31685c25 D |
1006 | }; |
1007 | ||
c85aa885 | 1008 | struct intel_gen6_power_mgmt { |
d4d70aa5 ID |
1009 | /* |
1010 | * work, interrupts_enabled and pm_iir are protected by | |
1011 | * dev_priv->irq_lock | |
1012 | */ | |
c85aa885 | 1013 | struct work_struct work; |
d4d70aa5 | 1014 | bool interrupts_enabled; |
c85aa885 | 1015 | u32 pm_iir; |
59cdb63d | 1016 | |
b39fb297 BW |
1017 | /* Frequencies are stored in potentially platform dependent multiples. |
1018 | * In other words, *_freq needs to be multiplied by X to be interesting. | |
1019 | * Soft limits are those which are used for the dynamic reclocking done | |
1020 | * by the driver (raise frequencies under heavy loads, and lower for | |
1021 | * lighter loads). Hard limits are those imposed by the hardware. | |
1022 | * | |
1023 | * A distinction is made for overclocking, which is never enabled by | |
1024 | * default, and is considered to be above the hard limit if it's | |
1025 | * possible at all. | |
1026 | */ | |
1027 | u8 cur_freq; /* Current frequency (cached, may not == HW) */ | |
1028 | u8 min_freq_softlimit; /* Minimum frequency permitted by the driver */ | |
1029 | u8 max_freq_softlimit; /* Max frequency permitted by the driver */ | |
1030 | u8 max_freq; /* Maximum frequency, RP0 if not overclocking */ | |
1031 | u8 min_freq; /* AKA RPn. Minimum frequency */ | |
aed242ff | 1032 | u8 idle_freq; /* Frequency to request when we are idle */ |
b39fb297 BW |
1033 | u8 efficient_freq; /* AKA RPe. Pre-determined balanced frequency */ |
1034 | u8 rp1_freq; /* "less than" RP0 power/freqency */ | |
1035 | u8 rp0_freq; /* Non-overclocked max frequency. */ | |
67c3bf6f | 1036 | u32 cz_freq; |
1a01ab3b | 1037 | |
dd75fdc8 CW |
1038 | int last_adj; |
1039 | enum { LOW_POWER, BETWEEN, HIGH_POWER } power; | |
1040 | ||
c0951f0c | 1041 | bool enabled; |
1a01ab3b | 1042 | struct delayed_work delayed_resume_work; |
4fc688ce | 1043 | |
bf225f20 CW |
1044 | /* manual wa residency calculations */ |
1045 | struct intel_rps_ei up_ei, down_ei; | |
1046 | ||
4fc688ce JB |
1047 | /* |
1048 | * Protects RPS/RC6 register access and PCU communication. | |
1049 | * Must be taken after struct_mutex if nested. | |
1050 | */ | |
1051 | struct mutex hw_lock; | |
c85aa885 DV |
1052 | }; |
1053 | ||
1a240d4d DV |
1054 | /* defined intel_pm.c */ |
1055 | extern spinlock_t mchdev_lock; | |
1056 | ||
c85aa885 DV |
1057 | struct intel_ilk_power_mgmt { |
1058 | u8 cur_delay; | |
1059 | u8 min_delay; | |
1060 | u8 max_delay; | |
1061 | u8 fmax; | |
1062 | u8 fstart; | |
1063 | ||
1064 | u64 last_count1; | |
1065 | unsigned long last_time1; | |
1066 | unsigned long chipset_power; | |
1067 | u64 last_count2; | |
5ed0bdf2 | 1068 | u64 last_time2; |
c85aa885 DV |
1069 | unsigned long gfx_power; |
1070 | u8 corr; | |
1071 | ||
1072 | int c_m; | |
1073 | int r_t; | |
1074 | }; | |
1075 | ||
c6cb582e ID |
1076 | struct drm_i915_private; |
1077 | struct i915_power_well; | |
1078 | ||
1079 | struct i915_power_well_ops { | |
1080 | /* | |
1081 | * Synchronize the well's hw state to match the current sw state, for | |
1082 | * example enable/disable it based on the current refcount. Called | |
1083 | * during driver init and resume time, possibly after first calling | |
1084 | * the enable/disable handlers. | |
1085 | */ | |
1086 | void (*sync_hw)(struct drm_i915_private *dev_priv, | |
1087 | struct i915_power_well *power_well); | |
1088 | /* | |
1089 | * Enable the well and resources that depend on it (for example | |
1090 | * interrupts located on the well). Called after the 0->1 refcount | |
1091 | * transition. | |
1092 | */ | |
1093 | void (*enable)(struct drm_i915_private *dev_priv, | |
1094 | struct i915_power_well *power_well); | |
1095 | /* | |
1096 | * Disable the well and resources that depend on it. Called after | |
1097 | * the 1->0 refcount transition. | |
1098 | */ | |
1099 | void (*disable)(struct drm_i915_private *dev_priv, | |
1100 | struct i915_power_well *power_well); | |
1101 | /* Returns the hw enabled state. */ | |
1102 | bool (*is_enabled)(struct drm_i915_private *dev_priv, | |
1103 | struct i915_power_well *power_well); | |
1104 | }; | |
1105 | ||
a38911a3 WX |
1106 | /* Power well structure for haswell */ |
1107 | struct i915_power_well { | |
c1ca727f | 1108 | const char *name; |
6f3ef5dd | 1109 | bool always_on; |
a38911a3 WX |
1110 | /* power well enable/disable usage count */ |
1111 | int count; | |
bfafe93a ID |
1112 | /* cached hw enabled state */ |
1113 | bool hw_enabled; | |
c1ca727f | 1114 | unsigned long domains; |
77961eb9 | 1115 | unsigned long data; |
c6cb582e | 1116 | const struct i915_power_well_ops *ops; |
a38911a3 WX |
1117 | }; |
1118 | ||
83c00f55 | 1119 | struct i915_power_domains { |
baa70707 ID |
1120 | /* |
1121 | * Power wells needed for initialization at driver init and suspend | |
1122 | * time are on. They are kept on until after the first modeset. | |
1123 | */ | |
1124 | bool init_power_on; | |
0d116a29 | 1125 | bool initializing; |
c1ca727f | 1126 | int power_well_count; |
baa70707 | 1127 | |
83c00f55 | 1128 | struct mutex lock; |
1da51581 | 1129 | int domain_use_count[POWER_DOMAIN_NUM]; |
c1ca727f | 1130 | struct i915_power_well *power_wells; |
83c00f55 ID |
1131 | }; |
1132 | ||
35a85ac6 | 1133 | #define MAX_L3_SLICES 2 |
a4da4fa4 | 1134 | struct intel_l3_parity { |
35a85ac6 | 1135 | u32 *remap_info[MAX_L3_SLICES]; |
a4da4fa4 | 1136 | struct work_struct error_work; |
35a85ac6 | 1137 | int which_slice; |
a4da4fa4 DV |
1138 | }; |
1139 | ||
493018dc BV |
1140 | struct i915_gem_batch_pool { |
1141 | struct drm_device *dev; | |
1142 | struct list_head cache_list; | |
1143 | }; | |
1144 | ||
4b5aed62 | 1145 | struct i915_gem_mm { |
4b5aed62 DV |
1146 | /** Memory allocator for GTT stolen memory */ |
1147 | struct drm_mm stolen; | |
4b5aed62 DV |
1148 | /** List of all objects in gtt_space. Used to restore gtt |
1149 | * mappings on resume */ | |
1150 | struct list_head bound_list; | |
1151 | /** | |
1152 | * List of objects which are not bound to the GTT (thus | |
1153 | * are idle and not used by the GPU) but still have | |
1154 | * (presumably uncached) pages still attached. | |
1155 | */ | |
1156 | struct list_head unbound_list; | |
1157 | ||
493018dc BV |
1158 | /* |
1159 | * A pool of objects to use as shadow copies of client batch buffers | |
1160 | * when the command parser is enabled. Prevents the client from | |
1161 | * modifying the batch contents after software parsing. | |
1162 | */ | |
1163 | struct i915_gem_batch_pool batch_pool; | |
1164 | ||
4b5aed62 DV |
1165 | /** Usable portion of the GTT for GEM */ |
1166 | unsigned long stolen_base; /* limited to low memory (32-bit) */ | |
1167 | ||
4b5aed62 DV |
1168 | /** PPGTT used for aliasing the PPGTT with the GTT */ |
1169 | struct i915_hw_ppgtt *aliasing_ppgtt; | |
1170 | ||
2cfcd32a | 1171 | struct notifier_block oom_notifier; |
ceabbba5 | 1172 | struct shrinker shrinker; |
4b5aed62 DV |
1173 | bool shrinker_no_lock_stealing; |
1174 | ||
4b5aed62 DV |
1175 | /** LRU list of objects with fence regs on them. */ |
1176 | struct list_head fence_list; | |
1177 | ||
1178 | /** | |
1179 | * We leave the user IRQ off as much as possible, | |
1180 | * but this means that requests will finish and never | |
1181 | * be retired once the system goes idle. Set a timer to | |
1182 | * fire periodically while the ring is running. When it | |
1183 | * fires, go retire requests. | |
1184 | */ | |
1185 | struct delayed_work retire_work; | |
1186 | ||
b29c19b6 CW |
1187 | /** |
1188 | * When we detect an idle GPU, we want to turn on | |
1189 | * powersaving features. So once we see that there | |
1190 | * are no more requests outstanding and no more | |
1191 | * arrive within a small period of time, we fire | |
1192 | * off the idle_work. | |
1193 | */ | |
1194 | struct delayed_work idle_work; | |
1195 | ||
4b5aed62 DV |
1196 | /** |
1197 | * Are we in a non-interruptible section of code like | |
1198 | * modesetting? | |
1199 | */ | |
1200 | bool interruptible; | |
1201 | ||
f62a0076 CW |
1202 | /** |
1203 | * Is the GPU currently considered idle, or busy executing userspace | |
1204 | * requests? Whilst idle, we attempt to power down the hardware and | |
1205 | * display clocks. In order to reduce the effect on performance, there | |
1206 | * is a slight delay before we do so. | |
1207 | */ | |
1208 | bool busy; | |
1209 | ||
bdf1e7e3 DV |
1210 | /* the indicator for dispatch video commands on two BSD rings */ |
1211 | int bsd_ring_dispatch_index; | |
1212 | ||
4b5aed62 DV |
1213 | /** Bit 6 swizzling required for X tiling */ |
1214 | uint32_t bit_6_swizzle_x; | |
1215 | /** Bit 6 swizzling required for Y tiling */ | |
1216 | uint32_t bit_6_swizzle_y; | |
1217 | ||
4b5aed62 | 1218 | /* accounting, useful for userland debugging */ |
c20e8355 | 1219 | spinlock_t object_stat_lock; |
4b5aed62 DV |
1220 | size_t object_memory; |
1221 | u32 object_count; | |
1222 | }; | |
1223 | ||
edc3d884 | 1224 | struct drm_i915_error_state_buf { |
0a4cd7c8 | 1225 | struct drm_i915_private *i915; |
edc3d884 MK |
1226 | unsigned bytes; |
1227 | unsigned size; | |
1228 | int err; | |
1229 | u8 *buf; | |
1230 | loff_t start; | |
1231 | loff_t pos; | |
1232 | }; | |
1233 | ||
fc16b48b MK |
1234 | struct i915_error_state_file_priv { |
1235 | struct drm_device *dev; | |
1236 | struct drm_i915_error_state *error; | |
1237 | }; | |
1238 | ||
99584db3 DV |
1239 | struct i915_gpu_error { |
1240 | /* For hangcheck timer */ | |
1241 | #define DRM_I915_HANGCHECK_PERIOD 1500 /* in ms */ | |
1242 | #define DRM_I915_HANGCHECK_JIFFIES msecs_to_jiffies(DRM_I915_HANGCHECK_PERIOD) | |
be62acb4 MK |
1243 | /* Hang gpu twice in this window and your context gets banned */ |
1244 | #define DRM_I915_CTX_BAN_PERIOD DIV_ROUND_UP(8*DRM_I915_HANGCHECK_PERIOD, 1000) | |
1245 | ||
737b1506 CW |
1246 | struct workqueue_struct *hangcheck_wq; |
1247 | struct delayed_work hangcheck_work; | |
99584db3 DV |
1248 | |
1249 | /* For reset and error_state handling. */ | |
1250 | spinlock_t lock; | |
1251 | /* Protected by the above dev->gpu_error.lock. */ | |
1252 | struct drm_i915_error_state *first_error; | |
094f9a54 CW |
1253 | |
1254 | unsigned long missed_irq_rings; | |
1255 | ||
1f83fee0 | 1256 | /** |
2ac0f450 | 1257 | * State variable controlling the reset flow and count |
1f83fee0 | 1258 | * |
2ac0f450 MK |
1259 | * This is a counter which gets incremented when reset is triggered, |
1260 | * and again when reset has been handled. So odd values (lowest bit set) | |
1261 | * means that reset is in progress and even values that | |
1262 | * (reset_counter >> 1):th reset was successfully completed. | |
1263 | * | |
1264 | * If reset is not completed succesfully, the I915_WEDGE bit is | |
1265 | * set meaning that hardware is terminally sour and there is no | |
1266 | * recovery. All waiters on the reset_queue will be woken when | |
1267 | * that happens. | |
1268 | * | |
1269 | * This counter is used by the wait_seqno code to notice that reset | |
1270 | * event happened and it needs to restart the entire ioctl (since most | |
1271 | * likely the seqno it waited for won't ever signal anytime soon). | |
f69061be DV |
1272 | * |
1273 | * This is important for lock-free wait paths, where no contended lock | |
1274 | * naturally enforces the correct ordering between the bail-out of the | |
1275 | * waiter and the gpu reset work code. | |
1f83fee0 DV |
1276 | */ |
1277 | atomic_t reset_counter; | |
1278 | ||
1f83fee0 | 1279 | #define I915_RESET_IN_PROGRESS_FLAG 1 |
2ac0f450 | 1280 | #define I915_WEDGED (1 << 31) |
1f83fee0 DV |
1281 | |
1282 | /** | |
1283 | * Waitqueue to signal when the reset has completed. Used by clients | |
1284 | * that wait for dev_priv->mm.wedged to settle. | |
1285 | */ | |
1286 | wait_queue_head_t reset_queue; | |
33196ded | 1287 | |
88b4aa87 MK |
1288 | /* Userspace knobs for gpu hang simulation; |
1289 | * combines both a ring mask, and extra flags | |
1290 | */ | |
1291 | u32 stop_rings; | |
1292 | #define I915_STOP_RING_ALLOW_BAN (1 << 31) | |
1293 | #define I915_STOP_RING_ALLOW_WARN (1 << 30) | |
094f9a54 CW |
1294 | |
1295 | /* For missed irq/seqno simulation. */ | |
1296 | unsigned int test_irq_rings; | |
6689c167 MA |
1297 | |
1298 | /* Used to prevent gem_check_wedged returning -EAGAIN during gpu reset */ | |
1299 | bool reload_in_reset; | |
99584db3 DV |
1300 | }; |
1301 | ||
b8efb17b ZR |
1302 | enum modeset_restore { |
1303 | MODESET_ON_LID_OPEN, | |
1304 | MODESET_DONE, | |
1305 | MODESET_SUSPENDED, | |
1306 | }; | |
1307 | ||
6acab15a | 1308 | struct ddi_vbt_port_info { |
ce4dd49e DL |
1309 | /* |
1310 | * This is an index in the HDMI/DVI DDI buffer translation table. | |
1311 | * The special value HDMI_LEVEL_SHIFT_UNKNOWN means the VBT didn't | |
1312 | * populate this field. | |
1313 | */ | |
1314 | #define HDMI_LEVEL_SHIFT_UNKNOWN 0xff | |
6acab15a | 1315 | uint8_t hdmi_level_shift; |
311a2094 PZ |
1316 | |
1317 | uint8_t supports_dvi:1; | |
1318 | uint8_t supports_hdmi:1; | |
1319 | uint8_t supports_dp:1; | |
6acab15a PZ |
1320 | }; |
1321 | ||
bfd7ebda RV |
1322 | enum psr_lines_to_wait { |
1323 | PSR_0_LINES_TO_WAIT = 0, | |
1324 | PSR_1_LINE_TO_WAIT, | |
1325 | PSR_4_LINES_TO_WAIT, | |
1326 | PSR_8_LINES_TO_WAIT | |
83a7280e PB |
1327 | }; |
1328 | ||
41aa3448 RV |
1329 | struct intel_vbt_data { |
1330 | struct drm_display_mode *lfp_lvds_vbt_mode; /* if any */ | |
1331 | struct drm_display_mode *sdvo_lvds_vbt_mode; /* if any */ | |
1332 | ||
1333 | /* Feature bits */ | |
1334 | unsigned int int_tv_support:1; | |
1335 | unsigned int lvds_dither:1; | |
1336 | unsigned int lvds_vbt:1; | |
1337 | unsigned int int_crt_support:1; | |
1338 | unsigned int lvds_use_ssc:1; | |
1339 | unsigned int display_clock_mode:1; | |
1340 | unsigned int fdi_rx_polarity_inverted:1; | |
3e6bd011 | 1341 | unsigned int has_mipi:1; |
41aa3448 RV |
1342 | int lvds_ssc_freq; |
1343 | unsigned int bios_lvds_val; /* initial [PCH_]LVDS reg val in VBIOS */ | |
1344 | ||
83a7280e PB |
1345 | enum drrs_support_type drrs_type; |
1346 | ||
41aa3448 RV |
1347 | /* eDP */ |
1348 | int edp_rate; | |
1349 | int edp_lanes; | |
1350 | int edp_preemphasis; | |
1351 | int edp_vswing; | |
1352 | bool edp_initialized; | |
1353 | bool edp_support; | |
1354 | int edp_bpp; | |
9a57f5bb | 1355 | bool edp_low_vswing; |
41aa3448 RV |
1356 | struct edp_power_seq edp_pps; |
1357 | ||
bfd7ebda RV |
1358 | struct { |
1359 | bool full_link; | |
1360 | bool require_aux_wakeup; | |
1361 | int idle_frames; | |
1362 | enum psr_lines_to_wait lines_to_wait; | |
1363 | int tp1_wakeup_time; | |
1364 | int tp2_tp3_wakeup_time; | |
1365 | } psr; | |
1366 | ||
f00076d2 JN |
1367 | struct { |
1368 | u16 pwm_freq_hz; | |
39fbc9c8 | 1369 | bool present; |
f00076d2 | 1370 | bool active_low_pwm; |
1de6068e | 1371 | u8 min_brightness; /* min_brightness/255 of max */ |
f00076d2 JN |
1372 | } backlight; |
1373 | ||
d17c5443 SK |
1374 | /* MIPI DSI */ |
1375 | struct { | |
3e6bd011 | 1376 | u16 port; |
d17c5443 | 1377 | u16 panel_id; |
d3b542fc SK |
1378 | struct mipi_config *config; |
1379 | struct mipi_pps_data *pps; | |
1380 | u8 seq_version; | |
1381 | u32 size; | |
1382 | u8 *data; | |
1383 | u8 *sequence[MIPI_SEQ_MAX]; | |
d17c5443 SK |
1384 | } dsi; |
1385 | ||
41aa3448 RV |
1386 | int crt_ddc_pin; |
1387 | ||
1388 | int child_dev_num; | |
768f69c9 | 1389 | union child_device_config *child_dev; |
6acab15a PZ |
1390 | |
1391 | struct ddi_vbt_port_info ddi_port_info[I915_MAX_PORTS]; | |
41aa3448 RV |
1392 | }; |
1393 | ||
77c122bc VS |
1394 | enum intel_ddb_partitioning { |
1395 | INTEL_DDB_PART_1_2, | |
1396 | INTEL_DDB_PART_5_6, /* IVB+ */ | |
1397 | }; | |
1398 | ||
1fd527cc VS |
1399 | struct intel_wm_level { |
1400 | bool enable; | |
1401 | uint32_t pri_val; | |
1402 | uint32_t spr_val; | |
1403 | uint32_t cur_val; | |
1404 | uint32_t fbc_val; | |
1405 | }; | |
1406 | ||
820c1980 | 1407 | struct ilk_wm_values { |
609cedef VS |
1408 | uint32_t wm_pipe[3]; |
1409 | uint32_t wm_lp[3]; | |
1410 | uint32_t wm_lp_spr[3]; | |
1411 | uint32_t wm_linetime[3]; | |
1412 | bool enable_fbc_wm; | |
1413 | enum intel_ddb_partitioning partitioning; | |
1414 | }; | |
1415 | ||
0018fda1 | 1416 | struct vlv_wm_values { |
ae80152d VS |
1417 | struct { |
1418 | uint16_t primary; | |
1419 | uint16_t sprite[2]; | |
1420 | uint8_t cursor; | |
1421 | } pipe[3]; | |
1422 | ||
1423 | struct { | |
1424 | uint16_t plane; | |
1425 | uint8_t cursor; | |
1426 | } sr; | |
1427 | ||
0018fda1 VS |
1428 | struct { |
1429 | uint8_t cursor; | |
1430 | uint8_t sprite[2]; | |
1431 | uint8_t primary; | |
1432 | } ddl[3]; | |
1433 | }; | |
1434 | ||
c193924e | 1435 | struct skl_ddb_entry { |
16160e3d | 1436 | uint16_t start, end; /* in number of blocks, 'end' is exclusive */ |
c193924e DL |
1437 | }; |
1438 | ||
1439 | static inline uint16_t skl_ddb_entry_size(const struct skl_ddb_entry *entry) | |
1440 | { | |
16160e3d | 1441 | return entry->end - entry->start; |
c193924e DL |
1442 | } |
1443 | ||
08db6652 DL |
1444 | static inline bool skl_ddb_entry_equal(const struct skl_ddb_entry *e1, |
1445 | const struct skl_ddb_entry *e2) | |
1446 | { | |
1447 | if (e1->start == e2->start && e1->end == e2->end) | |
1448 | return true; | |
1449 | ||
1450 | return false; | |
1451 | } | |
1452 | ||
c193924e | 1453 | struct skl_ddb_allocation { |
34bb56af | 1454 | struct skl_ddb_entry pipe[I915_MAX_PIPES]; |
c193924e DL |
1455 | struct skl_ddb_entry plane[I915_MAX_PIPES][I915_MAX_PLANES]; |
1456 | struct skl_ddb_entry cursor[I915_MAX_PIPES]; | |
1457 | }; | |
1458 | ||
2ac96d2a PB |
1459 | struct skl_wm_values { |
1460 | bool dirty[I915_MAX_PIPES]; | |
c193924e | 1461 | struct skl_ddb_allocation ddb; |
2ac96d2a PB |
1462 | uint32_t wm_linetime[I915_MAX_PIPES]; |
1463 | uint32_t plane[I915_MAX_PIPES][I915_MAX_PLANES][8]; | |
1464 | uint32_t cursor[I915_MAX_PIPES][8]; | |
1465 | uint32_t plane_trans[I915_MAX_PIPES][I915_MAX_PLANES]; | |
1466 | uint32_t cursor_trans[I915_MAX_PIPES]; | |
1467 | }; | |
1468 | ||
1469 | struct skl_wm_level { | |
1470 | bool plane_en[I915_MAX_PLANES]; | |
b99f58da | 1471 | bool cursor_en; |
2ac96d2a PB |
1472 | uint16_t plane_res_b[I915_MAX_PLANES]; |
1473 | uint8_t plane_res_l[I915_MAX_PLANES]; | |
2ac96d2a PB |
1474 | uint16_t cursor_res_b; |
1475 | uint8_t cursor_res_l; | |
1476 | }; | |
1477 | ||
c67a470b | 1478 | /* |
765dab67 PZ |
1479 | * This struct helps tracking the state needed for runtime PM, which puts the |
1480 | * device in PCI D3 state. Notice that when this happens, nothing on the | |
1481 | * graphics device works, even register access, so we don't get interrupts nor | |
1482 | * anything else. | |
c67a470b | 1483 | * |
765dab67 PZ |
1484 | * Every piece of our code that needs to actually touch the hardware needs to |
1485 | * either call intel_runtime_pm_get or call intel_display_power_get with the | |
1486 | * appropriate power domain. | |
a8a8bd54 | 1487 | * |
765dab67 PZ |
1488 | * Our driver uses the autosuspend delay feature, which means we'll only really |
1489 | * suspend if we stay with zero refcount for a certain amount of time. The | |
f458ebbc | 1490 | * default value is currently very conservative (see intel_runtime_pm_enable), but |
765dab67 | 1491 | * it can be changed with the standard runtime PM files from sysfs. |
c67a470b PZ |
1492 | * |
1493 | * The irqs_disabled variable becomes true exactly after we disable the IRQs and | |
1494 | * goes back to false exactly before we reenable the IRQs. We use this variable | |
1495 | * to check if someone is trying to enable/disable IRQs while they're supposed | |
1496 | * to be disabled. This shouldn't happen and we'll print some error messages in | |
730488b2 | 1497 | * case it happens. |
c67a470b | 1498 | * |
765dab67 | 1499 | * For more, read the Documentation/power/runtime_pm.txt. |
c67a470b | 1500 | */ |
5d584b2e PZ |
1501 | struct i915_runtime_pm { |
1502 | bool suspended; | |
2aeb7d3a | 1503 | bool irqs_enabled; |
c67a470b PZ |
1504 | }; |
1505 | ||
926321d5 DV |
1506 | enum intel_pipe_crc_source { |
1507 | INTEL_PIPE_CRC_SOURCE_NONE, | |
1508 | INTEL_PIPE_CRC_SOURCE_PLANE1, | |
1509 | INTEL_PIPE_CRC_SOURCE_PLANE2, | |
1510 | INTEL_PIPE_CRC_SOURCE_PF, | |
5b3a856b | 1511 | INTEL_PIPE_CRC_SOURCE_PIPE, |
3d099a05 DV |
1512 | /* TV/DP on pre-gen5/vlv can't use the pipe source. */ |
1513 | INTEL_PIPE_CRC_SOURCE_TV, | |
1514 | INTEL_PIPE_CRC_SOURCE_DP_B, | |
1515 | INTEL_PIPE_CRC_SOURCE_DP_C, | |
1516 | INTEL_PIPE_CRC_SOURCE_DP_D, | |
46a19188 | 1517 | INTEL_PIPE_CRC_SOURCE_AUTO, |
926321d5 DV |
1518 | INTEL_PIPE_CRC_SOURCE_MAX, |
1519 | }; | |
1520 | ||
8bf1e9f1 | 1521 | struct intel_pipe_crc_entry { |
ac2300d4 | 1522 | uint32_t frame; |
8bf1e9f1 SH |
1523 | uint32_t crc[5]; |
1524 | }; | |
1525 | ||
b2c88f5b | 1526 | #define INTEL_PIPE_CRC_ENTRIES_NR 128 |
8bf1e9f1 | 1527 | struct intel_pipe_crc { |
d538bbdf DL |
1528 | spinlock_t lock; |
1529 | bool opened; /* exclusive access to the result file */ | |
e5f75aca | 1530 | struct intel_pipe_crc_entry *entries; |
926321d5 | 1531 | enum intel_pipe_crc_source source; |
d538bbdf | 1532 | int head, tail; |
07144428 | 1533 | wait_queue_head_t wq; |
8bf1e9f1 SH |
1534 | }; |
1535 | ||
f99d7069 DV |
1536 | struct i915_frontbuffer_tracking { |
1537 | struct mutex lock; | |
1538 | ||
1539 | /* | |
1540 | * Tracking bits for delayed frontbuffer flushing du to gpu activity or | |
1541 | * scheduled flips. | |
1542 | */ | |
1543 | unsigned busy_bits; | |
1544 | unsigned flip_bits; | |
1545 | }; | |
1546 | ||
7225342a MK |
1547 | struct i915_wa_reg { |
1548 | u32 addr; | |
1549 | u32 value; | |
1550 | /* bitmask representing WA bits */ | |
1551 | u32 mask; | |
1552 | }; | |
1553 | ||
1554 | #define I915_MAX_WA_REGS 16 | |
1555 | ||
1556 | struct i915_workarounds { | |
1557 | struct i915_wa_reg reg[I915_MAX_WA_REGS]; | |
1558 | u32 count; | |
1559 | }; | |
1560 | ||
cf9d2890 YZ |
1561 | struct i915_virtual_gpu { |
1562 | bool active; | |
1563 | }; | |
1564 | ||
77fec556 | 1565 | struct drm_i915_private { |
f4c956ad | 1566 | struct drm_device *dev; |
42dcedd4 | 1567 | struct kmem_cache *slab; |
f4c956ad | 1568 | |
5c969aa7 | 1569 | const struct intel_device_info info; |
f4c956ad DV |
1570 | |
1571 | int relative_constants_mode; | |
1572 | ||
1573 | void __iomem *regs; | |
1574 | ||
907b28c5 | 1575 | struct intel_uncore uncore; |
f4c956ad | 1576 | |
cf9d2890 YZ |
1577 | struct i915_virtual_gpu vgpu; |
1578 | ||
5ea6e5e3 | 1579 | struct intel_gmbus gmbus[GMBUS_NUM_PINS]; |
28c70f16 | 1580 | |
f4c956ad DV |
1581 | /** gmbus_mutex protects against concurrent usage of the single hw gmbus |
1582 | * controller on different i2c buses. */ | |
1583 | struct mutex gmbus_mutex; | |
1584 | ||
1585 | /** | |
1586 | * Base address of the gmbus and gpio block. | |
1587 | */ | |
1588 | uint32_t gpio_mmio_base; | |
1589 | ||
b6fdd0f2 SS |
1590 | /* MMIO base address for MIPI regs */ |
1591 | uint32_t mipi_mmio_base; | |
1592 | ||
28c70f16 DV |
1593 | wait_queue_head_t gmbus_wait_queue; |
1594 | ||
f4c956ad | 1595 | struct pci_dev *bridge_dev; |
a4872ba6 | 1596 | struct intel_engine_cs ring[I915_NUM_RINGS]; |
3e78998a | 1597 | struct drm_i915_gem_object *semaphore_obj; |
f72b3435 | 1598 | uint32_t last_seqno, next_seqno; |
f4c956ad | 1599 | |
ba8286fa | 1600 | struct drm_dma_handle *status_page_dmah; |
f4c956ad DV |
1601 | struct resource mch_res; |
1602 | ||
f4c956ad DV |
1603 | /* protects the irq masks */ |
1604 | spinlock_t irq_lock; | |
1605 | ||
84c33a64 SG |
1606 | /* protects the mmio flip data */ |
1607 | spinlock_t mmio_flip_lock; | |
1608 | ||
f8b79e58 ID |
1609 | bool display_irqs_enabled; |
1610 | ||
9ee32fea DV |
1611 | /* To control wakeup latency, e.g. for irq-driven dp aux transfers. */ |
1612 | struct pm_qos_request pm_qos; | |
1613 | ||
f4c956ad | 1614 | /* DPIO indirect register protection */ |
09153000 | 1615 | struct mutex dpio_lock; |
f4c956ad DV |
1616 | |
1617 | /** Cached value of IMR to avoid reads in updating the bitfield */ | |
abd58f01 BW |
1618 | union { |
1619 | u32 irq_mask; | |
1620 | u32 de_irq_mask[I915_MAX_PIPES]; | |
1621 | }; | |
f4c956ad | 1622 | u32 gt_irq_mask; |
605cd25b | 1623 | u32 pm_irq_mask; |
a6706b45 | 1624 | u32 pm_rps_events; |
91d181dd | 1625 | u32 pipestat_irq_mask[I915_MAX_PIPES]; |
f4c956ad | 1626 | |
f4c956ad | 1627 | struct work_struct hotplug_work; |
b543fb04 EE |
1628 | struct { |
1629 | unsigned long hpd_last_jiffies; | |
1630 | int hpd_cnt; | |
1631 | enum { | |
1632 | HPD_ENABLED = 0, | |
1633 | HPD_DISABLED = 1, | |
1634 | HPD_MARK_DISABLED = 2 | |
1635 | } hpd_mark; | |
1636 | } hpd_stats[HPD_NUM_PINS]; | |
142e2398 | 1637 | u32 hpd_event_bits; |
6323751d | 1638 | struct delayed_work hotplug_reenable_work; |
f4c956ad | 1639 | |
5c3fe8b0 | 1640 | struct i915_fbc fbc; |
439d7ac0 | 1641 | struct i915_drrs drrs; |
f4c956ad | 1642 | struct intel_opregion opregion; |
41aa3448 | 1643 | struct intel_vbt_data vbt; |
f4c956ad | 1644 | |
d9ceb816 JB |
1645 | bool preserve_bios_swizzle; |
1646 | ||
f4c956ad DV |
1647 | /* overlay */ |
1648 | struct intel_overlay *overlay; | |
f4c956ad | 1649 | |
58c68779 | 1650 | /* backlight registers and fields in struct intel_panel */ |
07f11d49 | 1651 | struct mutex backlight_lock; |
31ad8ec6 | 1652 | |
f4c956ad | 1653 | /* LVDS info */ |
f4c956ad DV |
1654 | bool no_aux_handshake; |
1655 | ||
e39b999a VS |
1656 | /* protects panel power sequencer state */ |
1657 | struct mutex pps_mutex; | |
1658 | ||
f4c956ad DV |
1659 | struct drm_i915_fence_reg fence_regs[I915_MAX_NUM_FENCES]; /* assume 965 */ |
1660 | int fence_reg_start; /* 4 if userland hasn't ioctl'd us yet */ | |
1661 | int num_fence_regs; /* 8 on pre-965, 16 otherwise */ | |
1662 | ||
1663 | unsigned int fsb_freq, mem_freq, is_ddr3; | |
d60c4473 | 1664 | unsigned int vlv_cdclk_freq; |
6bcda4f0 | 1665 | unsigned int hpll_freq; |
f4c956ad | 1666 | |
645416f5 DV |
1667 | /** |
1668 | * wq - Driver workqueue for GEM. | |
1669 | * | |
1670 | * NOTE: Work items scheduled here are not allowed to grab any modeset | |
1671 | * locks, for otherwise the flushing done in the pageflip code will | |
1672 | * result in deadlocks. | |
1673 | */ | |
f4c956ad DV |
1674 | struct workqueue_struct *wq; |
1675 | ||
1676 | /* Display functions */ | |
1677 | struct drm_i915_display_funcs display; | |
1678 | ||
1679 | /* PCH chipset type */ | |
1680 | enum intel_pch pch_type; | |
17a303ec | 1681 | unsigned short pch_id; |
f4c956ad DV |
1682 | |
1683 | unsigned long quirks; | |
1684 | ||
b8efb17b ZR |
1685 | enum modeset_restore modeset_restore; |
1686 | struct mutex modeset_restore_lock; | |
673a394b | 1687 | |
a7bbbd63 | 1688 | struct list_head vm_list; /* Global list of all address spaces */ |
0260c420 | 1689 | struct i915_gtt gtt; /* VM representing the global address space */ |
5d4545ae | 1690 | |
4b5aed62 | 1691 | struct i915_gem_mm mm; |
ad46cb53 CW |
1692 | DECLARE_HASHTABLE(mm_structs, 7); |
1693 | struct mutex mm_lock; | |
8781342d | 1694 | |
8781342d DV |
1695 | /* Kernel Modesetting */ |
1696 | ||
9b9d172d | 1697 | struct sdvo_device_mapping sdvo_mappings[2]; |
652c393a | 1698 | |
76c4ac04 DL |
1699 | struct drm_crtc *plane_to_crtc_mapping[I915_MAX_PIPES]; |
1700 | struct drm_crtc *pipe_to_crtc_mapping[I915_MAX_PIPES]; | |
6b95a207 KH |
1701 | wait_queue_head_t pending_flip_queue; |
1702 | ||
c4597872 DV |
1703 | #ifdef CONFIG_DEBUG_FS |
1704 | struct intel_pipe_crc pipe_crc[I915_MAX_PIPES]; | |
1705 | #endif | |
1706 | ||
e72f9fbf DV |
1707 | int num_shared_dpll; |
1708 | struct intel_shared_dpll shared_dplls[I915_NUM_PLLS]; | |
e4607fcf | 1709 | int dpio_phy_iosf_port[I915_NUM_PHYS_VLV]; |
ee7b9f93 | 1710 | |
7225342a | 1711 | struct i915_workarounds workarounds; |
888b5995 | 1712 | |
652c393a JB |
1713 | /* Reclocking support */ |
1714 | bool render_reclock_avail; | |
1715 | bool lvds_downclock_avail; | |
18f9ed12 ZY |
1716 | /* indicates the reduced downclock for LVDS*/ |
1717 | int lvds_downclock; | |
f99d7069 DV |
1718 | |
1719 | struct i915_frontbuffer_tracking fb_tracking; | |
1720 | ||
652c393a | 1721 | u16 orig_clock; |
f97108d1 | 1722 | |
c4804411 | 1723 | bool mchbar_need_disable; |
f97108d1 | 1724 | |
a4da4fa4 DV |
1725 | struct intel_l3_parity l3_parity; |
1726 | ||
59124506 BW |
1727 | /* Cannot be determined by PCIID. You must always read a register. */ |
1728 | size_t ellc_size; | |
1729 | ||
c6a828d3 | 1730 | /* gen6+ rps state */ |
c85aa885 | 1731 | struct intel_gen6_power_mgmt rps; |
c6a828d3 | 1732 | |
20e4d407 DV |
1733 | /* ilk-only ips/rps state. Everything in here is protected by the global |
1734 | * mchdev_lock in intel_pm.c */ | |
c85aa885 | 1735 | struct intel_ilk_power_mgmt ips; |
b5e50c3f | 1736 | |
83c00f55 | 1737 | struct i915_power_domains power_domains; |
a38911a3 | 1738 | |
a031d709 | 1739 | struct i915_psr psr; |
3f51e471 | 1740 | |
99584db3 | 1741 | struct i915_gpu_error gpu_error; |
ae681d96 | 1742 | |
c9cddffc JB |
1743 | struct drm_i915_gem_object *vlv_pctx; |
1744 | ||
4520f53a | 1745 | #ifdef CONFIG_DRM_I915_FBDEV |
8be48d92 DA |
1746 | /* list of fbdev register on this device */ |
1747 | struct intel_fbdev *fbdev; | |
82e3b8c1 | 1748 | struct work_struct fbdev_suspend_work; |
4520f53a | 1749 | #endif |
e953fd7b CW |
1750 | |
1751 | struct drm_property *broadcast_rgb_property; | |
3f43c48d | 1752 | struct drm_property *force_audio_property; |
e3689190 | 1753 | |
58fddc28 ID |
1754 | /* hda/i915 audio component */ |
1755 | bool audio_component_registered; | |
1756 | ||
254f965c | 1757 | uint32_t hw_context_size; |
a33afea5 | 1758 | struct list_head context_list; |
f4c956ad | 1759 | |
3e68320e | 1760 | u32 fdi_rx_config; |
68d18ad7 | 1761 | |
842f1c8b | 1762 | u32 suspend_count; |
f4c956ad | 1763 | struct i915_suspend_saved_registers regfile; |
ddeea5b0 | 1764 | struct vlv_s0ix_state vlv_s0ix_state; |
231f42a4 | 1765 | |
53615a5e VS |
1766 | struct { |
1767 | /* | |
1768 | * Raw watermark latency values: | |
1769 | * in 0.1us units for WM0, | |
1770 | * in 0.5us units for WM1+. | |
1771 | */ | |
1772 | /* primary */ | |
1773 | uint16_t pri_latency[5]; | |
1774 | /* sprite */ | |
1775 | uint16_t spr_latency[5]; | |
1776 | /* cursor */ | |
1777 | uint16_t cur_latency[5]; | |
2af30a5c PB |
1778 | /* |
1779 | * Raw watermark memory latency values | |
1780 | * for SKL for all 8 levels | |
1781 | * in 1us units. | |
1782 | */ | |
1783 | uint16_t skl_latency[8]; | |
609cedef | 1784 | |
2d41c0b5 PB |
1785 | /* |
1786 | * The skl_wm_values structure is a bit too big for stack | |
1787 | * allocation, so we keep the staging struct where we store | |
1788 | * intermediate results here instead. | |
1789 | */ | |
1790 | struct skl_wm_values skl_results; | |
1791 | ||
609cedef | 1792 | /* current hardware state */ |
2d41c0b5 PB |
1793 | union { |
1794 | struct ilk_wm_values hw; | |
1795 | struct skl_wm_values skl_hw; | |
0018fda1 | 1796 | struct vlv_wm_values vlv; |
2d41c0b5 | 1797 | }; |
53615a5e VS |
1798 | } wm; |
1799 | ||
8a187455 PZ |
1800 | struct i915_runtime_pm pm; |
1801 | ||
13cf5504 DA |
1802 | struct intel_digital_port *hpd_irq_port[I915_MAX_PORTS]; |
1803 | u32 long_hpd_port_mask; | |
1804 | u32 short_hpd_port_mask; | |
1805 | struct work_struct dig_port_work; | |
1806 | ||
0e32b39c DA |
1807 | /* |
1808 | * if we get a HPD irq from DP and a HPD irq from non-DP | |
1809 | * the non-DP HPD could block the workqueue on a mode config | |
1810 | * mutex getting, that userspace may have taken. However | |
1811 | * userspace is waiting on the DP workqueue to run which is | |
1812 | * blocked behind the non-DP one. | |
1813 | */ | |
1814 | struct workqueue_struct *dp_wq; | |
1815 | ||
a83014d3 OM |
1816 | /* Abstract the submission mechanism (legacy ringbuffer or execlists) away */ |
1817 | struct { | |
f3dc74c0 JH |
1818 | int (*execbuf_submit)(struct drm_device *dev, struct drm_file *file, |
1819 | struct intel_engine_cs *ring, | |
1820 | struct intel_context *ctx, | |
1821 | struct drm_i915_gem_execbuffer2 *args, | |
1822 | struct list_head *vmas, | |
1823 | struct drm_i915_gem_object *batch_obj, | |
1824 | u64 exec_start, u32 flags); | |
a83014d3 OM |
1825 | int (*init_rings)(struct drm_device *dev); |
1826 | void (*cleanup_ring)(struct intel_engine_cs *ring); | |
1827 | void (*stop_ring)(struct intel_engine_cs *ring); | |
1828 | } gt; | |
1829 | ||
67e2937b JH |
1830 | uint32_t request_uniq; |
1831 | ||
bdf1e7e3 DV |
1832 | /* |
1833 | * NOTE: This is the dri1/ums dungeon, don't add stuff here. Your patch | |
1834 | * will be rejected. Instead look for a better place. | |
1835 | */ | |
77fec556 | 1836 | }; |
1da177e4 | 1837 | |
2c1792a1 CW |
1838 | static inline struct drm_i915_private *to_i915(const struct drm_device *dev) |
1839 | { | |
1840 | return dev->dev_private; | |
1841 | } | |
1842 | ||
888d0d42 ID |
1843 | static inline struct drm_i915_private *dev_to_i915(struct device *dev) |
1844 | { | |
1845 | return to_i915(dev_get_drvdata(dev)); | |
1846 | } | |
1847 | ||
b4519513 CW |
1848 | /* Iterate over initialised rings */ |
1849 | #define for_each_ring(ring__, dev_priv__, i__) \ | |
1850 | for ((i__) = 0; (i__) < I915_NUM_RINGS; (i__)++) \ | |
1851 | if (((ring__) = &(dev_priv__)->ring[(i__)]), intel_ring_initialized((ring__))) | |
1852 | ||
b1d7e4b4 WF |
1853 | enum hdmi_force_audio { |
1854 | HDMI_AUDIO_OFF_DVI = -2, /* no aux data for HDMI-DVI converter */ | |
1855 | HDMI_AUDIO_OFF, /* force turn off HDMI audio */ | |
1856 | HDMI_AUDIO_AUTO, /* trust EDID */ | |
1857 | HDMI_AUDIO_ON, /* force turn on HDMI audio */ | |
1858 | }; | |
1859 | ||
190d6cd5 | 1860 | #define I915_GTT_OFFSET_NONE ((u32)-1) |
ed2f3452 | 1861 | |
37e680a1 CW |
1862 | struct drm_i915_gem_object_ops { |
1863 | /* Interface between the GEM object and its backing storage. | |
1864 | * get_pages() is called once prior to the use of the associated set | |
1865 | * of pages before to binding them into the GTT, and put_pages() is | |
1866 | * called after we no longer need them. As we expect there to be | |
1867 | * associated cost with migrating pages between the backing storage | |
1868 | * and making them available for the GPU (e.g. clflush), we may hold | |
1869 | * onto the pages after they are no longer referenced by the GPU | |
1870 | * in case they may be used again shortly (for example migrating the | |
1871 | * pages to a different memory domain within the GTT). put_pages() | |
1872 | * will therefore most likely be called when the object itself is | |
1873 | * being released or under memory pressure (where we attempt to | |
1874 | * reap pages for the shrinker). | |
1875 | */ | |
1876 | int (*get_pages)(struct drm_i915_gem_object *); | |
1877 | void (*put_pages)(struct drm_i915_gem_object *); | |
5cc9ed4b CW |
1878 | int (*dmabuf_export)(struct drm_i915_gem_object *); |
1879 | void (*release)(struct drm_i915_gem_object *); | |
37e680a1 CW |
1880 | }; |
1881 | ||
a071fa00 DV |
1882 | /* |
1883 | * Frontbuffer tracking bits. Set in obj->frontbuffer_bits while a gem bo is | |
1884 | * considered to be the frontbuffer for the given plane interface-vise. This | |
1885 | * doesn't mean that the hw necessarily already scans it out, but that any | |
1886 | * rendering (by the cpu or gpu) will land in the frontbuffer eventually. | |
1887 | * | |
1888 | * We have one bit per pipe and per scanout plane type. | |
1889 | */ | |
1890 | #define INTEL_FRONTBUFFER_BITS_PER_PIPE 4 | |
1891 | #define INTEL_FRONTBUFFER_BITS \ | |
1892 | (INTEL_FRONTBUFFER_BITS_PER_PIPE * I915_MAX_PIPES) | |
1893 | #define INTEL_FRONTBUFFER_PRIMARY(pipe) \ | |
1894 | (1 << (INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe))) | |
1895 | #define INTEL_FRONTBUFFER_CURSOR(pipe) \ | |
1896 | (1 << (1 +(INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe)))) | |
1897 | #define INTEL_FRONTBUFFER_SPRITE(pipe) \ | |
1898 | (1 << (2 +(INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe)))) | |
1899 | #define INTEL_FRONTBUFFER_OVERLAY(pipe) \ | |
1900 | (1 << (3 +(INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe)))) | |
cc36513c DV |
1901 | #define INTEL_FRONTBUFFER_ALL_MASK(pipe) \ |
1902 | (0xf << (INTEL_FRONTBUFFER_BITS_PER_PIPE * (pipe))) | |
a071fa00 | 1903 | |
673a394b | 1904 | struct drm_i915_gem_object { |
c397b908 | 1905 | struct drm_gem_object base; |
673a394b | 1906 | |
37e680a1 CW |
1907 | const struct drm_i915_gem_object_ops *ops; |
1908 | ||
2f633156 BW |
1909 | /** List of VMAs backed by this object */ |
1910 | struct list_head vma_list; | |
1911 | ||
c1ad11fc CW |
1912 | /** Stolen memory for this object, instead of being backed by shmem. */ |
1913 | struct drm_mm_node *stolen; | |
35c20a60 | 1914 | struct list_head global_list; |
673a394b | 1915 | |
69dc4987 | 1916 | struct list_head ring_list; |
b25cb2f8 BW |
1917 | /** Used in execbuf to temporarily hold a ref */ |
1918 | struct list_head obj_exec_link; | |
673a394b | 1919 | |
493018dc BV |
1920 | struct list_head batch_pool_list; |
1921 | ||
673a394b | 1922 | /** |
65ce3027 CW |
1923 | * This is set if the object is on the active lists (has pending |
1924 | * rendering and so a non-zero seqno), and is not set if it i s on | |
1925 | * inactive (ready to be unbound) list. | |
673a394b | 1926 | */ |
0206e353 | 1927 | unsigned int active:1; |
673a394b EA |
1928 | |
1929 | /** | |
1930 | * This is set if the object has been written to since last bound | |
1931 | * to the GTT | |
1932 | */ | |
0206e353 | 1933 | unsigned int dirty:1; |
778c3544 DV |
1934 | |
1935 | /** | |
1936 | * Fence register bits (if any) for this object. Will be set | |
1937 | * as needed when mapped into the GTT. | |
1938 | * Protected by dev->struct_mutex. | |
778c3544 | 1939 | */ |
4b9de737 | 1940 | signed int fence_reg:I915_MAX_NUM_FENCE_BITS; |
778c3544 | 1941 | |
778c3544 DV |
1942 | /** |
1943 | * Advice: are the backing pages purgeable? | |
1944 | */ | |
0206e353 | 1945 | unsigned int madv:2; |
778c3544 | 1946 | |
778c3544 DV |
1947 | /** |
1948 | * Current tiling mode for the object. | |
1949 | */ | |
0206e353 | 1950 | unsigned int tiling_mode:2; |
5d82e3e6 CW |
1951 | /** |
1952 | * Whether the tiling parameters for the currently associated fence | |
1953 | * register have changed. Note that for the purposes of tracking | |
1954 | * tiling changes we also treat the unfenced register, the register | |
1955 | * slot that the object occupies whilst it executes a fenced | |
1956 | * command (such as BLT on gen2/3), as a "fence". | |
1957 | */ | |
1958 | unsigned int fence_dirty:1; | |
778c3544 | 1959 | |
75e9e915 DV |
1960 | /** |
1961 | * Is the object at the current location in the gtt mappable and | |
1962 | * fenceable? Used to avoid costly recalculations. | |
1963 | */ | |
0206e353 | 1964 | unsigned int map_and_fenceable:1; |
75e9e915 | 1965 | |
fb7d516a DV |
1966 | /** |
1967 | * Whether the current gtt mapping needs to be mappable (and isn't just | |
1968 | * mappable by accident). Track pin and fault separate for a more | |
1969 | * accurate mappable working set. | |
1970 | */ | |
0206e353 AJ |
1971 | unsigned int fault_mappable:1; |
1972 | unsigned int pin_mappable:1; | |
cc98b413 | 1973 | unsigned int pin_display:1; |
fb7d516a | 1974 | |
24f3a8cf AG |
1975 | /* |
1976 | * Is the object to be mapped as read-only to the GPU | |
1977 | * Only honoured if hardware has relevant pte bit | |
1978 | */ | |
1979 | unsigned long gt_ro:1; | |
651d794f | 1980 | unsigned int cache_level:3; |
0f71979a | 1981 | unsigned int cache_dirty:1; |
93dfb40c | 1982 | |
9da3da66 | 1983 | unsigned int has_dma_mapping:1; |
7bddb01f | 1984 | |
a071fa00 DV |
1985 | unsigned int frontbuffer_bits:INTEL_FRONTBUFFER_BITS; |
1986 | ||
9da3da66 | 1987 | struct sg_table *pages; |
a5570178 | 1988 | int pages_pin_count; |
673a394b | 1989 | |
1286ff73 | 1990 | /* prime dma-buf support */ |
9a70cc2a DA |
1991 | void *dma_buf_vmapping; |
1992 | int vmapping_count; | |
1993 | ||
1c293ea3 | 1994 | /** Breadcrumb of last rendering to the buffer. */ |
97b2a6a1 JH |
1995 | struct drm_i915_gem_request *last_read_req; |
1996 | struct drm_i915_gem_request *last_write_req; | |
caea7476 | 1997 | /** Breadcrumb of last fenced GPU access to the buffer. */ |
97b2a6a1 | 1998 | struct drm_i915_gem_request *last_fenced_req; |
673a394b | 1999 | |
778c3544 | 2000 | /** Current tiling stride for the object, if it's tiled. */ |
de151cf6 | 2001 | uint32_t stride; |
673a394b | 2002 | |
80075d49 DV |
2003 | /** References from framebuffers, locks out tiling changes. */ |
2004 | unsigned long framebuffer_references; | |
2005 | ||
280b713b | 2006 | /** Record of address bit 17 of each page at last unbind. */ |
d312ec25 | 2007 | unsigned long *bit_17; |
280b713b | 2008 | |
5cc9ed4b | 2009 | union { |
6a2c4232 CW |
2010 | /** for phy allocated objects */ |
2011 | struct drm_dma_handle *phys_handle; | |
2012 | ||
5cc9ed4b CW |
2013 | struct i915_gem_userptr { |
2014 | uintptr_t ptr; | |
2015 | unsigned read_only :1; | |
2016 | unsigned workers :4; | |
2017 | #define I915_GEM_USERPTR_MAX_WORKERS 15 | |
2018 | ||
ad46cb53 CW |
2019 | struct i915_mm_struct *mm; |
2020 | struct i915_mmu_object *mmu_object; | |
5cc9ed4b CW |
2021 | struct work_struct *work; |
2022 | } userptr; | |
2023 | }; | |
2024 | }; | |
62b8b215 | 2025 | #define to_intel_bo(x) container_of(x, struct drm_i915_gem_object, base) |
23010e43 | 2026 | |
a071fa00 DV |
2027 | void i915_gem_track_fb(struct drm_i915_gem_object *old, |
2028 | struct drm_i915_gem_object *new, | |
2029 | unsigned frontbuffer_bits); | |
2030 | ||
673a394b EA |
2031 | /** |
2032 | * Request queue structure. | |
2033 | * | |
2034 | * The request queue allows us to note sequence numbers that have been emitted | |
2035 | * and may be associated with active buffers to be retired. | |
2036 | * | |
97b2a6a1 JH |
2037 | * By keeping this list, we can avoid having to do questionable sequence |
2038 | * number comparisons on buffer last_read|write_seqno. It also allows an | |
2039 | * emission time to be associated with the request for tracking how far ahead | |
2040 | * of the GPU the submission is. | |
b3a38998 NH |
2041 | * |
2042 | * The requests are reference counted, so upon creation they should have an | |
2043 | * initial reference taken using kref_init | |
673a394b EA |
2044 | */ |
2045 | struct drm_i915_gem_request { | |
abfe262a JH |
2046 | struct kref ref; |
2047 | ||
852835f3 | 2048 | /** On Which ring this request was generated */ |
a4872ba6 | 2049 | struct intel_engine_cs *ring; |
852835f3 | 2050 | |
673a394b EA |
2051 | /** GEM sequence number associated with this request. */ |
2052 | uint32_t seqno; | |
2053 | ||
7d736f4f MK |
2054 | /** Position in the ringbuffer of the start of the request */ |
2055 | u32 head; | |
2056 | ||
72f95afa NH |
2057 | /** |
2058 | * Position in the ringbuffer of the start of the postfix. | |
2059 | * This is required to calculate the maximum available ringbuffer | |
2060 | * space without overwriting the postfix. | |
2061 | */ | |
2062 | u32 postfix; | |
2063 | ||
2064 | /** Position in the ringbuffer of the end of the whole request */ | |
a71d8d94 CW |
2065 | u32 tail; |
2066 | ||
b3a38998 | 2067 | /** |
a8c6ecb3 | 2068 | * Context and ring buffer related to this request |
b3a38998 NH |
2069 | * Contexts are refcounted, so when this request is associated with a |
2070 | * context, we must increment the context's refcount, to guarantee that | |
2071 | * it persists while any request is linked to it. Requests themselves | |
2072 | * are also refcounted, so the request will only be freed when the last | |
2073 | * reference to it is dismissed, and the code in | |
2074 | * i915_gem_request_free() will then decrement the refcount on the | |
2075 | * context. | |
2076 | */ | |
273497e5 | 2077 | struct intel_context *ctx; |
98e1bd4a | 2078 | struct intel_ringbuffer *ringbuf; |
0e50e96b | 2079 | |
7d736f4f MK |
2080 | /** Batch buffer related to this request if any */ |
2081 | struct drm_i915_gem_object *batch_obj; | |
2082 | ||
673a394b EA |
2083 | /** Time at which this request was emitted, in jiffies. */ |
2084 | unsigned long emitted_jiffies; | |
2085 | ||
b962442e | 2086 | /** global list entry for this request */ |
673a394b | 2087 | struct list_head list; |
b962442e | 2088 | |
f787a5f5 | 2089 | struct drm_i915_file_private *file_priv; |
b962442e EA |
2090 | /** file_priv list entry for this request */ |
2091 | struct list_head client_list; | |
67e2937b | 2092 | |
071c92de MK |
2093 | /** process identifier submitting this request */ |
2094 | struct pid *pid; | |
2095 | ||
67e2937b | 2096 | uint32_t uniq; |
6d3d8274 NH |
2097 | |
2098 | /** | |
2099 | * The ELSP only accepts two elements at a time, so we queue | |
2100 | * context/tail pairs on a given queue (ring->execlist_queue) until the | |
2101 | * hardware is available. The queue serves a double purpose: we also use | |
2102 | * it to keep track of the up to 2 contexts currently in the hardware | |
2103 | * (usually one in execution and the other queued up by the GPU): We | |
2104 | * only remove elements from the head of the queue when the hardware | |
2105 | * informs us that an element has been completed. | |
2106 | * | |
2107 | * All accesses to the queue are mediated by a spinlock | |
2108 | * (ring->execlist_lock). | |
2109 | */ | |
2110 | ||
2111 | /** Execlist link in the submission queue.*/ | |
2112 | struct list_head execlist_link; | |
2113 | ||
2114 | /** Execlists no. of times this request has been sent to the ELSP */ | |
2115 | int elsp_submitted; | |
2116 | ||
673a394b EA |
2117 | }; |
2118 | ||
6689cb2b JH |
2119 | int i915_gem_request_alloc(struct intel_engine_cs *ring, |
2120 | struct intel_context *ctx); | |
abfe262a JH |
2121 | void i915_gem_request_free(struct kref *req_ref); |
2122 | ||
b793a00a JH |
2123 | static inline uint32_t |
2124 | i915_gem_request_get_seqno(struct drm_i915_gem_request *req) | |
2125 | { | |
2126 | return req ? req->seqno : 0; | |
2127 | } | |
2128 | ||
2129 | static inline struct intel_engine_cs * | |
2130 | i915_gem_request_get_ring(struct drm_i915_gem_request *req) | |
2131 | { | |
2132 | return req ? req->ring : NULL; | |
2133 | } | |
2134 | ||
abfe262a JH |
2135 | static inline void |
2136 | i915_gem_request_reference(struct drm_i915_gem_request *req) | |
2137 | { | |
2138 | kref_get(&req->ref); | |
2139 | } | |
2140 | ||
2141 | static inline void | |
2142 | i915_gem_request_unreference(struct drm_i915_gem_request *req) | |
2143 | { | |
f245860e | 2144 | WARN_ON(!mutex_is_locked(&req->ring->dev->struct_mutex)); |
abfe262a JH |
2145 | kref_put(&req->ref, i915_gem_request_free); |
2146 | } | |
2147 | ||
41037f9f CW |
2148 | static inline void |
2149 | i915_gem_request_unreference__unlocked(struct drm_i915_gem_request *req) | |
2150 | { | |
2151 | if (req && !atomic_add_unless(&req->ref.refcount, -1, 1)) { | |
2152 | struct drm_device *dev = req->ring->dev; | |
2153 | ||
2154 | mutex_lock(&dev->struct_mutex); | |
2155 | if (likely(atomic_dec_and_test(&req->ref.refcount))) | |
2156 | i915_gem_request_free(&req->ref); | |
2157 | mutex_unlock(&dev->struct_mutex); | |
2158 | } | |
2159 | } | |
2160 | ||
abfe262a JH |
2161 | static inline void i915_gem_request_assign(struct drm_i915_gem_request **pdst, |
2162 | struct drm_i915_gem_request *src) | |
2163 | { | |
2164 | if (src) | |
2165 | i915_gem_request_reference(src); | |
2166 | ||
2167 | if (*pdst) | |
2168 | i915_gem_request_unreference(*pdst); | |
2169 | ||
2170 | *pdst = src; | |
2171 | } | |
2172 | ||
1b5a433a JH |
2173 | /* |
2174 | * XXX: i915_gem_request_completed should be here but currently needs the | |
2175 | * definition of i915_seqno_passed() which is below. It will be moved in | |
2176 | * a later patch when the call to i915_seqno_passed() is obsoleted... | |
2177 | */ | |
2178 | ||
673a394b | 2179 | struct drm_i915_file_private { |
b29c19b6 | 2180 | struct drm_i915_private *dev_priv; |
ab0e7ff9 | 2181 | struct drm_file *file; |
b29c19b6 | 2182 | |
673a394b | 2183 | struct { |
99057c81 | 2184 | spinlock_t lock; |
b962442e | 2185 | struct list_head request_list; |
b29c19b6 | 2186 | struct delayed_work idle_work; |
673a394b | 2187 | } mm; |
40521054 | 2188 | struct idr context_idr; |
e59ec13d | 2189 | |
b29c19b6 | 2190 | atomic_t rps_wait_boost; |
a4872ba6 | 2191 | struct intel_engine_cs *bsd_ring; |
673a394b EA |
2192 | }; |
2193 | ||
351e3db2 BV |
2194 | /* |
2195 | * A command that requires special handling by the command parser. | |
2196 | */ | |
2197 | struct drm_i915_cmd_descriptor { | |
2198 | /* | |
2199 | * Flags describing how the command parser processes the command. | |
2200 | * | |
2201 | * CMD_DESC_FIXED: The command has a fixed length if this is set, | |
2202 | * a length mask if not set | |
2203 | * CMD_DESC_SKIP: The command is allowed but does not follow the | |
2204 | * standard length encoding for the opcode range in | |
2205 | * which it falls | |
2206 | * CMD_DESC_REJECT: The command is never allowed | |
2207 | * CMD_DESC_REGISTER: The command should be checked against the | |
2208 | * register whitelist for the appropriate ring | |
2209 | * CMD_DESC_MASTER: The command is allowed if the submitting process | |
2210 | * is the DRM master | |
2211 | */ | |
2212 | u32 flags; | |
2213 | #define CMD_DESC_FIXED (1<<0) | |
2214 | #define CMD_DESC_SKIP (1<<1) | |
2215 | #define CMD_DESC_REJECT (1<<2) | |
2216 | #define CMD_DESC_REGISTER (1<<3) | |
2217 | #define CMD_DESC_BITMASK (1<<4) | |
2218 | #define CMD_DESC_MASTER (1<<5) | |
2219 | ||
2220 | /* | |
2221 | * The command's unique identification bits and the bitmask to get them. | |
2222 | * This isn't strictly the opcode field as defined in the spec and may | |
2223 | * also include type, subtype, and/or subop fields. | |
2224 | */ | |
2225 | struct { | |
2226 | u32 value; | |
2227 | u32 mask; | |
2228 | } cmd; | |
2229 | ||
2230 | /* | |
2231 | * The command's length. The command is either fixed length (i.e. does | |
2232 | * not include a length field) or has a length field mask. The flag | |
2233 | * CMD_DESC_FIXED indicates a fixed length. Otherwise, the command has | |
2234 | * a length mask. All command entries in a command table must include | |
2235 | * length information. | |
2236 | */ | |
2237 | union { | |
2238 | u32 fixed; | |
2239 | u32 mask; | |
2240 | } length; | |
2241 | ||
2242 | /* | |
2243 | * Describes where to find a register address in the command to check | |
2244 | * against the ring's register whitelist. Only valid if flags has the | |
2245 | * CMD_DESC_REGISTER bit set. | |
2246 | */ | |
2247 | struct { | |
2248 | u32 offset; | |
2249 | u32 mask; | |
2250 | } reg; | |
2251 | ||
2252 | #define MAX_CMD_DESC_BITMASKS 3 | |
2253 | /* | |
2254 | * Describes command checks where a particular dword is masked and | |
2255 | * compared against an expected value. If the command does not match | |
2256 | * the expected value, the parser rejects it. Only valid if flags has | |
2257 | * the CMD_DESC_BITMASK bit set. Only entries where mask is non-zero | |
2258 | * are valid. | |
d4d48035 BV |
2259 | * |
2260 | * If the check specifies a non-zero condition_mask then the parser | |
2261 | * only performs the check when the bits specified by condition_mask | |
2262 | * are non-zero. | |
351e3db2 BV |
2263 | */ |
2264 | struct { | |
2265 | u32 offset; | |
2266 | u32 mask; | |
2267 | u32 expected; | |
d4d48035 BV |
2268 | u32 condition_offset; |
2269 | u32 condition_mask; | |
351e3db2 BV |
2270 | } bits[MAX_CMD_DESC_BITMASKS]; |
2271 | }; | |
2272 | ||
2273 | /* | |
2274 | * A table of commands requiring special handling by the command parser. | |
2275 | * | |
2276 | * Each ring has an array of tables. Each table consists of an array of command | |
2277 | * descriptors, which must be sorted with command opcodes in ascending order. | |
2278 | */ | |
2279 | struct drm_i915_cmd_table { | |
2280 | const struct drm_i915_cmd_descriptor *table; | |
2281 | int count; | |
2282 | }; | |
2283 | ||
dbbe9127 | 2284 | /* Note that the (struct drm_i915_private *) cast is just to shut up gcc. */ |
7312e2dd CW |
2285 | #define __I915__(p) ({ \ |
2286 | struct drm_i915_private *__p; \ | |
2287 | if (__builtin_types_compatible_p(typeof(*p), struct drm_i915_private)) \ | |
2288 | __p = (struct drm_i915_private *)p; \ | |
2289 | else if (__builtin_types_compatible_p(typeof(*p), struct drm_device)) \ | |
2290 | __p = to_i915((struct drm_device *)p); \ | |
2291 | else \ | |
2292 | BUILD_BUG(); \ | |
2293 | __p; \ | |
2294 | }) | |
dbbe9127 | 2295 | #define INTEL_INFO(p) (&__I915__(p)->info) |
87f1f465 | 2296 | #define INTEL_DEVID(p) (INTEL_INFO(p)->device_id) |
e90a21d4 | 2297 | #define INTEL_REVID(p) (__I915__(p)->dev->pdev->revision) |
cae5852d | 2298 | |
87f1f465 CW |
2299 | #define IS_I830(dev) (INTEL_DEVID(dev) == 0x3577) |
2300 | #define IS_845G(dev) (INTEL_DEVID(dev) == 0x2562) | |
cae5852d | 2301 | #define IS_I85X(dev) (INTEL_INFO(dev)->is_i85x) |
87f1f465 | 2302 | #define IS_I865G(dev) (INTEL_DEVID(dev) == 0x2572) |
cae5852d | 2303 | #define IS_I915G(dev) (INTEL_INFO(dev)->is_i915g) |
87f1f465 CW |
2304 | #define IS_I915GM(dev) (INTEL_DEVID(dev) == 0x2592) |
2305 | #define IS_I945G(dev) (INTEL_DEVID(dev) == 0x2772) | |
cae5852d ZN |
2306 | #define IS_I945GM(dev) (INTEL_INFO(dev)->is_i945gm) |
2307 | #define IS_BROADWATER(dev) (INTEL_INFO(dev)->is_broadwater) | |
2308 | #define IS_CRESTLINE(dev) (INTEL_INFO(dev)->is_crestline) | |
87f1f465 | 2309 | #define IS_GM45(dev) (INTEL_DEVID(dev) == 0x2A42) |
cae5852d | 2310 | #define IS_G4X(dev) (INTEL_INFO(dev)->is_g4x) |
87f1f465 CW |
2311 | #define IS_PINEVIEW_G(dev) (INTEL_DEVID(dev) == 0xa001) |
2312 | #define IS_PINEVIEW_M(dev) (INTEL_DEVID(dev) == 0xa011) | |
cae5852d ZN |
2313 | #define IS_PINEVIEW(dev) (INTEL_INFO(dev)->is_pineview) |
2314 | #define IS_G33(dev) (INTEL_INFO(dev)->is_g33) | |
87f1f465 | 2315 | #define IS_IRONLAKE_M(dev) (INTEL_DEVID(dev) == 0x0046) |
4b65177b | 2316 | #define IS_IVYBRIDGE(dev) (INTEL_INFO(dev)->is_ivybridge) |
87f1f465 CW |
2317 | #define IS_IVB_GT1(dev) (INTEL_DEVID(dev) == 0x0156 || \ |
2318 | INTEL_DEVID(dev) == 0x0152 || \ | |
2319 | INTEL_DEVID(dev) == 0x015a) | |
70a3eb7a | 2320 | #define IS_VALLEYVIEW(dev) (INTEL_INFO(dev)->is_valleyview) |
6df4027b | 2321 | #define IS_CHERRYVIEW(dev) (INTEL_INFO(dev)->is_valleyview && IS_GEN8(dev)) |
4cae9ae0 | 2322 | #define IS_HASWELL(dev) (INTEL_INFO(dev)->is_haswell) |
8179f1f0 | 2323 | #define IS_BROADWELL(dev) (!INTEL_INFO(dev)->is_valleyview && IS_GEN8(dev)) |
7201c0b3 | 2324 | #define IS_SKYLAKE(dev) (INTEL_INFO(dev)->is_skylake) |
cae5852d | 2325 | #define IS_MOBILE(dev) (INTEL_INFO(dev)->is_mobile) |
ed1c9e2c | 2326 | #define IS_HSW_EARLY_SDV(dev) (IS_HASWELL(dev) && \ |
87f1f465 | 2327 | (INTEL_DEVID(dev) & 0xFF00) == 0x0C00) |
5dd8c4c3 | 2328 | #define IS_BDW_ULT(dev) (IS_BROADWELL(dev) && \ |
6b96d705 | 2329 | ((INTEL_DEVID(dev) & 0xf) == 0x6 || \ |
0dc6f20b | 2330 | (INTEL_DEVID(dev) & 0xf) == 0xb || \ |
87f1f465 | 2331 | (INTEL_DEVID(dev) & 0xf) == 0xe)) |
a0fcbd95 RV |
2332 | #define IS_BDW_GT3(dev) (IS_BROADWELL(dev) && \ |
2333 | (INTEL_DEVID(dev) & 0x00F0) == 0x0020) | |
5dd8c4c3 | 2334 | #define IS_HSW_ULT(dev) (IS_HASWELL(dev) && \ |
87f1f465 | 2335 | (INTEL_DEVID(dev) & 0xFF00) == 0x0A00) |
9435373e | 2336 | #define IS_HSW_GT3(dev) (IS_HASWELL(dev) && \ |
87f1f465 | 2337 | (INTEL_DEVID(dev) & 0x00F0) == 0x0020) |
9bbfd20a | 2338 | /* ULX machines are also considered ULT. */ |
87f1f465 CW |
2339 | #define IS_HSW_ULX(dev) (INTEL_DEVID(dev) == 0x0A0E || \ |
2340 | INTEL_DEVID(dev) == 0x0A1E) | |
b833d685 | 2341 | #define IS_PRELIMINARY_HW(intel_info) ((intel_info)->is_preliminary) |
cae5852d | 2342 | |
e90a21d4 HN |
2343 | #define SKL_REVID_A0 (0x0) |
2344 | #define SKL_REVID_B0 (0x1) | |
2345 | #define SKL_REVID_C0 (0x2) | |
2346 | #define SKL_REVID_D0 (0x3) | |
8bc0ccf6 | 2347 | #define SKL_REVID_E0 (0x4) |
e90a21d4 | 2348 | |
85436696 JB |
2349 | /* |
2350 | * The genX designation typically refers to the render engine, so render | |
2351 | * capability related checks should use IS_GEN, while display and other checks | |
2352 | * have their own (e.g. HAS_PCH_SPLIT for ILK+ display, IS_foo for particular | |
2353 | * chips, etc.). | |
2354 | */ | |
cae5852d ZN |
2355 | #define IS_GEN2(dev) (INTEL_INFO(dev)->gen == 2) |
2356 | #define IS_GEN3(dev) (INTEL_INFO(dev)->gen == 3) | |
2357 | #define IS_GEN4(dev) (INTEL_INFO(dev)->gen == 4) | |
2358 | #define IS_GEN5(dev) (INTEL_INFO(dev)->gen == 5) | |
2359 | #define IS_GEN6(dev) (INTEL_INFO(dev)->gen == 6) | |
85436696 | 2360 | #define IS_GEN7(dev) (INTEL_INFO(dev)->gen == 7) |
d2980845 | 2361 | #define IS_GEN8(dev) (INTEL_INFO(dev)->gen == 8) |
b71252dc | 2362 | #define IS_GEN9(dev) (INTEL_INFO(dev)->gen == 9) |
cae5852d | 2363 | |
73ae478c BW |
2364 | #define RENDER_RING (1<<RCS) |
2365 | #define BSD_RING (1<<VCS) | |
2366 | #define BLT_RING (1<<BCS) | |
2367 | #define VEBOX_RING (1<<VECS) | |
845f74a7 | 2368 | #define BSD2_RING (1<<VCS2) |
63c42e56 | 2369 | #define HAS_BSD(dev) (INTEL_INFO(dev)->ring_mask & BSD_RING) |
845f74a7 | 2370 | #define HAS_BSD2(dev) (INTEL_INFO(dev)->ring_mask & BSD2_RING) |
63c42e56 BW |
2371 | #define HAS_BLT(dev) (INTEL_INFO(dev)->ring_mask & BLT_RING) |
2372 | #define HAS_VEBOX(dev) (INTEL_INFO(dev)->ring_mask & VEBOX_RING) | |
2373 | #define HAS_LLC(dev) (INTEL_INFO(dev)->has_llc) | |
2374 | #define HAS_WT(dev) ((IS_HASWELL(dev) || IS_BROADWELL(dev)) && \ | |
f2fbc690 | 2375 | __I915__(dev)->ellc_size) |
cae5852d ZN |
2376 | #define I915_NEED_GFX_HWS(dev) (INTEL_INFO(dev)->need_gfx_hws) |
2377 | ||
254f965c | 2378 | #define HAS_HW_CONTEXTS(dev) (INTEL_INFO(dev)->gen >= 6) |
d7f621e5 | 2379 | #define HAS_LOGICAL_RING_CONTEXTS(dev) (INTEL_INFO(dev)->gen >= 8) |
692ef70c JB |
2380 | #define USES_PPGTT(dev) (i915.enable_ppgtt) |
2381 | #define USES_FULL_PPGTT(dev) (i915.enable_ppgtt == 2) | |
1d2a314c | 2382 | |
05394f39 | 2383 | #define HAS_OVERLAY(dev) (INTEL_INFO(dev)->has_overlay) |
cae5852d ZN |
2384 | #define OVERLAY_NEEDS_PHYSICAL(dev) (INTEL_INFO(dev)->overlay_needs_physical) |
2385 | ||
b45305fc DV |
2386 | /* Early gen2 have a totally busted CS tlb and require pinned batches. */ |
2387 | #define HAS_BROKEN_CS_TLB(dev) (IS_I830(dev) || IS_845G(dev)) | |
4e6b788c DV |
2388 | /* |
2389 | * dp aux and gmbus irq on gen4 seems to be able to generate legacy interrupts | |
2390 | * even when in MSI mode. This results in spurious interrupt warnings if the | |
2391 | * legacy irq no. is shared with another device. The kernel then disables that | |
2392 | * interrupt source and so prevents the other device from working properly. | |
2393 | */ | |
2394 | #define HAS_AUX_IRQ(dev) (INTEL_INFO(dev)->gen >= 5) | |
2395 | #define HAS_GMBUS_IRQ(dev) (INTEL_INFO(dev)->gen >= 5) | |
b45305fc | 2396 | |
cae5852d ZN |
2397 | /* With the 945 and later, Y tiling got adjusted so that it was 32 128-byte |
2398 | * rows, which changed the alignment requirements and fence programming. | |
2399 | */ | |
2400 | #define HAS_128_BYTE_Y_TILING(dev) (!IS_GEN2(dev) && !(IS_I915G(dev) || \ | |
2401 | IS_I915GM(dev))) | |
2402 | #define SUPPORTS_DIGITAL_OUTPUTS(dev) (!IS_GEN2(dev) && !IS_PINEVIEW(dev)) | |
2403 | #define SUPPORTS_INTEGRATED_HDMI(dev) (IS_G4X(dev) || IS_GEN5(dev)) | |
2404 | #define SUPPORTS_INTEGRATED_DP(dev) (IS_G4X(dev) || IS_GEN5(dev)) | |
cae5852d ZN |
2405 | #define SUPPORTS_TV(dev) (INTEL_INFO(dev)->supports_tv) |
2406 | #define I915_HAS_HOTPLUG(dev) (INTEL_INFO(dev)->has_hotplug) | |
cae5852d ZN |
2407 | |
2408 | #define HAS_FW_BLC(dev) (INTEL_INFO(dev)->gen > 2) | |
2409 | #define HAS_PIPE_CXSR(dev) (INTEL_INFO(dev)->has_pipe_cxsr) | |
3a77c4c4 | 2410 | #define HAS_FBC(dev) (INTEL_INFO(dev)->has_fbc) |
cae5852d | 2411 | |
dbf7786e | 2412 | #define HAS_IPS(dev) (IS_HSW_ULT(dev) || IS_BROADWELL(dev)) |
f5adf94e | 2413 | |
dd93be58 | 2414 | #define HAS_DDI(dev) (INTEL_INFO(dev)->has_ddi) |
30568c45 | 2415 | #define HAS_FPGA_DBG_UNCLAIMED(dev) (INTEL_INFO(dev)->has_fpga_dbg) |
b32c6f48 | 2416 | #define HAS_PSR(dev) (IS_HASWELL(dev) || IS_BROADWELL(dev) || \ |
e3d99845 SJ |
2417 | IS_VALLEYVIEW(dev) || IS_CHERRYVIEW(dev) || \ |
2418 | IS_SKYLAKE(dev)) | |
6157d3c8 | 2419 | #define HAS_RUNTIME_PM(dev) (IS_GEN6(dev) || IS_HASWELL(dev) || \ |
fd7f8cce | 2420 | IS_BROADWELL(dev) || IS_VALLEYVIEW(dev)) |
58abf1da RV |
2421 | #define HAS_RC6(dev) (INTEL_INFO(dev)->gen >= 6) |
2422 | #define HAS_RC6p(dev) (INTEL_INFO(dev)->gen == 6 || IS_IVYBRIDGE(dev)) | |
affa9354 | 2423 | |
17a303ec PZ |
2424 | #define INTEL_PCH_DEVICE_ID_MASK 0xff00 |
2425 | #define INTEL_PCH_IBX_DEVICE_ID_TYPE 0x3b00 | |
2426 | #define INTEL_PCH_CPT_DEVICE_ID_TYPE 0x1c00 | |
2427 | #define INTEL_PCH_PPT_DEVICE_ID_TYPE 0x1e00 | |
2428 | #define INTEL_PCH_LPT_DEVICE_ID_TYPE 0x8c00 | |
2429 | #define INTEL_PCH_LPT_LP_DEVICE_ID_TYPE 0x9c00 | |
e7e7ea20 S |
2430 | #define INTEL_PCH_SPT_DEVICE_ID_TYPE 0xA100 |
2431 | #define INTEL_PCH_SPT_LP_DEVICE_ID_TYPE 0x9D00 | |
17a303ec | 2432 | |
f2fbc690 | 2433 | #define INTEL_PCH_TYPE(dev) (__I915__(dev)->pch_type) |
e7e7ea20 | 2434 | #define HAS_PCH_SPT(dev) (INTEL_PCH_TYPE(dev) == PCH_SPT) |
eb877ebf | 2435 | #define HAS_PCH_LPT(dev) (INTEL_PCH_TYPE(dev) == PCH_LPT) |
cae5852d ZN |
2436 | #define HAS_PCH_CPT(dev) (INTEL_PCH_TYPE(dev) == PCH_CPT) |
2437 | #define HAS_PCH_IBX(dev) (INTEL_PCH_TYPE(dev) == PCH_IBX) | |
40c7ead9 | 2438 | #define HAS_PCH_NOP(dev) (INTEL_PCH_TYPE(dev) == PCH_NOP) |
45e6e3a1 | 2439 | #define HAS_PCH_SPLIT(dev) (INTEL_PCH_TYPE(dev) != PCH_NONE) |
cae5852d | 2440 | |
5fafe292 SJ |
2441 | #define HAS_GMCH_DISPLAY(dev) (INTEL_INFO(dev)->gen < 5 || IS_VALLEYVIEW(dev)) |
2442 | ||
040d2baa BW |
2443 | /* DPF == dynamic parity feature */ |
2444 | #define HAS_L3_DPF(dev) (IS_IVYBRIDGE(dev) || IS_HASWELL(dev)) | |
2445 | #define NUM_L3_SLICES(dev) (IS_HSW_GT3(dev) ? 2 : HAS_L3_DPF(dev)) | |
e1ef7cc2 | 2446 | |
c8735b0c | 2447 | #define GT_FREQUENCY_MULTIPLIER 50 |
de43ae9d | 2448 | #define GEN9_FREQ_SCALER 3 |
c8735b0c | 2449 | |
05394f39 CW |
2450 | #include "i915_trace.h" |
2451 | ||
baa70943 | 2452 | extern const struct drm_ioctl_desc i915_ioctls[]; |
b3a83639 DA |
2453 | extern int i915_max_ioctl; |
2454 | ||
fc49b3da ID |
2455 | extern int i915_suspend_legacy(struct drm_device *dev, pm_message_t state); |
2456 | extern int i915_resume_legacy(struct drm_device *dev); | |
7c1c2871 | 2457 | |
d330a953 JN |
2458 | /* i915_params.c */ |
2459 | struct i915_params { | |
2460 | int modeset; | |
2461 | int panel_ignore_lid; | |
d330a953 JN |
2462 | int semaphores; |
2463 | unsigned int lvds_downclock; | |
2464 | int lvds_channel_mode; | |
2465 | int panel_use_ssc; | |
2466 | int vbt_sdvo_panel_type; | |
2467 | int enable_rc6; | |
2468 | int enable_fbc; | |
d330a953 | 2469 | int enable_ppgtt; |
127f1003 | 2470 | int enable_execlists; |
d330a953 JN |
2471 | int enable_psr; |
2472 | unsigned int preliminary_hw_support; | |
2473 | int disable_power_well; | |
2474 | int enable_ips; | |
e5aa6541 | 2475 | int invert_brightness; |
351e3db2 | 2476 | int enable_cmd_parser; |
e5aa6541 DL |
2477 | /* leave bools at the end to not create holes */ |
2478 | bool enable_hangcheck; | |
2479 | bool fastboot; | |
d330a953 | 2480 | bool prefault_disable; |
5bedeb2d | 2481 | bool load_detect_test; |
d330a953 | 2482 | bool reset; |
a0bae57f | 2483 | bool disable_display; |
7a10dfa6 | 2484 | bool disable_vtd_wa; |
84c33a64 | 2485 | int use_mmio_flip; |
48572edd | 2486 | int mmio_debug; |
e2c719b7 | 2487 | bool verbose_state_checks; |
b2e7723b | 2488 | bool nuclear_pageflip; |
d330a953 JN |
2489 | }; |
2490 | extern struct i915_params i915 __read_mostly; | |
2491 | ||
1da177e4 | 2492 | /* i915_dma.c */ |
22eae947 | 2493 | extern int i915_driver_load(struct drm_device *, unsigned long flags); |
ba8bbcf6 | 2494 | extern int i915_driver_unload(struct drm_device *); |
2885f6ac | 2495 | extern int i915_driver_open(struct drm_device *dev, struct drm_file *file); |
84b1fd10 | 2496 | extern void i915_driver_lastclose(struct drm_device * dev); |
6c340eac | 2497 | extern void i915_driver_preclose(struct drm_device *dev, |
2885f6ac | 2498 | struct drm_file *file); |
673a394b | 2499 | extern void i915_driver_postclose(struct drm_device *dev, |
2885f6ac | 2500 | struct drm_file *file); |
84b1fd10 | 2501 | extern int i915_driver_device_is_agp(struct drm_device * dev); |
c43b5634 | 2502 | #ifdef CONFIG_COMPAT |
0d6aa60b DA |
2503 | extern long i915_compat_ioctl(struct file *filp, unsigned int cmd, |
2504 | unsigned long arg); | |
c43b5634 | 2505 | #endif |
8e96d9c4 | 2506 | extern int intel_gpu_reset(struct drm_device *dev); |
d4b8bb2a | 2507 | extern int i915_reset(struct drm_device *dev); |
7648fa99 JB |
2508 | extern unsigned long i915_chipset_val(struct drm_i915_private *dev_priv); |
2509 | extern unsigned long i915_mch_val(struct drm_i915_private *dev_priv); | |
2510 | extern unsigned long i915_gfx_val(struct drm_i915_private *dev_priv); | |
2511 | extern void i915_update_gfx_val(struct drm_i915_private *dev_priv); | |
650ad970 | 2512 | int vlv_force_gfx_clock(struct drm_i915_private *dev_priv, bool on); |
1d0d343a | 2513 | void intel_hpd_cancel_work(struct drm_i915_private *dev_priv); |
7648fa99 | 2514 | |
1da177e4 | 2515 | /* i915_irq.c */ |
10cd45b6 | 2516 | void i915_queue_hangcheck(struct drm_device *dev); |
58174462 MK |
2517 | __printf(3, 4) |
2518 | void i915_handle_error(struct drm_device *dev, bool wedged, | |
2519 | const char *fmt, ...); | |
1da177e4 | 2520 | |
b963291c DV |
2521 | extern void intel_irq_init(struct drm_i915_private *dev_priv); |
2522 | extern void intel_hpd_init(struct drm_i915_private *dev_priv); | |
2aeb7d3a DV |
2523 | int intel_irq_install(struct drm_i915_private *dev_priv); |
2524 | void intel_irq_uninstall(struct drm_i915_private *dev_priv); | |
907b28c5 CW |
2525 | |
2526 | extern void intel_uncore_sanitize(struct drm_device *dev); | |
10018603 ID |
2527 | extern void intel_uncore_early_sanitize(struct drm_device *dev, |
2528 | bool restore_forcewake); | |
907b28c5 | 2529 | extern void intel_uncore_init(struct drm_device *dev); |
907b28c5 | 2530 | extern void intel_uncore_check_errors(struct drm_device *dev); |
aec347ab | 2531 | extern void intel_uncore_fini(struct drm_device *dev); |
156c7ca0 | 2532 | extern void intel_uncore_forcewake_reset(struct drm_device *dev, bool restore); |
48c1026a | 2533 | const char *intel_uncore_forcewake_domain_to_str(const enum forcewake_domain_id id); |
59bad947 | 2534 | void intel_uncore_forcewake_get(struct drm_i915_private *dev_priv, |
48c1026a | 2535 | enum forcewake_domains domains); |
59bad947 | 2536 | void intel_uncore_forcewake_put(struct drm_i915_private *dev_priv, |
48c1026a | 2537 | enum forcewake_domains domains); |
59bad947 | 2538 | void assert_forcewakes_inactive(struct drm_i915_private *dev_priv); |
cf9d2890 YZ |
2539 | static inline bool intel_vgpu_active(struct drm_device *dev) |
2540 | { | |
2541 | return to_i915(dev)->vgpu.active; | |
2542 | } | |
b1f14ad0 | 2543 | |
7c463586 | 2544 | void |
50227e1c | 2545 | i915_enable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe, |
755e9019 | 2546 | u32 status_mask); |
7c463586 KP |
2547 | |
2548 | void | |
50227e1c | 2549 | i915_disable_pipestat(struct drm_i915_private *dev_priv, enum pipe pipe, |
755e9019 | 2550 | u32 status_mask); |
7c463586 | 2551 | |
f8b79e58 ID |
2552 | void valleyview_enable_display_irqs(struct drm_i915_private *dev_priv); |
2553 | void valleyview_disable_display_irqs(struct drm_i915_private *dev_priv); | |
47339cd9 DV |
2554 | void |
2555 | ironlake_enable_display_irq(struct drm_i915_private *dev_priv, u32 mask); | |
2556 | void | |
2557 | ironlake_disable_display_irq(struct drm_i915_private *dev_priv, u32 mask); | |
2558 | void ibx_display_interrupt_update(struct drm_i915_private *dev_priv, | |
2559 | uint32_t interrupt_mask, | |
2560 | uint32_t enabled_irq_mask); | |
2561 | #define ibx_enable_display_interrupt(dev_priv, bits) \ | |
2562 | ibx_display_interrupt_update((dev_priv), (bits), (bits)) | |
2563 | #define ibx_disable_display_interrupt(dev_priv, bits) \ | |
2564 | ibx_display_interrupt_update((dev_priv), (bits), 0) | |
f8b79e58 | 2565 | |
673a394b | 2566 | /* i915_gem.c */ |
673a394b EA |
2567 | int i915_gem_create_ioctl(struct drm_device *dev, void *data, |
2568 | struct drm_file *file_priv); | |
2569 | int i915_gem_pread_ioctl(struct drm_device *dev, void *data, | |
2570 | struct drm_file *file_priv); | |
2571 | int i915_gem_pwrite_ioctl(struct drm_device *dev, void *data, | |
2572 | struct drm_file *file_priv); | |
2573 | int i915_gem_mmap_ioctl(struct drm_device *dev, void *data, | |
2574 | struct drm_file *file_priv); | |
de151cf6 JB |
2575 | int i915_gem_mmap_gtt_ioctl(struct drm_device *dev, void *data, |
2576 | struct drm_file *file_priv); | |
673a394b EA |
2577 | int i915_gem_set_domain_ioctl(struct drm_device *dev, void *data, |
2578 | struct drm_file *file_priv); | |
2579 | int i915_gem_sw_finish_ioctl(struct drm_device *dev, void *data, | |
2580 | struct drm_file *file_priv); | |
ba8b7ccb OM |
2581 | void i915_gem_execbuffer_move_to_active(struct list_head *vmas, |
2582 | struct intel_engine_cs *ring); | |
2583 | void i915_gem_execbuffer_retire_commands(struct drm_device *dev, | |
2584 | struct drm_file *file, | |
2585 | struct intel_engine_cs *ring, | |
2586 | struct drm_i915_gem_object *obj); | |
a83014d3 OM |
2587 | int i915_gem_ringbuffer_submission(struct drm_device *dev, |
2588 | struct drm_file *file, | |
2589 | struct intel_engine_cs *ring, | |
2590 | struct intel_context *ctx, | |
2591 | struct drm_i915_gem_execbuffer2 *args, | |
2592 | struct list_head *vmas, | |
2593 | struct drm_i915_gem_object *batch_obj, | |
2594 | u64 exec_start, u32 flags); | |
673a394b EA |
2595 | int i915_gem_execbuffer(struct drm_device *dev, void *data, |
2596 | struct drm_file *file_priv); | |
76446cac JB |
2597 | int i915_gem_execbuffer2(struct drm_device *dev, void *data, |
2598 | struct drm_file *file_priv); | |
673a394b EA |
2599 | int i915_gem_busy_ioctl(struct drm_device *dev, void *data, |
2600 | struct drm_file *file_priv); | |
199adf40 BW |
2601 | int i915_gem_get_caching_ioctl(struct drm_device *dev, void *data, |
2602 | struct drm_file *file); | |
2603 | int i915_gem_set_caching_ioctl(struct drm_device *dev, void *data, | |
2604 | struct drm_file *file); | |
673a394b EA |
2605 | int i915_gem_throttle_ioctl(struct drm_device *dev, void *data, |
2606 | struct drm_file *file_priv); | |
3ef94daa CW |
2607 | int i915_gem_madvise_ioctl(struct drm_device *dev, void *data, |
2608 | struct drm_file *file_priv); | |
673a394b EA |
2609 | int i915_gem_set_tiling(struct drm_device *dev, void *data, |
2610 | struct drm_file *file_priv); | |
2611 | int i915_gem_get_tiling(struct drm_device *dev, void *data, | |
2612 | struct drm_file *file_priv); | |
5cc9ed4b CW |
2613 | int i915_gem_init_userptr(struct drm_device *dev); |
2614 | int i915_gem_userptr_ioctl(struct drm_device *dev, void *data, | |
2615 | struct drm_file *file); | |
5a125c3c EA |
2616 | int i915_gem_get_aperture_ioctl(struct drm_device *dev, void *data, |
2617 | struct drm_file *file_priv); | |
23ba4fd0 BW |
2618 | int i915_gem_wait_ioctl(struct drm_device *dev, void *data, |
2619 | struct drm_file *file_priv); | |
673a394b | 2620 | void i915_gem_load(struct drm_device *dev); |
42dcedd4 CW |
2621 | void *i915_gem_object_alloc(struct drm_device *dev); |
2622 | void i915_gem_object_free(struct drm_i915_gem_object *obj); | |
37e680a1 CW |
2623 | void i915_gem_object_init(struct drm_i915_gem_object *obj, |
2624 | const struct drm_i915_gem_object_ops *ops); | |
05394f39 CW |
2625 | struct drm_i915_gem_object *i915_gem_alloc_object(struct drm_device *dev, |
2626 | size_t size); | |
7e0d96bc BW |
2627 | void i915_init_vm(struct drm_i915_private *dev_priv, |
2628 | struct i915_address_space *vm); | |
673a394b | 2629 | void i915_gem_free_object(struct drm_gem_object *obj); |
2f633156 | 2630 | void i915_gem_vma_destroy(struct i915_vma *vma); |
42dcedd4 | 2631 | |
1ec9e26d DV |
2632 | #define PIN_MAPPABLE 0x1 |
2633 | #define PIN_NONBLOCK 0x2 | |
bf3d149b | 2634 | #define PIN_GLOBAL 0x4 |
d23db88c CW |
2635 | #define PIN_OFFSET_BIAS 0x8 |
2636 | #define PIN_OFFSET_MASK (~4095) | |
ec7adb6e JL |
2637 | int __must_check |
2638 | i915_gem_object_pin(struct drm_i915_gem_object *obj, | |
2639 | struct i915_address_space *vm, | |
2640 | uint32_t alignment, | |
2641 | uint64_t flags); | |
2642 | int __must_check | |
2643 | i915_gem_object_ggtt_pin(struct drm_i915_gem_object *obj, | |
2644 | const struct i915_ggtt_view *view, | |
2645 | uint32_t alignment, | |
2646 | uint64_t flags); | |
fe14d5f4 TU |
2647 | |
2648 | int i915_vma_bind(struct i915_vma *vma, enum i915_cache_level cache_level, | |
2649 | u32 flags); | |
07fe0b12 | 2650 | int __must_check i915_vma_unbind(struct i915_vma *vma); |
dd624afd | 2651 | int i915_gem_object_put_pages(struct drm_i915_gem_object *obj); |
48018a57 | 2652 | void i915_gem_release_all_mmaps(struct drm_i915_private *dev_priv); |
05394f39 | 2653 | void i915_gem_release_mmap(struct drm_i915_gem_object *obj); |
f787a5f5 | 2654 | |
4c914c0c BV |
2655 | int i915_gem_obj_prepare_shmem_read(struct drm_i915_gem_object *obj, |
2656 | int *needs_clflush); | |
2657 | ||
37e680a1 | 2658 | int __must_check i915_gem_object_get_pages(struct drm_i915_gem_object *obj); |
9da3da66 CW |
2659 | static inline struct page *i915_gem_object_get_page(struct drm_i915_gem_object *obj, int n) |
2660 | { | |
67d5a50c ID |
2661 | struct sg_page_iter sg_iter; |
2662 | ||
2663 | for_each_sg_page(obj->pages->sgl, &sg_iter, obj->pages->nents, n) | |
2db76d7c | 2664 | return sg_page_iter_page(&sg_iter); |
67d5a50c ID |
2665 | |
2666 | return NULL; | |
9da3da66 | 2667 | } |
a5570178 CW |
2668 | static inline void i915_gem_object_pin_pages(struct drm_i915_gem_object *obj) |
2669 | { | |
2670 | BUG_ON(obj->pages == NULL); | |
2671 | obj->pages_pin_count++; | |
2672 | } | |
2673 | static inline void i915_gem_object_unpin_pages(struct drm_i915_gem_object *obj) | |
2674 | { | |
2675 | BUG_ON(obj->pages_pin_count == 0); | |
2676 | obj->pages_pin_count--; | |
2677 | } | |
2678 | ||
54cf91dc | 2679 | int __must_check i915_mutex_lock_interruptible(struct drm_device *dev); |
2911a35b | 2680 | int i915_gem_object_sync(struct drm_i915_gem_object *obj, |
a4872ba6 | 2681 | struct intel_engine_cs *to); |
e2d05a8b | 2682 | void i915_vma_move_to_active(struct i915_vma *vma, |
a4872ba6 | 2683 | struct intel_engine_cs *ring); |
ff72145b DA |
2684 | int i915_gem_dumb_create(struct drm_file *file_priv, |
2685 | struct drm_device *dev, | |
2686 | struct drm_mode_create_dumb *args); | |
da6b51d0 DA |
2687 | int i915_gem_mmap_gtt(struct drm_file *file_priv, struct drm_device *dev, |
2688 | uint32_t handle, uint64_t *offset); | |
f787a5f5 CW |
2689 | /** |
2690 | * Returns true if seq1 is later than seq2. | |
2691 | */ | |
2692 | static inline bool | |
2693 | i915_seqno_passed(uint32_t seq1, uint32_t seq2) | |
2694 | { | |
2695 | return (int32_t)(seq1 - seq2) >= 0; | |
2696 | } | |
2697 | ||
1b5a433a JH |
2698 | static inline bool i915_gem_request_completed(struct drm_i915_gem_request *req, |
2699 | bool lazy_coherency) | |
2700 | { | |
2701 | u32 seqno; | |
2702 | ||
2703 | BUG_ON(req == NULL); | |
2704 | ||
2705 | seqno = req->ring->get_seqno(req->ring, lazy_coherency); | |
2706 | ||
2707 | return i915_seqno_passed(seqno, req->seqno); | |
2708 | } | |
2709 | ||
fca26bb4 MK |
2710 | int __must_check i915_gem_get_seqno(struct drm_device *dev, u32 *seqno); |
2711 | int __must_check i915_gem_set_seqno(struct drm_device *dev, u32 seqno); | |
06d98131 | 2712 | int __must_check i915_gem_object_get_fence(struct drm_i915_gem_object *obj); |
d9e86c0e | 2713 | int __must_check i915_gem_object_put_fence(struct drm_i915_gem_object *obj); |
2021746e | 2714 | |
d8ffa60b DV |
2715 | bool i915_gem_object_pin_fence(struct drm_i915_gem_object *obj); |
2716 | void i915_gem_object_unpin_fence(struct drm_i915_gem_object *obj); | |
1690e1eb | 2717 | |
8d9fc7fd | 2718 | struct drm_i915_gem_request * |
a4872ba6 | 2719 | i915_gem_find_active_request(struct intel_engine_cs *ring); |
8d9fc7fd | 2720 | |
b29c19b6 | 2721 | bool i915_gem_retire_requests(struct drm_device *dev); |
a4872ba6 | 2722 | void i915_gem_retire_requests_ring(struct intel_engine_cs *ring); |
33196ded | 2723 | int __must_check i915_gem_check_wedge(struct i915_gpu_error *error, |
d6b2c790 | 2724 | bool interruptible); |
b6660d59 | 2725 | int __must_check i915_gem_check_olr(struct drm_i915_gem_request *req); |
84c33a64 | 2726 | |
1f83fee0 DV |
2727 | static inline bool i915_reset_in_progress(struct i915_gpu_error *error) |
2728 | { | |
2729 | return unlikely(atomic_read(&error->reset_counter) | |
2ac0f450 | 2730 | & (I915_RESET_IN_PROGRESS_FLAG | I915_WEDGED)); |
1f83fee0 DV |
2731 | } |
2732 | ||
2733 | static inline bool i915_terminally_wedged(struct i915_gpu_error *error) | |
2734 | { | |
2ac0f450 MK |
2735 | return atomic_read(&error->reset_counter) & I915_WEDGED; |
2736 | } | |
2737 | ||
2738 | static inline u32 i915_reset_count(struct i915_gpu_error *error) | |
2739 | { | |
2740 | return ((atomic_read(&error->reset_counter) & ~I915_WEDGED) + 1) / 2; | |
1f83fee0 | 2741 | } |
a71d8d94 | 2742 | |
88b4aa87 MK |
2743 | static inline bool i915_stop_ring_allow_ban(struct drm_i915_private *dev_priv) |
2744 | { | |
2745 | return dev_priv->gpu_error.stop_rings == 0 || | |
2746 | dev_priv->gpu_error.stop_rings & I915_STOP_RING_ALLOW_BAN; | |
2747 | } | |
2748 | ||
2749 | static inline bool i915_stop_ring_allow_warn(struct drm_i915_private *dev_priv) | |
2750 | { | |
2751 | return dev_priv->gpu_error.stop_rings == 0 || | |
2752 | dev_priv->gpu_error.stop_rings & I915_STOP_RING_ALLOW_WARN; | |
2753 | } | |
2754 | ||
069efc1d | 2755 | void i915_gem_reset(struct drm_device *dev); |
000433b6 | 2756 | bool i915_gem_clflush_object(struct drm_i915_gem_object *obj, bool force); |
a8198eea | 2757 | int __must_check i915_gem_object_finish_gpu(struct drm_i915_gem_object *obj); |
1070a42b | 2758 | int __must_check i915_gem_init(struct drm_device *dev); |
a83014d3 | 2759 | int i915_gem_init_rings(struct drm_device *dev); |
f691e2f4 | 2760 | int __must_check i915_gem_init_hw(struct drm_device *dev); |
a4872ba6 | 2761 | int i915_gem_l3_remap(struct intel_engine_cs *ring, int slice); |
f691e2f4 | 2762 | void i915_gem_init_swizzling(struct drm_device *dev); |
79e53945 | 2763 | void i915_gem_cleanup_ringbuffer(struct drm_device *dev); |
b2da9fe5 | 2764 | int __must_check i915_gpu_idle(struct drm_device *dev); |
45c5f202 | 2765 | int __must_check i915_gem_suspend(struct drm_device *dev); |
a4872ba6 | 2766 | int __i915_add_request(struct intel_engine_cs *ring, |
0025c077 | 2767 | struct drm_file *file, |
9400ae5c JH |
2768 | struct drm_i915_gem_object *batch_obj); |
2769 | #define i915_add_request(ring) \ | |
2770 | __i915_add_request(ring, NULL, NULL) | |
9c654818 | 2771 | int __i915_wait_request(struct drm_i915_gem_request *req, |
16e9a21f ACO |
2772 | unsigned reset_counter, |
2773 | bool interruptible, | |
2774 | s64 *timeout, | |
2775 | struct drm_i915_file_private *file_priv); | |
a4b3a571 | 2776 | int __must_check i915_wait_request(struct drm_i915_gem_request *req); |
de151cf6 | 2777 | int i915_gem_fault(struct vm_area_struct *vma, struct vm_fault *vmf); |
2021746e CW |
2778 | int __must_check |
2779 | i915_gem_object_set_to_gtt_domain(struct drm_i915_gem_object *obj, | |
2780 | bool write); | |
2781 | int __must_check | |
dabdfe02 CW |
2782 | i915_gem_object_set_to_cpu_domain(struct drm_i915_gem_object *obj, bool write); |
2783 | int __must_check | |
2da3b9b9 CW |
2784 | i915_gem_object_pin_to_display_plane(struct drm_i915_gem_object *obj, |
2785 | u32 alignment, | |
e6617330 TU |
2786 | struct intel_engine_cs *pipelined, |
2787 | const struct i915_ggtt_view *view); | |
2788 | void i915_gem_object_unpin_from_display_plane(struct drm_i915_gem_object *obj, | |
2789 | const struct i915_ggtt_view *view); | |
00731155 | 2790 | int i915_gem_object_attach_phys(struct drm_i915_gem_object *obj, |
6eeefaf3 | 2791 | int align); |
b29c19b6 | 2792 | int i915_gem_open(struct drm_device *dev, struct drm_file *file); |
05394f39 | 2793 | void i915_gem_release(struct drm_device *dev, struct drm_file *file); |
673a394b | 2794 | |
0fa87796 ID |
2795 | uint32_t |
2796 | i915_gem_get_gtt_size(struct drm_device *dev, uint32_t size, int tiling_mode); | |
467cffba | 2797 | uint32_t |
d865110c ID |
2798 | i915_gem_get_gtt_alignment(struct drm_device *dev, uint32_t size, |
2799 | int tiling_mode, bool fenced); | |
467cffba | 2800 | |
e4ffd173 CW |
2801 | int i915_gem_object_set_cache_level(struct drm_i915_gem_object *obj, |
2802 | enum i915_cache_level cache_level); | |
2803 | ||
1286ff73 DV |
2804 | struct drm_gem_object *i915_gem_prime_import(struct drm_device *dev, |
2805 | struct dma_buf *dma_buf); | |
2806 | ||
2807 | struct dma_buf *i915_gem_prime_export(struct drm_device *dev, | |
2808 | struct drm_gem_object *gem_obj, int flags); | |
2809 | ||
19b2dbde CW |
2810 | void i915_gem_restore_fences(struct drm_device *dev); |
2811 | ||
ec7adb6e JL |
2812 | unsigned long |
2813 | i915_gem_obj_ggtt_offset_view(struct drm_i915_gem_object *o, | |
9abc4648 | 2814 | const struct i915_ggtt_view *view); |
ec7adb6e JL |
2815 | unsigned long |
2816 | i915_gem_obj_offset(struct drm_i915_gem_object *o, | |
2817 | struct i915_address_space *vm); | |
2818 | static inline unsigned long | |
2819 | i915_gem_obj_ggtt_offset(struct drm_i915_gem_object *o) | |
fe14d5f4 | 2820 | { |
9abc4648 | 2821 | return i915_gem_obj_ggtt_offset_view(o, &i915_ggtt_view_normal); |
fe14d5f4 | 2822 | } |
ec7adb6e | 2823 | |
a70a3148 | 2824 | bool i915_gem_obj_bound_any(struct drm_i915_gem_object *o); |
ec7adb6e | 2825 | bool i915_gem_obj_ggtt_bound_view(struct drm_i915_gem_object *o, |
9abc4648 | 2826 | const struct i915_ggtt_view *view); |
a70a3148 | 2827 | bool i915_gem_obj_bound(struct drm_i915_gem_object *o, |
ec7adb6e | 2828 | struct i915_address_space *vm); |
fe14d5f4 | 2829 | |
a70a3148 BW |
2830 | unsigned long i915_gem_obj_size(struct drm_i915_gem_object *o, |
2831 | struct i915_address_space *vm); | |
fe14d5f4 | 2832 | struct i915_vma * |
ec7adb6e JL |
2833 | i915_gem_obj_to_vma(struct drm_i915_gem_object *obj, |
2834 | struct i915_address_space *vm); | |
2835 | struct i915_vma * | |
2836 | i915_gem_obj_to_ggtt_view(struct drm_i915_gem_object *obj, | |
2837 | const struct i915_ggtt_view *view); | |
fe14d5f4 | 2838 | |
accfef2e BW |
2839 | struct i915_vma * |
2840 | i915_gem_obj_lookup_or_create_vma(struct drm_i915_gem_object *obj, | |
ec7adb6e JL |
2841 | struct i915_address_space *vm); |
2842 | struct i915_vma * | |
2843 | i915_gem_obj_lookup_or_create_ggtt_vma(struct drm_i915_gem_object *obj, | |
2844 | const struct i915_ggtt_view *view); | |
5c2abbea | 2845 | |
ec7adb6e JL |
2846 | static inline struct i915_vma * |
2847 | i915_gem_obj_to_ggtt(struct drm_i915_gem_object *obj) | |
2848 | { | |
2849 | return i915_gem_obj_to_ggtt_view(obj, &i915_ggtt_view_normal); | |
d7f46fc4 | 2850 | } |
ec7adb6e | 2851 | bool i915_gem_obj_is_pinned(struct drm_i915_gem_object *obj); |
5c2abbea | 2852 | |
a70a3148 | 2853 | /* Some GGTT VM helpers */ |
5dc383b0 | 2854 | #define i915_obj_to_ggtt(obj) \ |
a70a3148 BW |
2855 | (&((struct drm_i915_private *)(obj)->base.dev->dev_private)->gtt.base) |
2856 | static inline bool i915_is_ggtt(struct i915_address_space *vm) | |
2857 | { | |
2858 | struct i915_address_space *ggtt = | |
2859 | &((struct drm_i915_private *)(vm)->dev->dev_private)->gtt.base; | |
2860 | return vm == ggtt; | |
2861 | } | |
2862 | ||
841cd773 DV |
2863 | static inline struct i915_hw_ppgtt * |
2864 | i915_vm_to_ppgtt(struct i915_address_space *vm) | |
2865 | { | |
2866 | WARN_ON(i915_is_ggtt(vm)); | |
2867 | ||
2868 | return container_of(vm, struct i915_hw_ppgtt, base); | |
2869 | } | |
2870 | ||
2871 | ||
a70a3148 BW |
2872 | static inline bool i915_gem_obj_ggtt_bound(struct drm_i915_gem_object *obj) |
2873 | { | |
9abc4648 | 2874 | return i915_gem_obj_ggtt_bound_view(obj, &i915_ggtt_view_normal); |
a70a3148 BW |
2875 | } |
2876 | ||
2877 | static inline unsigned long | |
2878 | i915_gem_obj_ggtt_size(struct drm_i915_gem_object *obj) | |
2879 | { | |
5dc383b0 | 2880 | return i915_gem_obj_size(obj, i915_obj_to_ggtt(obj)); |
a70a3148 | 2881 | } |
c37e2204 BW |
2882 | |
2883 | static inline int __must_check | |
2884 | i915_gem_obj_ggtt_pin(struct drm_i915_gem_object *obj, | |
2885 | uint32_t alignment, | |
1ec9e26d | 2886 | unsigned flags) |
c37e2204 | 2887 | { |
5dc383b0 DV |
2888 | return i915_gem_object_pin(obj, i915_obj_to_ggtt(obj), |
2889 | alignment, flags | PIN_GLOBAL); | |
c37e2204 | 2890 | } |
a70a3148 | 2891 | |
b287110e DV |
2892 | static inline int |
2893 | i915_gem_object_ggtt_unbind(struct drm_i915_gem_object *obj) | |
2894 | { | |
2895 | return i915_vma_unbind(i915_gem_obj_to_ggtt(obj)); | |
2896 | } | |
2897 | ||
e6617330 TU |
2898 | void i915_gem_object_ggtt_unpin_view(struct drm_i915_gem_object *obj, |
2899 | const struct i915_ggtt_view *view); | |
2900 | static inline void | |
2901 | i915_gem_object_ggtt_unpin(struct drm_i915_gem_object *obj) | |
2902 | { | |
2903 | i915_gem_object_ggtt_unpin_view(obj, &i915_ggtt_view_normal); | |
2904 | } | |
b287110e | 2905 | |
254f965c | 2906 | /* i915_gem_context.c */ |
8245be31 | 2907 | int __must_check i915_gem_context_init(struct drm_device *dev); |
254f965c | 2908 | void i915_gem_context_fini(struct drm_device *dev); |
acce9ffa | 2909 | void i915_gem_context_reset(struct drm_device *dev); |
e422b888 | 2910 | int i915_gem_context_open(struct drm_device *dev, struct drm_file *file); |
2fa48d8d | 2911 | int i915_gem_context_enable(struct drm_i915_private *dev_priv); |
254f965c | 2912 | void i915_gem_context_close(struct drm_device *dev, struct drm_file *file); |
a4872ba6 | 2913 | int i915_switch_context(struct intel_engine_cs *ring, |
273497e5 OM |
2914 | struct intel_context *to); |
2915 | struct intel_context * | |
41bde553 | 2916 | i915_gem_context_get(struct drm_i915_file_private *file_priv, u32 id); |
dce3271b | 2917 | void i915_gem_context_free(struct kref *ctx_ref); |
8c857917 OM |
2918 | struct drm_i915_gem_object * |
2919 | i915_gem_alloc_context_obj(struct drm_device *dev, size_t size); | |
273497e5 | 2920 | static inline void i915_gem_context_reference(struct intel_context *ctx) |
dce3271b | 2921 | { |
691e6415 | 2922 | kref_get(&ctx->ref); |
dce3271b MK |
2923 | } |
2924 | ||
273497e5 | 2925 | static inline void i915_gem_context_unreference(struct intel_context *ctx) |
dce3271b | 2926 | { |
691e6415 | 2927 | kref_put(&ctx->ref, i915_gem_context_free); |
dce3271b MK |
2928 | } |
2929 | ||
273497e5 | 2930 | static inline bool i915_gem_context_is_default(const struct intel_context *c) |
3fac8978 | 2931 | { |
821d66dd | 2932 | return c->user_handle == DEFAULT_CONTEXT_HANDLE; |
3fac8978 MK |
2933 | } |
2934 | ||
84624813 BW |
2935 | int i915_gem_context_create_ioctl(struct drm_device *dev, void *data, |
2936 | struct drm_file *file); | |
2937 | int i915_gem_context_destroy_ioctl(struct drm_device *dev, void *data, | |
2938 | struct drm_file *file); | |
c9dc0f35 CW |
2939 | int i915_gem_context_getparam_ioctl(struct drm_device *dev, void *data, |
2940 | struct drm_file *file_priv); | |
2941 | int i915_gem_context_setparam_ioctl(struct drm_device *dev, void *data, | |
2942 | struct drm_file *file_priv); | |
1286ff73 | 2943 | |
679845ed BW |
2944 | /* i915_gem_evict.c */ |
2945 | int __must_check i915_gem_evict_something(struct drm_device *dev, | |
2946 | struct i915_address_space *vm, | |
2947 | int min_size, | |
2948 | unsigned alignment, | |
2949 | unsigned cache_level, | |
d23db88c CW |
2950 | unsigned long start, |
2951 | unsigned long end, | |
1ec9e26d | 2952 | unsigned flags); |
679845ed BW |
2953 | int i915_gem_evict_vm(struct i915_address_space *vm, bool do_idle); |
2954 | int i915_gem_evict_everything(struct drm_device *dev); | |
1d2a314c | 2955 | |
0260c420 | 2956 | /* belongs in i915_gem_gtt.h */ |
d09105c6 | 2957 | static inline void i915_gem_chipset_flush(struct drm_device *dev) |
e76e9aeb BW |
2958 | { |
2959 | if (INTEL_INFO(dev)->gen < 6) | |
2960 | intel_gtt_chipset_flush(); | |
2961 | } | |
246cbfb5 | 2962 | |
9797fbfb CW |
2963 | /* i915_gem_stolen.c */ |
2964 | int i915_gem_init_stolen(struct drm_device *dev); | |
5e59f717 | 2965 | int i915_gem_stolen_setup_compression(struct drm_device *dev, int size, int fb_cpp); |
11be49eb | 2966 | void i915_gem_stolen_cleanup_compression(struct drm_device *dev); |
9797fbfb | 2967 | void i915_gem_cleanup_stolen(struct drm_device *dev); |
0104fdbb CW |
2968 | struct drm_i915_gem_object * |
2969 | i915_gem_object_create_stolen(struct drm_device *dev, u32 size); | |
866d12b4 CW |
2970 | struct drm_i915_gem_object * |
2971 | i915_gem_object_create_stolen_for_preallocated(struct drm_device *dev, | |
2972 | u32 stolen_offset, | |
2973 | u32 gtt_offset, | |
2974 | u32 size); | |
9797fbfb | 2975 | |
be6a0376 DV |
2976 | /* i915_gem_shrinker.c */ |
2977 | unsigned long i915_gem_shrink(struct drm_i915_private *dev_priv, | |
2978 | long target, | |
2979 | unsigned flags); | |
2980 | #define I915_SHRINK_PURGEABLE 0x1 | |
2981 | #define I915_SHRINK_UNBOUND 0x2 | |
2982 | #define I915_SHRINK_BOUND 0x4 | |
2983 | unsigned long i915_gem_shrink_all(struct drm_i915_private *dev_priv); | |
2984 | void i915_gem_shrinker_init(struct drm_i915_private *dev_priv); | |
2985 | ||
2986 | ||
673a394b | 2987 | /* i915_gem_tiling.c */ |
2c1792a1 | 2988 | static inline bool i915_gem_object_needs_bit17_swizzle(struct drm_i915_gem_object *obj) |
e9b73c67 | 2989 | { |
50227e1c | 2990 | struct drm_i915_private *dev_priv = obj->base.dev->dev_private; |
e9b73c67 CW |
2991 | |
2992 | return dev_priv->mm.bit_6_swizzle_x == I915_BIT_6_SWIZZLE_9_10_17 && | |
2993 | obj->tiling_mode != I915_TILING_NONE; | |
2994 | } | |
2995 | ||
673a394b | 2996 | void i915_gem_detect_bit_6_swizzle(struct drm_device *dev); |
05394f39 CW |
2997 | void i915_gem_object_do_bit_17_swizzle(struct drm_i915_gem_object *obj); |
2998 | void i915_gem_object_save_bit_17_swizzle(struct drm_i915_gem_object *obj); | |
673a394b EA |
2999 | |
3000 | /* i915_gem_debug.c */ | |
23bc5982 CW |
3001 | #if WATCH_LISTS |
3002 | int i915_verify_lists(struct drm_device *dev); | |
673a394b | 3003 | #else |
23bc5982 | 3004 | #define i915_verify_lists(dev) 0 |
673a394b | 3005 | #endif |
1da177e4 | 3006 | |
2017263e | 3007 | /* i915_debugfs.c */ |
27c202ad BG |
3008 | int i915_debugfs_init(struct drm_minor *minor); |
3009 | void i915_debugfs_cleanup(struct drm_minor *minor); | |
f8c168fa | 3010 | #ifdef CONFIG_DEBUG_FS |
07144428 DL |
3011 | void intel_display_crc_init(struct drm_device *dev); |
3012 | #else | |
f8c168fa | 3013 | static inline void intel_display_crc_init(struct drm_device *dev) {} |
07144428 | 3014 | #endif |
84734a04 MK |
3015 | |
3016 | /* i915_gpu_error.c */ | |
edc3d884 MK |
3017 | __printf(2, 3) |
3018 | void i915_error_printf(struct drm_i915_error_state_buf *e, const char *f, ...); | |
fc16b48b MK |
3019 | int i915_error_state_to_str(struct drm_i915_error_state_buf *estr, |
3020 | const struct i915_error_state_file_priv *error); | |
4dc955f7 | 3021 | int i915_error_state_buf_init(struct drm_i915_error_state_buf *eb, |
0a4cd7c8 | 3022 | struct drm_i915_private *i915, |
4dc955f7 MK |
3023 | size_t count, loff_t pos); |
3024 | static inline void i915_error_state_buf_release( | |
3025 | struct drm_i915_error_state_buf *eb) | |
3026 | { | |
3027 | kfree(eb->buf); | |
3028 | } | |
58174462 MK |
3029 | void i915_capture_error_state(struct drm_device *dev, bool wedge, |
3030 | const char *error_msg); | |
84734a04 MK |
3031 | void i915_error_state_get(struct drm_device *dev, |
3032 | struct i915_error_state_file_priv *error_priv); | |
3033 | void i915_error_state_put(struct i915_error_state_file_priv *error_priv); | |
3034 | void i915_destroy_error_state(struct drm_device *dev); | |
3035 | ||
3036 | void i915_get_extra_instdone(struct drm_device *dev, uint32_t *instdone); | |
0a4cd7c8 | 3037 | const char *i915_cache_level_str(struct drm_i915_private *i915, int type); |
2017263e | 3038 | |
493018dc BV |
3039 | /* i915_gem_batch_pool.c */ |
3040 | void i915_gem_batch_pool_init(struct drm_device *dev, | |
3041 | struct i915_gem_batch_pool *pool); | |
3042 | void i915_gem_batch_pool_fini(struct i915_gem_batch_pool *pool); | |
3043 | struct drm_i915_gem_object* | |
3044 | i915_gem_batch_pool_get(struct i915_gem_batch_pool *pool, size_t size); | |
3045 | ||
351e3db2 | 3046 | /* i915_cmd_parser.c */ |
d728c8ef | 3047 | int i915_cmd_parser_get_version(void); |
a4872ba6 OM |
3048 | int i915_cmd_parser_init_ring(struct intel_engine_cs *ring); |
3049 | void i915_cmd_parser_fini_ring(struct intel_engine_cs *ring); | |
3050 | bool i915_needs_cmd_parser(struct intel_engine_cs *ring); | |
3051 | int i915_parse_cmds(struct intel_engine_cs *ring, | |
351e3db2 | 3052 | struct drm_i915_gem_object *batch_obj, |
78a42377 | 3053 | struct drm_i915_gem_object *shadow_batch_obj, |
351e3db2 | 3054 | u32 batch_start_offset, |
b9ffd80e | 3055 | u32 batch_len, |
351e3db2 BV |
3056 | bool is_master); |
3057 | ||
317c35d1 JB |
3058 | /* i915_suspend.c */ |
3059 | extern int i915_save_state(struct drm_device *dev); | |
3060 | extern int i915_restore_state(struct drm_device *dev); | |
0a3e67a4 | 3061 | |
0136db58 BW |
3062 | /* i915_sysfs.c */ |
3063 | void i915_setup_sysfs(struct drm_device *dev_priv); | |
3064 | void i915_teardown_sysfs(struct drm_device *dev_priv); | |
3065 | ||
f899fc64 CW |
3066 | /* intel_i2c.c */ |
3067 | extern int intel_setup_gmbus(struct drm_device *dev); | |
3068 | extern void intel_teardown_gmbus(struct drm_device *dev); | |
88ac7939 JN |
3069 | extern bool intel_gmbus_is_valid_pin(struct drm_i915_private *dev_priv, |
3070 | unsigned int pin); | |
3bd7d909 | 3071 | |
0184df46 JN |
3072 | extern struct i2c_adapter * |
3073 | intel_gmbus_get_adapter(struct drm_i915_private *dev_priv, unsigned int pin); | |
e957d772 CW |
3074 | extern void intel_gmbus_set_speed(struct i2c_adapter *adapter, int speed); |
3075 | extern void intel_gmbus_force_bit(struct i2c_adapter *adapter, bool force_bit); | |
8f375e10 | 3076 | static inline bool intel_gmbus_is_forced_bit(struct i2c_adapter *adapter) |
b8232e90 CW |
3077 | { |
3078 | return container_of(adapter, struct intel_gmbus, adapter)->force_bit; | |
3079 | } | |
f899fc64 CW |
3080 | extern void intel_i2c_reset(struct drm_device *dev); |
3081 | ||
3b617967 | 3082 | /* intel_opregion.c */ |
44834a67 | 3083 | #ifdef CONFIG_ACPI |
27d50c82 | 3084 | extern int intel_opregion_setup(struct drm_device *dev); |
44834a67 CW |
3085 | extern void intel_opregion_init(struct drm_device *dev); |
3086 | extern void intel_opregion_fini(struct drm_device *dev); | |
3b617967 | 3087 | extern void intel_opregion_asle_intr(struct drm_device *dev); |
9c4b0a68 JN |
3088 | extern int intel_opregion_notify_encoder(struct intel_encoder *intel_encoder, |
3089 | bool enable); | |
ecbc5cf3 JN |
3090 | extern int intel_opregion_notify_adapter(struct drm_device *dev, |
3091 | pci_power_t state); | |
65e082c9 | 3092 | #else |
27d50c82 | 3093 | static inline int intel_opregion_setup(struct drm_device *dev) { return 0; } |
44834a67 CW |
3094 | static inline void intel_opregion_init(struct drm_device *dev) { return; } |
3095 | static inline void intel_opregion_fini(struct drm_device *dev) { return; } | |
3b617967 | 3096 | static inline void intel_opregion_asle_intr(struct drm_device *dev) { return; } |
9c4b0a68 JN |
3097 | static inline int |
3098 | intel_opregion_notify_encoder(struct intel_encoder *intel_encoder, bool enable) | |
3099 | { | |
3100 | return 0; | |
3101 | } | |
ecbc5cf3 JN |
3102 | static inline int |
3103 | intel_opregion_notify_adapter(struct drm_device *dev, pci_power_t state) | |
3104 | { | |
3105 | return 0; | |
3106 | } | |
65e082c9 | 3107 | #endif |
8ee1c3db | 3108 | |
723bfd70 JB |
3109 | /* intel_acpi.c */ |
3110 | #ifdef CONFIG_ACPI | |
3111 | extern void intel_register_dsm_handler(void); | |
3112 | extern void intel_unregister_dsm_handler(void); | |
3113 | #else | |
3114 | static inline void intel_register_dsm_handler(void) { return; } | |
3115 | static inline void intel_unregister_dsm_handler(void) { return; } | |
3116 | #endif /* CONFIG_ACPI */ | |
3117 | ||
79e53945 | 3118 | /* modesetting */ |
f817586c | 3119 | extern void intel_modeset_init_hw(struct drm_device *dev); |
79e53945 | 3120 | extern void intel_modeset_init(struct drm_device *dev); |
2c7111db | 3121 | extern void intel_modeset_gem_init(struct drm_device *dev); |
79e53945 | 3122 | extern void intel_modeset_cleanup(struct drm_device *dev); |
4932e2c3 | 3123 | extern void intel_connector_unregister(struct intel_connector *); |
28d52043 | 3124 | extern int intel_modeset_vga_set_state(struct drm_device *dev, bool state); |
45e2b5f6 DV |
3125 | extern void intel_modeset_setup_hw_state(struct drm_device *dev, |
3126 | bool force_restore); | |
44cec740 | 3127 | extern void i915_redisable_vga(struct drm_device *dev); |
04098753 | 3128 | extern void i915_redisable_vga_power_on(struct drm_device *dev); |
7648fa99 | 3129 | extern bool ironlake_set_drps(struct drm_device *dev, u8 val); |
dde86e2d | 3130 | extern void intel_init_pch_refclk(struct drm_device *dev); |
ffe02b40 | 3131 | extern void intel_set_rps(struct drm_device *dev, u8 val); |
5209b1f4 ID |
3132 | extern void intel_set_memory_cxsr(struct drm_i915_private *dev_priv, |
3133 | bool enable); | |
0206e353 AJ |
3134 | extern void intel_detect_pch(struct drm_device *dev); |
3135 | extern int intel_trans_dp_port_sel(struct drm_crtc *crtc); | |
0136db58 | 3136 | extern int intel_enable_rc6(const struct drm_device *dev); |
3bad0781 | 3137 | |
2911a35b | 3138 | extern bool i915_semaphore_is_enabled(struct drm_device *dev); |
c0c7babc BW |
3139 | int i915_reg_read_ioctl(struct drm_device *dev, void *data, |
3140 | struct drm_file *file); | |
b6359918 MK |
3141 | int i915_get_reset_stats_ioctl(struct drm_device *dev, void *data, |
3142 | struct drm_file *file); | |
575155a9 | 3143 | |
6ef3d427 CW |
3144 | /* overlay */ |
3145 | extern struct intel_overlay_error_state *intel_overlay_capture_error_state(struct drm_device *dev); | |
edc3d884 MK |
3146 | extern void intel_overlay_print_error_state(struct drm_i915_error_state_buf *e, |
3147 | struct intel_overlay_error_state *error); | |
c4a1d9e4 CW |
3148 | |
3149 | extern struct intel_display_error_state *intel_display_capture_error_state(struct drm_device *dev); | |
edc3d884 | 3150 | extern void intel_display_print_error_state(struct drm_i915_error_state_buf *e, |
c4a1d9e4 CW |
3151 | struct drm_device *dev, |
3152 | struct intel_display_error_state *error); | |
6ef3d427 | 3153 | |
151a49d0 TR |
3154 | int sandybridge_pcode_read(struct drm_i915_private *dev_priv, u32 mbox, u32 *val); |
3155 | int sandybridge_pcode_write(struct drm_i915_private *dev_priv, u32 mbox, u32 val); | |
59de0813 JN |
3156 | |
3157 | /* intel_sideband.c */ | |
707b6e3d D |
3158 | u32 vlv_punit_read(struct drm_i915_private *dev_priv, u32 addr); |
3159 | void vlv_punit_write(struct drm_i915_private *dev_priv, u32 addr, u32 val); | |
64936258 | 3160 | u32 vlv_nc_read(struct drm_i915_private *dev_priv, u8 addr); |
e9f882a3 JN |
3161 | u32 vlv_gpio_nc_read(struct drm_i915_private *dev_priv, u32 reg); |
3162 | void vlv_gpio_nc_write(struct drm_i915_private *dev_priv, u32 reg, u32 val); | |
3163 | u32 vlv_cck_read(struct drm_i915_private *dev_priv, u32 reg); | |
3164 | void vlv_cck_write(struct drm_i915_private *dev_priv, u32 reg, u32 val); | |
3165 | u32 vlv_ccu_read(struct drm_i915_private *dev_priv, u32 reg); | |
3166 | void vlv_ccu_write(struct drm_i915_private *dev_priv, u32 reg, u32 val); | |
f3419158 JB |
3167 | u32 vlv_bunit_read(struct drm_i915_private *dev_priv, u32 reg); |
3168 | void vlv_bunit_write(struct drm_i915_private *dev_priv, u32 reg, u32 val); | |
e9f882a3 JN |
3169 | u32 vlv_gps_core_read(struct drm_i915_private *dev_priv, u32 reg); |
3170 | void vlv_gps_core_write(struct drm_i915_private *dev_priv, u32 reg, u32 val); | |
5e69f97f CML |
3171 | u32 vlv_dpio_read(struct drm_i915_private *dev_priv, enum pipe pipe, int reg); |
3172 | void vlv_dpio_write(struct drm_i915_private *dev_priv, enum pipe pipe, int reg, u32 val); | |
59de0813 JN |
3173 | u32 intel_sbi_read(struct drm_i915_private *dev_priv, u16 reg, |
3174 | enum intel_sbi_destination destination); | |
3175 | void intel_sbi_write(struct drm_i915_private *dev_priv, u16 reg, u32 value, | |
3176 | enum intel_sbi_destination destination); | |
e9fe51c6 SK |
3177 | u32 vlv_flisdsi_read(struct drm_i915_private *dev_priv, u32 reg); |
3178 | void vlv_flisdsi_write(struct drm_i915_private *dev_priv, u32 reg, u32 val); | |
0a073b84 | 3179 | |
616bc820 VS |
3180 | int intel_gpu_freq(struct drm_i915_private *dev_priv, int val); |
3181 | int intel_freq_opcode(struct drm_i915_private *dev_priv, int val); | |
c8d9a590 | 3182 | |
0b274481 BW |
3183 | #define I915_READ8(reg) dev_priv->uncore.funcs.mmio_readb(dev_priv, (reg), true) |
3184 | #define I915_WRITE8(reg, val) dev_priv->uncore.funcs.mmio_writeb(dev_priv, (reg), (val), true) | |
3185 | ||
3186 | #define I915_READ16(reg) dev_priv->uncore.funcs.mmio_readw(dev_priv, (reg), true) | |
3187 | #define I915_WRITE16(reg, val) dev_priv->uncore.funcs.mmio_writew(dev_priv, (reg), (val), true) | |
3188 | #define I915_READ16_NOTRACE(reg) dev_priv->uncore.funcs.mmio_readw(dev_priv, (reg), false) | |
3189 | #define I915_WRITE16_NOTRACE(reg, val) dev_priv->uncore.funcs.mmio_writew(dev_priv, (reg), (val), false) | |
3190 | ||
3191 | #define I915_READ(reg) dev_priv->uncore.funcs.mmio_readl(dev_priv, (reg), true) | |
3192 | #define I915_WRITE(reg, val) dev_priv->uncore.funcs.mmio_writel(dev_priv, (reg), (val), true) | |
3193 | #define I915_READ_NOTRACE(reg) dev_priv->uncore.funcs.mmio_readl(dev_priv, (reg), false) | |
3194 | #define I915_WRITE_NOTRACE(reg, val) dev_priv->uncore.funcs.mmio_writel(dev_priv, (reg), (val), false) | |
3195 | ||
698b3135 CW |
3196 | /* Be very careful with read/write 64-bit values. On 32-bit machines, they |
3197 | * will be implemented using 2 32-bit writes in an arbitrary order with | |
3198 | * an arbitrary delay between them. This can cause the hardware to | |
3199 | * act upon the intermediate value, possibly leading to corruption and | |
3200 | * machine death. You have been warned. | |
3201 | */ | |
0b274481 BW |
3202 | #define I915_WRITE64(reg, val) dev_priv->uncore.funcs.mmio_writeq(dev_priv, (reg), (val), true) |
3203 | #define I915_READ64(reg) dev_priv->uncore.funcs.mmio_readq(dev_priv, (reg), true) | |
cae5852d | 3204 | |
50877445 CW |
3205 | #define I915_READ64_2x32(lower_reg, upper_reg) ({ \ |
3206 | u32 upper = I915_READ(upper_reg); \ | |
3207 | u32 lower = I915_READ(lower_reg); \ | |
3208 | u32 tmp = I915_READ(upper_reg); \ | |
3209 | if (upper != tmp) { \ | |
3210 | upper = tmp; \ | |
3211 | lower = I915_READ(lower_reg); \ | |
3212 | WARN_ON(I915_READ(upper_reg) != upper); \ | |
3213 | } \ | |
3214 | (u64)upper << 32 | lower; }) | |
3215 | ||
cae5852d ZN |
3216 | #define POSTING_READ(reg) (void)I915_READ_NOTRACE(reg) |
3217 | #define POSTING_READ16(reg) (void)I915_READ16_NOTRACE(reg) | |
3218 | ||
55bc60db VS |
3219 | /* "Broadcast RGB" property */ |
3220 | #define INTEL_BROADCAST_RGB_AUTO 0 | |
3221 | #define INTEL_BROADCAST_RGB_FULL 1 | |
3222 | #define INTEL_BROADCAST_RGB_LIMITED 2 | |
ba4f01a3 | 3223 | |
766aa1c4 VS |
3224 | static inline uint32_t i915_vgacntrl_reg(struct drm_device *dev) |
3225 | { | |
92e23b99 | 3226 | if (IS_VALLEYVIEW(dev)) |
766aa1c4 | 3227 | return VLV_VGACNTRL; |
92e23b99 SJ |
3228 | else if (INTEL_INFO(dev)->gen >= 5) |
3229 | return CPU_VGACNTRL; | |
766aa1c4 VS |
3230 | else |
3231 | return VGACNTRL; | |
3232 | } | |
3233 | ||
2bb4629a VS |
3234 | static inline void __user *to_user_ptr(u64 address) |
3235 | { | |
3236 | return (void __user *)(uintptr_t)address; | |
3237 | } | |
3238 | ||
df97729f ID |
3239 | static inline unsigned long msecs_to_jiffies_timeout(const unsigned int m) |
3240 | { | |
3241 | unsigned long j = msecs_to_jiffies(m); | |
3242 | ||
3243 | return min_t(unsigned long, MAX_JIFFY_OFFSET, j + 1); | |
3244 | } | |
3245 | ||
7bd0e226 DV |
3246 | static inline unsigned long nsecs_to_jiffies_timeout(const u64 n) |
3247 | { | |
3248 | return min_t(u64, MAX_JIFFY_OFFSET, nsecs_to_jiffies64(n) + 1); | |
3249 | } | |
3250 | ||
df97729f ID |
3251 | static inline unsigned long |
3252 | timespec_to_jiffies_timeout(const struct timespec *value) | |
3253 | { | |
3254 | unsigned long j = timespec_to_jiffies(value); | |
3255 | ||
3256 | return min_t(unsigned long, MAX_JIFFY_OFFSET, j + 1); | |
3257 | } | |
3258 | ||
dce56b3c PZ |
3259 | /* |
3260 | * If you need to wait X milliseconds between events A and B, but event B | |
3261 | * doesn't happen exactly after event A, you record the timestamp (jiffies) of | |
3262 | * when event A happened, then just before event B you call this function and | |
3263 | * pass the timestamp as the first argument, and X as the second argument. | |
3264 | */ | |
3265 | static inline void | |
3266 | wait_remaining_ms_from_jiffies(unsigned long timestamp_jiffies, int to_wait_ms) | |
3267 | { | |
ec5e0cfb | 3268 | unsigned long target_jiffies, tmp_jiffies, remaining_jiffies; |
dce56b3c PZ |
3269 | |
3270 | /* | |
3271 | * Don't re-read the value of "jiffies" every time since it may change | |
3272 | * behind our back and break the math. | |
3273 | */ | |
3274 | tmp_jiffies = jiffies; | |
3275 | target_jiffies = timestamp_jiffies + | |
3276 | msecs_to_jiffies_timeout(to_wait_ms); | |
3277 | ||
3278 | if (time_after(target_jiffies, tmp_jiffies)) { | |
ec5e0cfb ID |
3279 | remaining_jiffies = target_jiffies - tmp_jiffies; |
3280 | while (remaining_jiffies) | |
3281 | remaining_jiffies = | |
3282 | schedule_timeout_uninterruptible(remaining_jiffies); | |
dce56b3c PZ |
3283 | } |
3284 | } | |
3285 | ||
581c26e8 JH |
3286 | static inline void i915_trace_irq_get(struct intel_engine_cs *ring, |
3287 | struct drm_i915_gem_request *req) | |
3288 | { | |
3289 | if (ring->trace_irq_req == NULL && ring->irq_get(ring)) | |
3290 | i915_gem_request_assign(&ring->trace_irq_req, req); | |
3291 | } | |
3292 | ||
1da177e4 | 3293 | #endif |