Commit | Line | Data |
---|---|---|
f453ba04 DA |
1 | /* |
2 | * Copyright (c) 2006 Luc Verhaegen (quirks list) | |
3 | * Copyright (c) 2007-2008 Intel Corporation | |
4 | * Jesse Barnes <jesse.barnes@intel.com> | |
61e57a8d | 5 | * Copyright 2010 Red Hat, Inc. |
f453ba04 DA |
6 | * |
7 | * DDC probing routines (drm_ddc_read & drm_do_probe_ddc_edid) originally from | |
8 | * FB layer. | |
9 | * Copyright (C) 2006 Dennis Munsie <dmunsie@cecropia.com> | |
10 | * | |
11 | * Permission is hereby granted, free of charge, to any person obtaining a | |
12 | * copy of this software and associated documentation files (the "Software"), | |
13 | * to deal in the Software without restriction, including without limitation | |
14 | * the rights to use, copy, modify, merge, publish, distribute, sub license, | |
15 | * and/or sell copies of the Software, and to permit persons to whom the | |
16 | * Software is furnished to do so, subject to the following conditions: | |
17 | * | |
18 | * The above copyright notice and this permission notice (including the | |
19 | * next paragraph) shall be included in all copies or substantial portions | |
20 | * of the Software. | |
21 | * | |
22 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
23 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
24 | * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL | |
25 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
26 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
27 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER | |
28 | * DEALINGS IN THE SOFTWARE. | |
29 | */ | |
9c79edec | 30 | |
10a85120 | 31 | #include <linux/hdmi.h> |
f453ba04 | 32 | #include <linux/i2c.h> |
9c79edec | 33 | #include <linux/kernel.h> |
47819ba2 | 34 | #include <linux/module.h> |
9c79edec | 35 | #include <linux/slab.h> |
5cb8eaa2 | 36 | #include <linux/vga_switcheroo.h> |
9c79edec JN |
37 | |
38 | #include <drm/drm_displayid.h> | |
39 | #include <drm/drm_drv.h> | |
760285e7 | 40 | #include <drm/drm_edid.h> |
9338203c | 41 | #include <drm/drm_encoder.h> |
9c79edec | 42 | #include <drm/drm_print.h> |
62c58af3 | 43 | #include <drm/drm_scdc_helper.h> |
f453ba04 | 44 | |
969218fe TI |
45 | #include "drm_crtc_internal.h" |
46 | ||
13931579 AJ |
47 | #define version_greater(edid, maj, min) \ |
48 | (((edid)->version > (maj)) || \ | |
49 | ((edid)->version == (maj) && (edid)->revision > (min))) | |
f453ba04 | 50 | |
d1ff6409 AJ |
51 | #define EDID_EST_TIMINGS 16 |
52 | #define EDID_STD_TIMINGS 8 | |
53 | #define EDID_DETAILED_TIMINGS 4 | |
f453ba04 DA |
54 | |
55 | /* | |
56 | * EDID blocks out in the wild have a variety of bugs, try to collect | |
57 | * them here (note that userspace may work around broken monitors first, | |
58 | * but fixes should make their way here so that the kernel "just works" | |
59 | * on as many displays as possible). | |
60 | */ | |
61 | ||
62 | /* First detailed mode wrong, use largest 60Hz mode */ | |
63 | #define EDID_QUIRK_PREFER_LARGE_60 (1 << 0) | |
64 | /* Reported 135MHz pixel clock is too high, needs adjustment */ | |
65 | #define EDID_QUIRK_135_CLOCK_TOO_HIGH (1 << 1) | |
66 | /* Prefer the largest mode at 75 Hz */ | |
67 | #define EDID_QUIRK_PREFER_LARGE_75 (1 << 2) | |
68 | /* Detail timing is in cm not mm */ | |
69 | #define EDID_QUIRK_DETAILED_IN_CM (1 << 3) | |
70 | /* Detailed timing descriptors have bogus size values, so just take the | |
71 | * maximum size and use that. | |
72 | */ | |
73 | #define EDID_QUIRK_DETAILED_USE_MAXIMUM_SIZE (1 << 4) | |
f453ba04 DA |
74 | /* use +hsync +vsync for detailed mode */ |
75 | #define EDID_QUIRK_DETAILED_SYNC_PP (1 << 6) | |
bc42aabc AJ |
76 | /* Force reduced-blanking timings for detailed modes */ |
77 | #define EDID_QUIRK_FORCE_REDUCED_BLANKING (1 << 7) | |
49d45a31 RM |
78 | /* Force 8bpc */ |
79 | #define EDID_QUIRK_FORCE_8BPC (1 << 8) | |
bc5b9641 MK |
80 | /* Force 12bpc */ |
81 | #define EDID_QUIRK_FORCE_12BPC (1 << 9) | |
e10aec65 MK |
82 | /* Force 6bpc */ |
83 | #define EDID_QUIRK_FORCE_6BPC (1 << 10) | |
e345da82 MK |
84 | /* Force 10bpc */ |
85 | #define EDID_QUIRK_FORCE_10BPC (1 << 11) | |
66660d4c DA |
86 | /* Non desktop display (i.e. HMD) */ |
87 | #define EDID_QUIRK_NON_DESKTOP (1 << 12) | |
3c537889 | 88 | |
13931579 AJ |
89 | struct detailed_mode_closure { |
90 | struct drm_connector *connector; | |
91 | struct edid *edid; | |
92 | bool preferred; | |
93 | u32 quirks; | |
94 | int modes; | |
95 | }; | |
f453ba04 | 96 | |
5c61259e ZY |
97 | #define LEVEL_DMT 0 |
98 | #define LEVEL_GTF 1 | |
7a374350 AJ |
99 | #define LEVEL_GTF2 2 |
100 | #define LEVEL_CVT 3 | |
5c61259e | 101 | |
23c4cfbd | 102 | static const struct edid_quirk { |
c51a3fd6 | 103 | char vendor[4]; |
f453ba04 DA |
104 | int product_id; |
105 | u32 quirks; | |
106 | } edid_quirk_list[] = { | |
107 | /* Acer AL1706 */ | |
108 | { "ACR", 44358, EDID_QUIRK_PREFER_LARGE_60 }, | |
109 | /* Acer F51 */ | |
110 | { "API", 0x7602, EDID_QUIRK_PREFER_LARGE_60 }, | |
f453ba04 | 111 | |
e10aec65 MK |
112 | /* AEO model 0 reports 8 bpc, but is a 6 bpc panel */ |
113 | { "AEO", 0, EDID_QUIRK_FORCE_6BPC }, | |
114 | ||
0711a43b KHF |
115 | /* BOE model on HP Pavilion 15-n233sl reports 8 bpc, but is a 6 bpc panel */ |
116 | { "BOE", 0x78b, EDID_QUIRK_FORCE_6BPC }, | |
117 | ||
06998a75 KHF |
118 | /* CPT panel of Asus UX303LA reports 8 bpc, but is a 6 bpc panel */ |
119 | { "CPT", 0x17df, EDID_QUIRK_FORCE_6BPC }, | |
120 | ||
25da7504 KHF |
121 | /* SDC panel of Lenovo B50-80 reports 8 bpc, but is a 6 bpc panel */ |
122 | { "SDC", 0x3652, EDID_QUIRK_FORCE_6BPC }, | |
123 | ||
922dceff LS |
124 | /* BOE model 0x0771 reports 8 bpc, but is a 6 bpc panel */ |
125 | { "BOE", 0x0771, EDID_QUIRK_FORCE_6BPC }, | |
126 | ||
f453ba04 DA |
127 | /* Belinea 10 15 55 */ |
128 | { "MAX", 1516, EDID_QUIRK_PREFER_LARGE_60 }, | |
129 | { "MAX", 0x77e, EDID_QUIRK_PREFER_LARGE_60 }, | |
130 | ||
131 | /* Envision Peripherals, Inc. EN-7100e */ | |
132 | { "EPI", 59264, EDID_QUIRK_135_CLOCK_TOO_HIGH }, | |
ba1163de AJ |
133 | /* Envision EN2028 */ |
134 | { "EPI", 8232, EDID_QUIRK_PREFER_LARGE_60 }, | |
f453ba04 DA |
135 | |
136 | /* Funai Electronics PM36B */ | |
137 | { "FCM", 13600, EDID_QUIRK_PREFER_LARGE_75 | | |
138 | EDID_QUIRK_DETAILED_IN_CM }, | |
139 | ||
e345da82 MK |
140 | /* LGD panel of HP zBook 17 G2, eDP 10 bpc, but reports unknown bpc */ |
141 | { "LGD", 764, EDID_QUIRK_FORCE_10BPC }, | |
142 | ||
f453ba04 DA |
143 | /* LG Philips LCD LP154W01-A5 */ |
144 | { "LPL", 0, EDID_QUIRK_DETAILED_USE_MAXIMUM_SIZE }, | |
145 | { "LPL", 0x2a00, EDID_QUIRK_DETAILED_USE_MAXIMUM_SIZE }, | |
146 | ||
f453ba04 DA |
147 | /* Samsung SyncMaster 205BW. Note: irony */ |
148 | { "SAM", 541, EDID_QUIRK_DETAILED_SYNC_PP }, | |
149 | /* Samsung SyncMaster 22[5-6]BW */ | |
150 | { "SAM", 596, EDID_QUIRK_PREFER_LARGE_60 }, | |
151 | { "SAM", 638, EDID_QUIRK_PREFER_LARGE_60 }, | |
bc42aabc | 152 | |
bc5b9641 MK |
153 | /* Sony PVM-2541A does up to 12 bpc, but only reports max 8 bpc */ |
154 | { "SNY", 0x2541, EDID_QUIRK_FORCE_12BPC }, | |
155 | ||
bc42aabc AJ |
156 | /* ViewSonic VA2026w */ |
157 | { "VSC", 5020, EDID_QUIRK_FORCE_REDUCED_BLANKING }, | |
118bdbd8 AD |
158 | |
159 | /* Medion MD 30217 PG */ | |
160 | { "MED", 0x7b8, EDID_QUIRK_PREFER_LARGE_75 }, | |
49d45a31 | 161 | |
11bcf5f7 KHF |
162 | /* Lenovo G50 */ |
163 | { "SDC", 18514, EDID_QUIRK_FORCE_6BPC }, | |
164 | ||
49d45a31 RM |
165 | /* Panel in Samsung NP700G7A-S01PL notebook reports 6bpc */ |
166 | { "SEC", 0xd033, EDID_QUIRK_FORCE_8BPC }, | |
36fc5797 TV |
167 | |
168 | /* Rotel RSX-1058 forwards sink's EDID but only does HDMI 1.1*/ | |
169 | { "ETR", 13896, EDID_QUIRK_FORCE_8BPC }, | |
acb1d8ee | 170 | |
30d62d44 AR |
171 | /* Valve Index Headset */ |
172 | { "VLV", 0x91a8, EDID_QUIRK_NON_DESKTOP }, | |
173 | { "VLV", 0x91b0, EDID_QUIRK_NON_DESKTOP }, | |
174 | { "VLV", 0x91b1, EDID_QUIRK_NON_DESKTOP }, | |
175 | { "VLV", 0x91b2, EDID_QUIRK_NON_DESKTOP }, | |
176 | { "VLV", 0x91b3, EDID_QUIRK_NON_DESKTOP }, | |
177 | { "VLV", 0x91b4, EDID_QUIRK_NON_DESKTOP }, | |
178 | { "VLV", 0x91b5, EDID_QUIRK_NON_DESKTOP }, | |
179 | { "VLV", 0x91b6, EDID_QUIRK_NON_DESKTOP }, | |
180 | { "VLV", 0x91b7, EDID_QUIRK_NON_DESKTOP }, | |
181 | { "VLV", 0x91b8, EDID_QUIRK_NON_DESKTOP }, | |
182 | { "VLV", 0x91b9, EDID_QUIRK_NON_DESKTOP }, | |
183 | { "VLV", 0x91ba, EDID_QUIRK_NON_DESKTOP }, | |
184 | { "VLV", 0x91bb, EDID_QUIRK_NON_DESKTOP }, | |
185 | { "VLV", 0x91bc, EDID_QUIRK_NON_DESKTOP }, | |
186 | { "VLV", 0x91bd, EDID_QUIRK_NON_DESKTOP }, | |
187 | { "VLV", 0x91be, EDID_QUIRK_NON_DESKTOP }, | |
188 | { "VLV", 0x91bf, EDID_QUIRK_NON_DESKTOP }, | |
189 | ||
6931317c | 190 | /* HTC Vive and Vive Pro VR Headsets */ |
acb1d8ee | 191 | { "HVR", 0xaa01, EDID_QUIRK_NON_DESKTOP }, |
6931317c | 192 | { "HVR", 0xaa02, EDID_QUIRK_NON_DESKTOP }, |
b3b12ea3 PZ |
193 | |
194 | /* Oculus Rift DK1, DK2, and CV1 VR Headsets */ | |
195 | { "OVR", 0x0001, EDID_QUIRK_NON_DESKTOP }, | |
196 | { "OVR", 0x0003, EDID_QUIRK_NON_DESKTOP }, | |
197 | { "OVR", 0x0004, EDID_QUIRK_NON_DESKTOP }, | |
90eda8fc PZ |
198 | |
199 | /* Windows Mixed Reality Headsets */ | |
200 | { "ACR", 0x7fce, EDID_QUIRK_NON_DESKTOP }, | |
201 | { "HPN", 0x3515, EDID_QUIRK_NON_DESKTOP }, | |
202 | { "LEN", 0x0408, EDID_QUIRK_NON_DESKTOP }, | |
203 | { "LEN", 0xb800, EDID_QUIRK_NON_DESKTOP }, | |
204 | { "FUJ", 0x1970, EDID_QUIRK_NON_DESKTOP }, | |
205 | { "DEL", 0x7fce, EDID_QUIRK_NON_DESKTOP }, | |
206 | { "SEC", 0x144a, EDID_QUIRK_NON_DESKTOP }, | |
207 | { "AUS", 0xc102, EDID_QUIRK_NON_DESKTOP }, | |
ccffc9eb PZ |
208 | |
209 | /* Sony PlayStation VR Headset */ | |
210 | { "SNY", 0x0704, EDID_QUIRK_NON_DESKTOP }, | |
29054230 RP |
211 | |
212 | /* Sensics VR Headsets */ | |
213 | { "SEN", 0x1019, EDID_QUIRK_NON_DESKTOP }, | |
214 | ||
215 | /* OSVR HDK and HDK2 VR Headsets */ | |
216 | { "SVR", 0x1019, EDID_QUIRK_NON_DESKTOP }, | |
f453ba04 DA |
217 | }; |
218 | ||
a6b21831 TR |
219 | /* |
220 | * Autogenerated from the DMT spec. | |
221 | * This table is copied from xfree86/modes/xf86EdidModes.c. | |
222 | */ | |
223 | static const struct drm_display_mode drm_dmt_modes[] = { | |
24b856b1 | 224 | /* 0x01 - 640x350@85Hz */ |
a6b21831 TR |
225 | { DRM_MODE("640x350", DRM_MODE_TYPE_DRIVER, 31500, 640, 672, |
226 | 736, 832, 0, 350, 382, 385, 445, 0, | |
227 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) }, | |
24b856b1 | 228 | /* 0x02 - 640x400@85Hz */ |
a6b21831 TR |
229 | { DRM_MODE("640x400", DRM_MODE_TYPE_DRIVER, 31500, 640, 672, |
230 | 736, 832, 0, 400, 401, 404, 445, 0, | |
231 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 232 | /* 0x03 - 720x400@85Hz */ |
a6b21831 TR |
233 | { DRM_MODE("720x400", DRM_MODE_TYPE_DRIVER, 35500, 720, 756, |
234 | 828, 936, 0, 400, 401, 404, 446, 0, | |
235 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 236 | /* 0x04 - 640x480@60Hz */ |
a6b21831 | 237 | { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 25175, 640, 656, |
fcf22d05 | 238 | 752, 800, 0, 480, 490, 492, 525, 0, |
a6b21831 | 239 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, |
24b856b1 | 240 | /* 0x05 - 640x480@72Hz */ |
a6b21831 TR |
241 | { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 31500, 640, 664, |
242 | 704, 832, 0, 480, 489, 492, 520, 0, | |
243 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, | |
24b856b1 | 244 | /* 0x06 - 640x480@75Hz */ |
a6b21831 TR |
245 | { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 31500, 640, 656, |
246 | 720, 840, 0, 480, 481, 484, 500, 0, | |
247 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, | |
24b856b1 | 248 | /* 0x07 - 640x480@85Hz */ |
a6b21831 TR |
249 | { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 36000, 640, 696, |
250 | 752, 832, 0, 480, 481, 484, 509, 0, | |
251 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, | |
24b856b1 | 252 | /* 0x08 - 800x600@56Hz */ |
a6b21831 TR |
253 | { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 36000, 800, 824, |
254 | 896, 1024, 0, 600, 601, 603, 625, 0, | |
255 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 256 | /* 0x09 - 800x600@60Hz */ |
a6b21831 TR |
257 | { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 40000, 800, 840, |
258 | 968, 1056, 0, 600, 601, 605, 628, 0, | |
259 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 260 | /* 0x0a - 800x600@72Hz */ |
a6b21831 TR |
261 | { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 50000, 800, 856, |
262 | 976, 1040, 0, 600, 637, 643, 666, 0, | |
263 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 264 | /* 0x0b - 800x600@75Hz */ |
a6b21831 TR |
265 | { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 49500, 800, 816, |
266 | 896, 1056, 0, 600, 601, 604, 625, 0, | |
267 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 268 | /* 0x0c - 800x600@85Hz */ |
a6b21831 TR |
269 | { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 56250, 800, 832, |
270 | 896, 1048, 0, 600, 601, 604, 631, 0, | |
271 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 272 | /* 0x0d - 800x600@120Hz RB */ |
a6b21831 TR |
273 | { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 73250, 800, 848, |
274 | 880, 960, 0, 600, 603, 607, 636, 0, | |
275 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) }, | |
24b856b1 | 276 | /* 0x0e - 848x480@60Hz */ |
a6b21831 TR |
277 | { DRM_MODE("848x480", DRM_MODE_TYPE_DRIVER, 33750, 848, 864, |
278 | 976, 1088, 0, 480, 486, 494, 517, 0, | |
279 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 280 | /* 0x0f - 1024x768@43Hz, interlace */ |
a6b21831 | 281 | { DRM_MODE("1024x768i", DRM_MODE_TYPE_DRIVER, 44900, 1024, 1032, |
735b100f | 282 | 1208, 1264, 0, 768, 768, 776, 817, 0, |
a6b21831 | 283 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC | |
fcf22d05 | 284 | DRM_MODE_FLAG_INTERLACE) }, |
24b856b1 | 285 | /* 0x10 - 1024x768@60Hz */ |
a6b21831 TR |
286 | { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 65000, 1024, 1048, |
287 | 1184, 1344, 0, 768, 771, 777, 806, 0, | |
288 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, | |
24b856b1 | 289 | /* 0x11 - 1024x768@70Hz */ |
a6b21831 TR |
290 | { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 75000, 1024, 1048, |
291 | 1184, 1328, 0, 768, 771, 777, 806, 0, | |
292 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, | |
24b856b1 | 293 | /* 0x12 - 1024x768@75Hz */ |
a6b21831 TR |
294 | { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 78750, 1024, 1040, |
295 | 1136, 1312, 0, 768, 769, 772, 800, 0, | |
296 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 297 | /* 0x13 - 1024x768@85Hz */ |
a6b21831 TR |
298 | { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 94500, 1024, 1072, |
299 | 1168, 1376, 0, 768, 769, 772, 808, 0, | |
300 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 301 | /* 0x14 - 1024x768@120Hz RB */ |
a6b21831 TR |
302 | { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 115500, 1024, 1072, |
303 | 1104, 1184, 0, 768, 771, 775, 813, 0, | |
304 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) }, | |
24b856b1 | 305 | /* 0x15 - 1152x864@75Hz */ |
a6b21831 TR |
306 | { DRM_MODE("1152x864", DRM_MODE_TYPE_DRIVER, 108000, 1152, 1216, |
307 | 1344, 1600, 0, 864, 865, 868, 900, 0, | |
308 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
bfcd74d2 VS |
309 | /* 0x55 - 1280x720@60Hz */ |
310 | { DRM_MODE("1280x720", DRM_MODE_TYPE_DRIVER, 74250, 1280, 1390, | |
311 | 1430, 1650, 0, 720, 725, 730, 750, 0, | |
312 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 313 | /* 0x16 - 1280x768@60Hz RB */ |
a6b21831 TR |
314 | { DRM_MODE("1280x768", DRM_MODE_TYPE_DRIVER, 68250, 1280, 1328, |
315 | 1360, 1440, 0, 768, 771, 778, 790, 0, | |
316 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) }, | |
24b856b1 | 317 | /* 0x17 - 1280x768@60Hz */ |
a6b21831 TR |
318 | { DRM_MODE("1280x768", DRM_MODE_TYPE_DRIVER, 79500, 1280, 1344, |
319 | 1472, 1664, 0, 768, 771, 778, 798, 0, | |
320 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 321 | /* 0x18 - 1280x768@75Hz */ |
a6b21831 TR |
322 | { DRM_MODE("1280x768", DRM_MODE_TYPE_DRIVER, 102250, 1280, 1360, |
323 | 1488, 1696, 0, 768, 771, 778, 805, 0, | |
fcf22d05 | 324 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) }, |
24b856b1 | 325 | /* 0x19 - 1280x768@85Hz */ |
a6b21831 TR |
326 | { DRM_MODE("1280x768", DRM_MODE_TYPE_DRIVER, 117500, 1280, 1360, |
327 | 1496, 1712, 0, 768, 771, 778, 809, 0, | |
328 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 329 | /* 0x1a - 1280x768@120Hz RB */ |
a6b21831 TR |
330 | { DRM_MODE("1280x768", DRM_MODE_TYPE_DRIVER, 140250, 1280, 1328, |
331 | 1360, 1440, 0, 768, 771, 778, 813, 0, | |
332 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) }, | |
24b856b1 | 333 | /* 0x1b - 1280x800@60Hz RB */ |
a6b21831 TR |
334 | { DRM_MODE("1280x800", DRM_MODE_TYPE_DRIVER, 71000, 1280, 1328, |
335 | 1360, 1440, 0, 800, 803, 809, 823, 0, | |
336 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) }, | |
24b856b1 | 337 | /* 0x1c - 1280x800@60Hz */ |
a6b21831 TR |
338 | { DRM_MODE("1280x800", DRM_MODE_TYPE_DRIVER, 83500, 1280, 1352, |
339 | 1480, 1680, 0, 800, 803, 809, 831, 0, | |
fcf22d05 | 340 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) }, |
24b856b1 | 341 | /* 0x1d - 1280x800@75Hz */ |
a6b21831 TR |
342 | { DRM_MODE("1280x800", DRM_MODE_TYPE_DRIVER, 106500, 1280, 1360, |
343 | 1488, 1696, 0, 800, 803, 809, 838, 0, | |
344 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 345 | /* 0x1e - 1280x800@85Hz */ |
a6b21831 TR |
346 | { DRM_MODE("1280x800", DRM_MODE_TYPE_DRIVER, 122500, 1280, 1360, |
347 | 1496, 1712, 0, 800, 803, 809, 843, 0, | |
348 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 349 | /* 0x1f - 1280x800@120Hz RB */ |
a6b21831 TR |
350 | { DRM_MODE("1280x800", DRM_MODE_TYPE_DRIVER, 146250, 1280, 1328, |
351 | 1360, 1440, 0, 800, 803, 809, 847, 0, | |
352 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) }, | |
24b856b1 | 353 | /* 0x20 - 1280x960@60Hz */ |
a6b21831 TR |
354 | { DRM_MODE("1280x960", DRM_MODE_TYPE_DRIVER, 108000, 1280, 1376, |
355 | 1488, 1800, 0, 960, 961, 964, 1000, 0, | |
356 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 357 | /* 0x21 - 1280x960@85Hz */ |
a6b21831 TR |
358 | { DRM_MODE("1280x960", DRM_MODE_TYPE_DRIVER, 148500, 1280, 1344, |
359 | 1504, 1728, 0, 960, 961, 964, 1011, 0, | |
360 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 361 | /* 0x22 - 1280x960@120Hz RB */ |
a6b21831 TR |
362 | { DRM_MODE("1280x960", DRM_MODE_TYPE_DRIVER, 175500, 1280, 1328, |
363 | 1360, 1440, 0, 960, 963, 967, 1017, 0, | |
364 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) }, | |
24b856b1 | 365 | /* 0x23 - 1280x1024@60Hz */ |
a6b21831 TR |
366 | { DRM_MODE("1280x1024", DRM_MODE_TYPE_DRIVER, 108000, 1280, 1328, |
367 | 1440, 1688, 0, 1024, 1025, 1028, 1066, 0, | |
368 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 369 | /* 0x24 - 1280x1024@75Hz */ |
a6b21831 TR |
370 | { DRM_MODE("1280x1024", DRM_MODE_TYPE_DRIVER, 135000, 1280, 1296, |
371 | 1440, 1688, 0, 1024, 1025, 1028, 1066, 0, | |
372 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 373 | /* 0x25 - 1280x1024@85Hz */ |
a6b21831 TR |
374 | { DRM_MODE("1280x1024", DRM_MODE_TYPE_DRIVER, 157500, 1280, 1344, |
375 | 1504, 1728, 0, 1024, 1025, 1028, 1072, 0, | |
376 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 377 | /* 0x26 - 1280x1024@120Hz RB */ |
a6b21831 TR |
378 | { DRM_MODE("1280x1024", DRM_MODE_TYPE_DRIVER, 187250, 1280, 1328, |
379 | 1360, 1440, 0, 1024, 1027, 1034, 1084, 0, | |
380 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) }, | |
24b856b1 | 381 | /* 0x27 - 1360x768@60Hz */ |
a6b21831 TR |
382 | { DRM_MODE("1360x768", DRM_MODE_TYPE_DRIVER, 85500, 1360, 1424, |
383 | 1536, 1792, 0, 768, 771, 777, 795, 0, | |
384 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 385 | /* 0x28 - 1360x768@120Hz RB */ |
a6b21831 TR |
386 | { DRM_MODE("1360x768", DRM_MODE_TYPE_DRIVER, 148250, 1360, 1408, |
387 | 1440, 1520, 0, 768, 771, 776, 813, 0, | |
388 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) }, | |
bfcd74d2 VS |
389 | /* 0x51 - 1366x768@60Hz */ |
390 | { DRM_MODE("1366x768", DRM_MODE_TYPE_DRIVER, 85500, 1366, 1436, | |
391 | 1579, 1792, 0, 768, 771, 774, 798, 0, | |
392 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
393 | /* 0x56 - 1366x768@60Hz */ | |
394 | { DRM_MODE("1366x768", DRM_MODE_TYPE_DRIVER, 72000, 1366, 1380, | |
395 | 1436, 1500, 0, 768, 769, 772, 800, 0, | |
396 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 397 | /* 0x29 - 1400x1050@60Hz RB */ |
a6b21831 TR |
398 | { DRM_MODE("1400x1050", DRM_MODE_TYPE_DRIVER, 101000, 1400, 1448, |
399 | 1480, 1560, 0, 1050, 1053, 1057, 1080, 0, | |
400 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) }, | |
24b856b1 | 401 | /* 0x2a - 1400x1050@60Hz */ |
a6b21831 TR |
402 | { DRM_MODE("1400x1050", DRM_MODE_TYPE_DRIVER, 121750, 1400, 1488, |
403 | 1632, 1864, 0, 1050, 1053, 1057, 1089, 0, | |
404 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 405 | /* 0x2b - 1400x1050@75Hz */ |
a6b21831 TR |
406 | { DRM_MODE("1400x1050", DRM_MODE_TYPE_DRIVER, 156000, 1400, 1504, |
407 | 1648, 1896, 0, 1050, 1053, 1057, 1099, 0, | |
408 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 409 | /* 0x2c - 1400x1050@85Hz */ |
a6b21831 TR |
410 | { DRM_MODE("1400x1050", DRM_MODE_TYPE_DRIVER, 179500, 1400, 1504, |
411 | 1656, 1912, 0, 1050, 1053, 1057, 1105, 0, | |
412 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 413 | /* 0x2d - 1400x1050@120Hz RB */ |
a6b21831 TR |
414 | { DRM_MODE("1400x1050", DRM_MODE_TYPE_DRIVER, 208000, 1400, 1448, |
415 | 1480, 1560, 0, 1050, 1053, 1057, 1112, 0, | |
416 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) }, | |
24b856b1 | 417 | /* 0x2e - 1440x900@60Hz RB */ |
a6b21831 TR |
418 | { DRM_MODE("1440x900", DRM_MODE_TYPE_DRIVER, 88750, 1440, 1488, |
419 | 1520, 1600, 0, 900, 903, 909, 926, 0, | |
420 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) }, | |
24b856b1 | 421 | /* 0x2f - 1440x900@60Hz */ |
a6b21831 TR |
422 | { DRM_MODE("1440x900", DRM_MODE_TYPE_DRIVER, 106500, 1440, 1520, |
423 | 1672, 1904, 0, 900, 903, 909, 934, 0, | |
424 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 425 | /* 0x30 - 1440x900@75Hz */ |
a6b21831 TR |
426 | { DRM_MODE("1440x900", DRM_MODE_TYPE_DRIVER, 136750, 1440, 1536, |
427 | 1688, 1936, 0, 900, 903, 909, 942, 0, | |
428 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 429 | /* 0x31 - 1440x900@85Hz */ |
a6b21831 TR |
430 | { DRM_MODE("1440x900", DRM_MODE_TYPE_DRIVER, 157000, 1440, 1544, |
431 | 1696, 1952, 0, 900, 903, 909, 948, 0, | |
432 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 433 | /* 0x32 - 1440x900@120Hz RB */ |
a6b21831 TR |
434 | { DRM_MODE("1440x900", DRM_MODE_TYPE_DRIVER, 182750, 1440, 1488, |
435 | 1520, 1600, 0, 900, 903, 909, 953, 0, | |
436 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) }, | |
bfcd74d2 VS |
437 | /* 0x53 - 1600x900@60Hz */ |
438 | { DRM_MODE("1600x900", DRM_MODE_TYPE_DRIVER, 108000, 1600, 1624, | |
439 | 1704, 1800, 0, 900, 901, 904, 1000, 0, | |
440 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 441 | /* 0x33 - 1600x1200@60Hz */ |
a6b21831 TR |
442 | { DRM_MODE("1600x1200", DRM_MODE_TYPE_DRIVER, 162000, 1600, 1664, |
443 | 1856, 2160, 0, 1200, 1201, 1204, 1250, 0, | |
444 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 445 | /* 0x34 - 1600x1200@65Hz */ |
a6b21831 TR |
446 | { DRM_MODE("1600x1200", DRM_MODE_TYPE_DRIVER, 175500, 1600, 1664, |
447 | 1856, 2160, 0, 1200, 1201, 1204, 1250, 0, | |
448 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 449 | /* 0x35 - 1600x1200@70Hz */ |
a6b21831 TR |
450 | { DRM_MODE("1600x1200", DRM_MODE_TYPE_DRIVER, 189000, 1600, 1664, |
451 | 1856, 2160, 0, 1200, 1201, 1204, 1250, 0, | |
452 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 453 | /* 0x36 - 1600x1200@75Hz */ |
a6b21831 TR |
454 | { DRM_MODE("1600x1200", DRM_MODE_TYPE_DRIVER, 202500, 1600, 1664, |
455 | 1856, 2160, 0, 1200, 1201, 1204, 1250, 0, | |
456 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 457 | /* 0x37 - 1600x1200@85Hz */ |
a6b21831 TR |
458 | { DRM_MODE("1600x1200", DRM_MODE_TYPE_DRIVER, 229500, 1600, 1664, |
459 | 1856, 2160, 0, 1200, 1201, 1204, 1250, 0, | |
460 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 461 | /* 0x38 - 1600x1200@120Hz RB */ |
a6b21831 TR |
462 | { DRM_MODE("1600x1200", DRM_MODE_TYPE_DRIVER, 268250, 1600, 1648, |
463 | 1680, 1760, 0, 1200, 1203, 1207, 1271, 0, | |
464 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) }, | |
24b856b1 | 465 | /* 0x39 - 1680x1050@60Hz RB */ |
a6b21831 TR |
466 | { DRM_MODE("1680x1050", DRM_MODE_TYPE_DRIVER, 119000, 1680, 1728, |
467 | 1760, 1840, 0, 1050, 1053, 1059, 1080, 0, | |
468 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) }, | |
24b856b1 | 469 | /* 0x3a - 1680x1050@60Hz */ |
a6b21831 TR |
470 | { DRM_MODE("1680x1050", DRM_MODE_TYPE_DRIVER, 146250, 1680, 1784, |
471 | 1960, 2240, 0, 1050, 1053, 1059, 1089, 0, | |
472 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 473 | /* 0x3b - 1680x1050@75Hz */ |
a6b21831 TR |
474 | { DRM_MODE("1680x1050", DRM_MODE_TYPE_DRIVER, 187000, 1680, 1800, |
475 | 1976, 2272, 0, 1050, 1053, 1059, 1099, 0, | |
476 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 477 | /* 0x3c - 1680x1050@85Hz */ |
a6b21831 TR |
478 | { DRM_MODE("1680x1050", DRM_MODE_TYPE_DRIVER, 214750, 1680, 1808, |
479 | 1984, 2288, 0, 1050, 1053, 1059, 1105, 0, | |
480 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 481 | /* 0x3d - 1680x1050@120Hz RB */ |
a6b21831 TR |
482 | { DRM_MODE("1680x1050", DRM_MODE_TYPE_DRIVER, 245500, 1680, 1728, |
483 | 1760, 1840, 0, 1050, 1053, 1059, 1112, 0, | |
484 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) }, | |
24b856b1 | 485 | /* 0x3e - 1792x1344@60Hz */ |
a6b21831 TR |
486 | { DRM_MODE("1792x1344", DRM_MODE_TYPE_DRIVER, 204750, 1792, 1920, |
487 | 2120, 2448, 0, 1344, 1345, 1348, 1394, 0, | |
488 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 489 | /* 0x3f - 1792x1344@75Hz */ |
a6b21831 TR |
490 | { DRM_MODE("1792x1344", DRM_MODE_TYPE_DRIVER, 261000, 1792, 1888, |
491 | 2104, 2456, 0, 1344, 1345, 1348, 1417, 0, | |
492 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 493 | /* 0x40 - 1792x1344@120Hz RB */ |
a6b21831 TR |
494 | { DRM_MODE("1792x1344", DRM_MODE_TYPE_DRIVER, 333250, 1792, 1840, |
495 | 1872, 1952, 0, 1344, 1347, 1351, 1423, 0, | |
496 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) }, | |
24b856b1 | 497 | /* 0x41 - 1856x1392@60Hz */ |
a6b21831 TR |
498 | { DRM_MODE("1856x1392", DRM_MODE_TYPE_DRIVER, 218250, 1856, 1952, |
499 | 2176, 2528, 0, 1392, 1393, 1396, 1439, 0, | |
500 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 501 | /* 0x42 - 1856x1392@75Hz */ |
a6b21831 | 502 | { DRM_MODE("1856x1392", DRM_MODE_TYPE_DRIVER, 288000, 1856, 1984, |
fcf22d05 | 503 | 2208, 2560, 0, 1392, 1393, 1396, 1500, 0, |
a6b21831 | 504 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) }, |
24b856b1 | 505 | /* 0x43 - 1856x1392@120Hz RB */ |
a6b21831 TR |
506 | { DRM_MODE("1856x1392", DRM_MODE_TYPE_DRIVER, 356500, 1856, 1904, |
507 | 1936, 2016, 0, 1392, 1395, 1399, 1474, 0, | |
508 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) }, | |
bfcd74d2 VS |
509 | /* 0x52 - 1920x1080@60Hz */ |
510 | { DRM_MODE("1920x1080", DRM_MODE_TYPE_DRIVER, 148500, 1920, 2008, | |
511 | 2052, 2200, 0, 1080, 1084, 1089, 1125, 0, | |
512 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, | |
24b856b1 | 513 | /* 0x44 - 1920x1200@60Hz RB */ |
a6b21831 TR |
514 | { DRM_MODE("1920x1200", DRM_MODE_TYPE_DRIVER, 154000, 1920, 1968, |
515 | 2000, 2080, 0, 1200, 1203, 1209, 1235, 0, | |
516 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) }, | |
24b856b1 | 517 | /* 0x45 - 1920x1200@60Hz */ |
a6b21831 TR |
518 | { DRM_MODE("1920x1200", DRM_MODE_TYPE_DRIVER, 193250, 1920, 2056, |
519 | 2256, 2592, 0, 1200, 1203, 1209, 1245, 0, | |
520 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 521 | /* 0x46 - 1920x1200@75Hz */ |
a6b21831 TR |
522 | { DRM_MODE("1920x1200", DRM_MODE_TYPE_DRIVER, 245250, 1920, 2056, |
523 | 2264, 2608, 0, 1200, 1203, 1209, 1255, 0, | |
524 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 525 | /* 0x47 - 1920x1200@85Hz */ |
a6b21831 TR |
526 | { DRM_MODE("1920x1200", DRM_MODE_TYPE_DRIVER, 281250, 1920, 2064, |
527 | 2272, 2624, 0, 1200, 1203, 1209, 1262, 0, | |
528 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 529 | /* 0x48 - 1920x1200@120Hz RB */ |
a6b21831 TR |
530 | { DRM_MODE("1920x1200", DRM_MODE_TYPE_DRIVER, 317000, 1920, 1968, |
531 | 2000, 2080, 0, 1200, 1203, 1209, 1271, 0, | |
532 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) }, | |
24b856b1 | 533 | /* 0x49 - 1920x1440@60Hz */ |
a6b21831 TR |
534 | { DRM_MODE("1920x1440", DRM_MODE_TYPE_DRIVER, 234000, 1920, 2048, |
535 | 2256, 2600, 0, 1440, 1441, 1444, 1500, 0, | |
536 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 537 | /* 0x4a - 1920x1440@75Hz */ |
a6b21831 TR |
538 | { DRM_MODE("1920x1440", DRM_MODE_TYPE_DRIVER, 297000, 1920, 2064, |
539 | 2288, 2640, 0, 1440, 1441, 1444, 1500, 0, | |
540 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 541 | /* 0x4b - 1920x1440@120Hz RB */ |
a6b21831 TR |
542 | { DRM_MODE("1920x1440", DRM_MODE_TYPE_DRIVER, 380500, 1920, 1968, |
543 | 2000, 2080, 0, 1440, 1443, 1447, 1525, 0, | |
544 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) }, | |
bfcd74d2 VS |
545 | /* 0x54 - 2048x1152@60Hz */ |
546 | { DRM_MODE("2048x1152", DRM_MODE_TYPE_DRIVER, 162000, 2048, 2074, | |
547 | 2154, 2250, 0, 1152, 1153, 1156, 1200, 0, | |
548 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 549 | /* 0x4c - 2560x1600@60Hz RB */ |
a6b21831 TR |
550 | { DRM_MODE("2560x1600", DRM_MODE_TYPE_DRIVER, 268500, 2560, 2608, |
551 | 2640, 2720, 0, 1600, 1603, 1609, 1646, 0, | |
552 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) }, | |
24b856b1 | 553 | /* 0x4d - 2560x1600@60Hz */ |
a6b21831 TR |
554 | { DRM_MODE("2560x1600", DRM_MODE_TYPE_DRIVER, 348500, 2560, 2752, |
555 | 3032, 3504, 0, 1600, 1603, 1609, 1658, 0, | |
556 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 557 | /* 0x4e - 2560x1600@75Hz */ |
a6b21831 TR |
558 | { DRM_MODE("2560x1600", DRM_MODE_TYPE_DRIVER, 443250, 2560, 2768, |
559 | 3048, 3536, 0, 1600, 1603, 1609, 1672, 0, | |
560 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 561 | /* 0x4f - 2560x1600@85Hz */ |
a6b21831 TR |
562 | { DRM_MODE("2560x1600", DRM_MODE_TYPE_DRIVER, 505250, 2560, 2768, |
563 | 3048, 3536, 0, 1600, 1603, 1609, 1682, 0, | |
564 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) }, | |
24b856b1 | 565 | /* 0x50 - 2560x1600@120Hz RB */ |
a6b21831 TR |
566 | { DRM_MODE("2560x1600", DRM_MODE_TYPE_DRIVER, 552750, 2560, 2608, |
567 | 2640, 2720, 0, 1600, 1603, 1609, 1694, 0, | |
568 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) }, | |
bfcd74d2 VS |
569 | /* 0x57 - 4096x2160@60Hz RB */ |
570 | { DRM_MODE("4096x2160", DRM_MODE_TYPE_DRIVER, 556744, 4096, 4104, | |
571 | 4136, 4176, 0, 2160, 2208, 2216, 2222, 0, | |
572 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) }, | |
573 | /* 0x58 - 4096x2160@59.94Hz RB */ | |
574 | { DRM_MODE("4096x2160", DRM_MODE_TYPE_DRIVER, 556188, 4096, 4104, | |
575 | 4136, 4176, 0, 2160, 2208, 2216, 2222, 0, | |
576 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) }, | |
a6b21831 TR |
577 | }; |
578 | ||
e7bfa5c4 VS |
579 | /* |
580 | * These more or less come from the DMT spec. The 720x400 modes are | |
581 | * inferred from historical 80x25 practice. The 640x480@67 and 832x624@75 | |
582 | * modes are old-school Mac modes. The EDID spec says the 1152x864@75 mode | |
583 | * should be 1152x870, again for the Mac, but instead we use the x864 DMT | |
584 | * mode. | |
585 | * | |
586 | * The DMT modes have been fact-checked; the rest are mild guesses. | |
587 | */ | |
a6b21831 TR |
588 | static const struct drm_display_mode edid_est_modes[] = { |
589 | { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 40000, 800, 840, | |
590 | 968, 1056, 0, 600, 601, 605, 628, 0, | |
591 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, /* 800x600@60Hz */ | |
592 | { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 36000, 800, 824, | |
593 | 896, 1024, 0, 600, 601, 603, 625, 0, | |
594 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, /* 800x600@56Hz */ | |
595 | { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 31500, 640, 656, | |
596 | 720, 840, 0, 480, 481, 484, 500, 0, | |
597 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, /* 640x480@75Hz */ | |
598 | { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 31500, 640, 664, | |
87707cfd | 599 | 704, 832, 0, 480, 489, 492, 520, 0, |
a6b21831 TR |
600 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, /* 640x480@72Hz */ |
601 | { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 30240, 640, 704, | |
602 | 768, 864, 0, 480, 483, 486, 525, 0, | |
603 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, /* 640x480@67Hz */ | |
87707cfd | 604 | { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 25175, 640, 656, |
a6b21831 TR |
605 | 752, 800, 0, 480, 490, 492, 525, 0, |
606 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, /* 640x480@60Hz */ | |
607 | { DRM_MODE("720x400", DRM_MODE_TYPE_DRIVER, 35500, 720, 738, | |
608 | 846, 900, 0, 400, 421, 423, 449, 0, | |
609 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, /* 720x400@88Hz */ | |
610 | { DRM_MODE("720x400", DRM_MODE_TYPE_DRIVER, 28320, 720, 738, | |
611 | 846, 900, 0, 400, 412, 414, 449, 0, | |
612 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) }, /* 720x400@70Hz */ | |
613 | { DRM_MODE("1280x1024", DRM_MODE_TYPE_DRIVER, 135000, 1280, 1296, | |
614 | 1440, 1688, 0, 1024, 1025, 1028, 1066, 0, | |
615 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, /* 1280x1024@75Hz */ | |
87707cfd | 616 | { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 78750, 1024, 1040, |
a6b21831 TR |
617 | 1136, 1312, 0, 768, 769, 772, 800, 0, |
618 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, /* 1024x768@75Hz */ | |
619 | { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 75000, 1024, 1048, | |
620 | 1184, 1328, 0, 768, 771, 777, 806, 0, | |
621 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, /* 1024x768@70Hz */ | |
622 | { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 65000, 1024, 1048, | |
623 | 1184, 1344, 0, 768, 771, 777, 806, 0, | |
624 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, /* 1024x768@60Hz */ | |
625 | { DRM_MODE("1024x768i", DRM_MODE_TYPE_DRIVER,44900, 1024, 1032, | |
626 | 1208, 1264, 0, 768, 768, 776, 817, 0, | |
627 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC | DRM_MODE_FLAG_INTERLACE) }, /* 1024x768@43Hz */ | |
628 | { DRM_MODE("832x624", DRM_MODE_TYPE_DRIVER, 57284, 832, 864, | |
629 | 928, 1152, 0, 624, 625, 628, 667, 0, | |
630 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, /* 832x624@75Hz */ | |
631 | { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 49500, 800, 816, | |
632 | 896, 1056, 0, 600, 601, 604, 625, 0, | |
633 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, /* 800x600@75Hz */ | |
634 | { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 50000, 800, 856, | |
635 | 976, 1040, 0, 600, 637, 643, 666, 0, | |
636 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, /* 800x600@72Hz */ | |
637 | { DRM_MODE("1152x864", DRM_MODE_TYPE_DRIVER, 108000, 1152, 1216, | |
638 | 1344, 1600, 0, 864, 865, 868, 900, 0, | |
639 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, /* 1152x864@75Hz */ | |
640 | }; | |
641 | ||
642 | struct minimode { | |
643 | short w; | |
644 | short h; | |
645 | short r; | |
646 | short rb; | |
647 | }; | |
648 | ||
649 | static const struct minimode est3_modes[] = { | |
650 | /* byte 6 */ | |
651 | { 640, 350, 85, 0 }, | |
652 | { 640, 400, 85, 0 }, | |
653 | { 720, 400, 85, 0 }, | |
654 | { 640, 480, 85, 0 }, | |
655 | { 848, 480, 60, 0 }, | |
656 | { 800, 600, 85, 0 }, | |
657 | { 1024, 768, 85, 0 }, | |
658 | { 1152, 864, 75, 0 }, | |
659 | /* byte 7 */ | |
660 | { 1280, 768, 60, 1 }, | |
661 | { 1280, 768, 60, 0 }, | |
662 | { 1280, 768, 75, 0 }, | |
663 | { 1280, 768, 85, 0 }, | |
664 | { 1280, 960, 60, 0 }, | |
665 | { 1280, 960, 85, 0 }, | |
666 | { 1280, 1024, 60, 0 }, | |
667 | { 1280, 1024, 85, 0 }, | |
668 | /* byte 8 */ | |
669 | { 1360, 768, 60, 0 }, | |
670 | { 1440, 900, 60, 1 }, | |
671 | { 1440, 900, 60, 0 }, | |
672 | { 1440, 900, 75, 0 }, | |
673 | { 1440, 900, 85, 0 }, | |
674 | { 1400, 1050, 60, 1 }, | |
675 | { 1400, 1050, 60, 0 }, | |
676 | { 1400, 1050, 75, 0 }, | |
677 | /* byte 9 */ | |
678 | { 1400, 1050, 85, 0 }, | |
679 | { 1680, 1050, 60, 1 }, | |
680 | { 1680, 1050, 60, 0 }, | |
681 | { 1680, 1050, 75, 0 }, | |
682 | { 1680, 1050, 85, 0 }, | |
683 | { 1600, 1200, 60, 0 }, | |
684 | { 1600, 1200, 65, 0 }, | |
685 | { 1600, 1200, 70, 0 }, | |
686 | /* byte 10 */ | |
687 | { 1600, 1200, 75, 0 }, | |
688 | { 1600, 1200, 85, 0 }, | |
689 | { 1792, 1344, 60, 0 }, | |
c068b32a | 690 | { 1792, 1344, 75, 0 }, |
a6b21831 TR |
691 | { 1856, 1392, 60, 0 }, |
692 | { 1856, 1392, 75, 0 }, | |
693 | { 1920, 1200, 60, 1 }, | |
694 | { 1920, 1200, 60, 0 }, | |
695 | /* byte 11 */ | |
696 | { 1920, 1200, 75, 0 }, | |
697 | { 1920, 1200, 85, 0 }, | |
698 | { 1920, 1440, 60, 0 }, | |
699 | { 1920, 1440, 75, 0 }, | |
700 | }; | |
701 | ||
702 | static const struct minimode extra_modes[] = { | |
703 | { 1024, 576, 60, 0 }, | |
704 | { 1366, 768, 60, 0 }, | |
705 | { 1600, 900, 60, 0 }, | |
706 | { 1680, 945, 60, 0 }, | |
707 | { 1920, 1080, 60, 0 }, | |
708 | { 2048, 1152, 60, 0 }, | |
709 | { 2048, 1536, 60, 0 }, | |
710 | }; | |
711 | ||
712 | /* | |
7befe621 | 713 | * From CEA/CTA-861 spec. |
d9278b4c | 714 | * |
7befe621 | 715 | * Do not access directly, instead always use cea_mode_for_vic(). |
a6b21831 | 716 | */ |
8c1b2bd9 | 717 | static const struct drm_display_mode edid_cea_modes_1[] = { |
78691960 | 718 | /* 1 - 640x480@60Hz 4:3 */ |
a6b21831 TR |
719 | { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 25175, 640, 656, |
720 | 752, 800, 0, 480, 490, 492, 525, 0, | |
ee7925bb | 721 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC), |
985e5dc2 | 722 | .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, }, |
78691960 | 723 | /* 2 - 720x480@60Hz 4:3 */ |
a6b21831 TR |
724 | { DRM_MODE("720x480", DRM_MODE_TYPE_DRIVER, 27000, 720, 736, |
725 | 798, 858, 0, 480, 489, 495, 525, 0, | |
ee7925bb | 726 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC), |
985e5dc2 | 727 | .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, }, |
78691960 | 728 | /* 3 - 720x480@60Hz 16:9 */ |
a6b21831 TR |
729 | { DRM_MODE("720x480", DRM_MODE_TYPE_DRIVER, 27000, 720, 736, |
730 | 798, 858, 0, 480, 489, 495, 525, 0, | |
ee7925bb | 731 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC), |
985e5dc2 | 732 | .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 733 | /* 4 - 1280x720@60Hz 16:9 */ |
a6b21831 TR |
734 | { DRM_MODE("1280x720", DRM_MODE_TYPE_DRIVER, 74250, 1280, 1390, |
735 | 1430, 1650, 0, 720, 725, 730, 750, 0, | |
ee7925bb | 736 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), |
985e5dc2 | 737 | .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 738 | /* 5 - 1920x1080i@60Hz 16:9 */ |
a6b21831 TR |
739 | { DRM_MODE("1920x1080i", DRM_MODE_TYPE_DRIVER, 74250, 1920, 2008, |
740 | 2052, 2200, 0, 1080, 1084, 1094, 1125, 0, | |
741 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC | | |
78691960 | 742 | DRM_MODE_FLAG_INTERLACE), |
985e5dc2 | 743 | .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 744 | /* 6 - 720(1440)x480i@60Hz 4:3 */ |
fb01d280 CT |
745 | { DRM_MODE("720x480i", DRM_MODE_TYPE_DRIVER, 13500, 720, 739, |
746 | 801, 858, 0, 480, 488, 494, 525, 0, | |
a6b21831 | 747 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC | |
78691960 | 748 | DRM_MODE_FLAG_INTERLACE | DRM_MODE_FLAG_DBLCLK), |
985e5dc2 | 749 | .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, }, |
78691960 | 750 | /* 7 - 720(1440)x480i@60Hz 16:9 */ |
fb01d280 CT |
751 | { DRM_MODE("720x480i", DRM_MODE_TYPE_DRIVER, 13500, 720, 739, |
752 | 801, 858, 0, 480, 488, 494, 525, 0, | |
a6b21831 | 753 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC | |
78691960 | 754 | DRM_MODE_FLAG_INTERLACE | DRM_MODE_FLAG_DBLCLK), |
985e5dc2 | 755 | .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 756 | /* 8 - 720(1440)x240@60Hz 4:3 */ |
fb01d280 CT |
757 | { DRM_MODE("720x240", DRM_MODE_TYPE_DRIVER, 13500, 720, 739, |
758 | 801, 858, 0, 240, 244, 247, 262, 0, | |
a6b21831 | 759 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC | |
78691960 | 760 | DRM_MODE_FLAG_DBLCLK), |
985e5dc2 | 761 | .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, }, |
78691960 | 762 | /* 9 - 720(1440)x240@60Hz 16:9 */ |
fb01d280 CT |
763 | { DRM_MODE("720x240", DRM_MODE_TYPE_DRIVER, 13500, 720, 739, |
764 | 801, 858, 0, 240, 244, 247, 262, 0, | |
a6b21831 | 765 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC | |
78691960 | 766 | DRM_MODE_FLAG_DBLCLK), |
985e5dc2 | 767 | .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 768 | /* 10 - 2880x480i@60Hz 4:3 */ |
a6b21831 TR |
769 | { DRM_MODE("2880x480i", DRM_MODE_TYPE_DRIVER, 54000, 2880, 2956, |
770 | 3204, 3432, 0, 480, 488, 494, 525, 0, | |
771 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC | | |
78691960 | 772 | DRM_MODE_FLAG_INTERLACE), |
985e5dc2 | 773 | .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, }, |
78691960 | 774 | /* 11 - 2880x480i@60Hz 16:9 */ |
a6b21831 TR |
775 | { DRM_MODE("2880x480i", DRM_MODE_TYPE_DRIVER, 54000, 2880, 2956, |
776 | 3204, 3432, 0, 480, 488, 494, 525, 0, | |
777 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC | | |
78691960 | 778 | DRM_MODE_FLAG_INTERLACE), |
985e5dc2 | 779 | .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 780 | /* 12 - 2880x240@60Hz 4:3 */ |
a6b21831 TR |
781 | { DRM_MODE("2880x240", DRM_MODE_TYPE_DRIVER, 54000, 2880, 2956, |
782 | 3204, 3432, 0, 240, 244, 247, 262, 0, | |
ee7925bb | 783 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC), |
985e5dc2 | 784 | .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, }, |
78691960 | 785 | /* 13 - 2880x240@60Hz 16:9 */ |
a6b21831 TR |
786 | { DRM_MODE("2880x240", DRM_MODE_TYPE_DRIVER, 54000, 2880, 2956, |
787 | 3204, 3432, 0, 240, 244, 247, 262, 0, | |
ee7925bb | 788 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC), |
985e5dc2 | 789 | .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 790 | /* 14 - 1440x480@60Hz 4:3 */ |
a6b21831 TR |
791 | { DRM_MODE("1440x480", DRM_MODE_TYPE_DRIVER, 54000, 1440, 1472, |
792 | 1596, 1716, 0, 480, 489, 495, 525, 0, | |
ee7925bb | 793 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC), |
985e5dc2 | 794 | .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, }, |
78691960 | 795 | /* 15 - 1440x480@60Hz 16:9 */ |
a6b21831 TR |
796 | { DRM_MODE("1440x480", DRM_MODE_TYPE_DRIVER, 54000, 1440, 1472, |
797 | 1596, 1716, 0, 480, 489, 495, 525, 0, | |
ee7925bb | 798 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC), |
985e5dc2 | 799 | .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 800 | /* 16 - 1920x1080@60Hz 16:9 */ |
a6b21831 TR |
801 | { DRM_MODE("1920x1080", DRM_MODE_TYPE_DRIVER, 148500, 1920, 2008, |
802 | 2052, 2200, 0, 1080, 1084, 1089, 1125, 0, | |
ee7925bb | 803 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), |
985e5dc2 | 804 | .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 805 | /* 17 - 720x576@50Hz 4:3 */ |
a6b21831 TR |
806 | { DRM_MODE("720x576", DRM_MODE_TYPE_DRIVER, 27000, 720, 732, |
807 | 796, 864, 0, 576, 581, 586, 625, 0, | |
ee7925bb | 808 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC), |
985e5dc2 | 809 | .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, }, |
78691960 | 810 | /* 18 - 720x576@50Hz 16:9 */ |
a6b21831 TR |
811 | { DRM_MODE("720x576", DRM_MODE_TYPE_DRIVER, 27000, 720, 732, |
812 | 796, 864, 0, 576, 581, 586, 625, 0, | |
ee7925bb | 813 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC), |
985e5dc2 | 814 | .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 815 | /* 19 - 1280x720@50Hz 16:9 */ |
a6b21831 TR |
816 | { DRM_MODE("1280x720", DRM_MODE_TYPE_DRIVER, 74250, 1280, 1720, |
817 | 1760, 1980, 0, 720, 725, 730, 750, 0, | |
ee7925bb | 818 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), |
985e5dc2 | 819 | .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 820 | /* 20 - 1920x1080i@50Hz 16:9 */ |
a6b21831 TR |
821 | { DRM_MODE("1920x1080i", DRM_MODE_TYPE_DRIVER, 74250, 1920, 2448, |
822 | 2492, 2640, 0, 1080, 1084, 1094, 1125, 0, | |
823 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC | | |
78691960 | 824 | DRM_MODE_FLAG_INTERLACE), |
985e5dc2 | 825 | .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 826 | /* 21 - 720(1440)x576i@50Hz 4:3 */ |
fb01d280 CT |
827 | { DRM_MODE("720x576i", DRM_MODE_TYPE_DRIVER, 13500, 720, 732, |
828 | 795, 864, 0, 576, 580, 586, 625, 0, | |
a6b21831 | 829 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC | |
78691960 | 830 | DRM_MODE_FLAG_INTERLACE | DRM_MODE_FLAG_DBLCLK), |
985e5dc2 | 831 | .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, }, |
78691960 | 832 | /* 22 - 720(1440)x576i@50Hz 16:9 */ |
fb01d280 CT |
833 | { DRM_MODE("720x576i", DRM_MODE_TYPE_DRIVER, 13500, 720, 732, |
834 | 795, 864, 0, 576, 580, 586, 625, 0, | |
a6b21831 | 835 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC | |
78691960 | 836 | DRM_MODE_FLAG_INTERLACE | DRM_MODE_FLAG_DBLCLK), |
985e5dc2 | 837 | .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 838 | /* 23 - 720(1440)x288@50Hz 4:3 */ |
fb01d280 CT |
839 | { DRM_MODE("720x288", DRM_MODE_TYPE_DRIVER, 13500, 720, 732, |
840 | 795, 864, 0, 288, 290, 293, 312, 0, | |
a6b21831 | 841 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC | |
78691960 | 842 | DRM_MODE_FLAG_DBLCLK), |
985e5dc2 | 843 | .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, }, |
78691960 | 844 | /* 24 - 720(1440)x288@50Hz 16:9 */ |
fb01d280 CT |
845 | { DRM_MODE("720x288", DRM_MODE_TYPE_DRIVER, 13500, 720, 732, |
846 | 795, 864, 0, 288, 290, 293, 312, 0, | |
a6b21831 | 847 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC | |
78691960 | 848 | DRM_MODE_FLAG_DBLCLK), |
985e5dc2 | 849 | .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 850 | /* 25 - 2880x576i@50Hz 4:3 */ |
a6b21831 TR |
851 | { DRM_MODE("2880x576i", DRM_MODE_TYPE_DRIVER, 54000, 2880, 2928, |
852 | 3180, 3456, 0, 576, 580, 586, 625, 0, | |
853 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC | | |
78691960 | 854 | DRM_MODE_FLAG_INTERLACE), |
985e5dc2 | 855 | .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, }, |
78691960 | 856 | /* 26 - 2880x576i@50Hz 16:9 */ |
a6b21831 TR |
857 | { DRM_MODE("2880x576i", DRM_MODE_TYPE_DRIVER, 54000, 2880, 2928, |
858 | 3180, 3456, 0, 576, 580, 586, 625, 0, | |
859 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC | | |
78691960 | 860 | DRM_MODE_FLAG_INTERLACE), |
985e5dc2 | 861 | .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 862 | /* 27 - 2880x288@50Hz 4:3 */ |
a6b21831 TR |
863 | { DRM_MODE("2880x288", DRM_MODE_TYPE_DRIVER, 54000, 2880, 2928, |
864 | 3180, 3456, 0, 288, 290, 293, 312, 0, | |
ee7925bb | 865 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC), |
985e5dc2 | 866 | .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, }, |
78691960 | 867 | /* 28 - 2880x288@50Hz 16:9 */ |
a6b21831 TR |
868 | { DRM_MODE("2880x288", DRM_MODE_TYPE_DRIVER, 54000, 2880, 2928, |
869 | 3180, 3456, 0, 288, 290, 293, 312, 0, | |
ee7925bb | 870 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC), |
985e5dc2 | 871 | .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 872 | /* 29 - 1440x576@50Hz 4:3 */ |
a6b21831 TR |
873 | { DRM_MODE("1440x576", DRM_MODE_TYPE_DRIVER, 54000, 1440, 1464, |
874 | 1592, 1728, 0, 576, 581, 586, 625, 0, | |
ee7925bb | 875 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC), |
985e5dc2 | 876 | .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, }, |
78691960 | 877 | /* 30 - 1440x576@50Hz 16:9 */ |
a6b21831 TR |
878 | { DRM_MODE("1440x576", DRM_MODE_TYPE_DRIVER, 54000, 1440, 1464, |
879 | 1592, 1728, 0, 576, 581, 586, 625, 0, | |
ee7925bb | 880 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC), |
985e5dc2 | 881 | .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 882 | /* 31 - 1920x1080@50Hz 16:9 */ |
a6b21831 TR |
883 | { DRM_MODE("1920x1080", DRM_MODE_TYPE_DRIVER, 148500, 1920, 2448, |
884 | 2492, 2640, 0, 1080, 1084, 1089, 1125, 0, | |
ee7925bb | 885 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), |
985e5dc2 | 886 | .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 887 | /* 32 - 1920x1080@24Hz 16:9 */ |
a6b21831 TR |
888 | { DRM_MODE("1920x1080", DRM_MODE_TYPE_DRIVER, 74250, 1920, 2558, |
889 | 2602, 2750, 0, 1080, 1084, 1089, 1125, 0, | |
ee7925bb | 890 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), |
985e5dc2 | 891 | .vrefresh = 24, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 892 | /* 33 - 1920x1080@25Hz 16:9 */ |
a6b21831 TR |
893 | { DRM_MODE("1920x1080", DRM_MODE_TYPE_DRIVER, 74250, 1920, 2448, |
894 | 2492, 2640, 0, 1080, 1084, 1089, 1125, 0, | |
ee7925bb | 895 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), |
985e5dc2 | 896 | .vrefresh = 25, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 897 | /* 34 - 1920x1080@30Hz 16:9 */ |
a6b21831 TR |
898 | { DRM_MODE("1920x1080", DRM_MODE_TYPE_DRIVER, 74250, 1920, 2008, |
899 | 2052, 2200, 0, 1080, 1084, 1089, 1125, 0, | |
ee7925bb | 900 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), |
985e5dc2 | 901 | .vrefresh = 30, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 902 | /* 35 - 2880x480@60Hz 4:3 */ |
a6b21831 TR |
903 | { DRM_MODE("2880x480", DRM_MODE_TYPE_DRIVER, 108000, 2880, 2944, |
904 | 3192, 3432, 0, 480, 489, 495, 525, 0, | |
ee7925bb | 905 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC), |
985e5dc2 | 906 | .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, }, |
78691960 | 907 | /* 36 - 2880x480@60Hz 16:9 */ |
a6b21831 TR |
908 | { DRM_MODE("2880x480", DRM_MODE_TYPE_DRIVER, 108000, 2880, 2944, |
909 | 3192, 3432, 0, 480, 489, 495, 525, 0, | |
ee7925bb | 910 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC), |
985e5dc2 | 911 | .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 912 | /* 37 - 2880x576@50Hz 4:3 */ |
a6b21831 TR |
913 | { DRM_MODE("2880x576", DRM_MODE_TYPE_DRIVER, 108000, 2880, 2928, |
914 | 3184, 3456, 0, 576, 581, 586, 625, 0, | |
ee7925bb | 915 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC), |
985e5dc2 | 916 | .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, }, |
78691960 | 917 | /* 38 - 2880x576@50Hz 16:9 */ |
a6b21831 TR |
918 | { DRM_MODE("2880x576", DRM_MODE_TYPE_DRIVER, 108000, 2880, 2928, |
919 | 3184, 3456, 0, 576, 581, 586, 625, 0, | |
ee7925bb | 920 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC), |
985e5dc2 | 921 | .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 922 | /* 39 - 1920x1080i@50Hz 16:9 */ |
a6b21831 TR |
923 | { DRM_MODE("1920x1080i", DRM_MODE_TYPE_DRIVER, 72000, 1920, 1952, |
924 | 2120, 2304, 0, 1080, 1126, 1136, 1250, 0, | |
925 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC | | |
78691960 | 926 | DRM_MODE_FLAG_INTERLACE), |
985e5dc2 | 927 | .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 928 | /* 40 - 1920x1080i@100Hz 16:9 */ |
a6b21831 TR |
929 | { DRM_MODE("1920x1080i", DRM_MODE_TYPE_DRIVER, 148500, 1920, 2448, |
930 | 2492, 2640, 0, 1080, 1084, 1094, 1125, 0, | |
931 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC | | |
78691960 | 932 | DRM_MODE_FLAG_INTERLACE), |
985e5dc2 | 933 | .vrefresh = 100, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 934 | /* 41 - 1280x720@100Hz 16:9 */ |
a6b21831 TR |
935 | { DRM_MODE("1280x720", DRM_MODE_TYPE_DRIVER, 148500, 1280, 1720, |
936 | 1760, 1980, 0, 720, 725, 730, 750, 0, | |
ee7925bb | 937 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), |
985e5dc2 | 938 | .vrefresh = 100, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 939 | /* 42 - 720x576@100Hz 4:3 */ |
a6b21831 TR |
940 | { DRM_MODE("720x576", DRM_MODE_TYPE_DRIVER, 54000, 720, 732, |
941 | 796, 864, 0, 576, 581, 586, 625, 0, | |
ee7925bb | 942 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC), |
985e5dc2 | 943 | .vrefresh = 100, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, }, |
78691960 | 944 | /* 43 - 720x576@100Hz 16:9 */ |
a6b21831 TR |
945 | { DRM_MODE("720x576", DRM_MODE_TYPE_DRIVER, 54000, 720, 732, |
946 | 796, 864, 0, 576, 581, 586, 625, 0, | |
ee7925bb | 947 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC), |
985e5dc2 | 948 | .vrefresh = 100, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 949 | /* 44 - 720(1440)x576i@100Hz 4:3 */ |
fb01d280 CT |
950 | { DRM_MODE("720x576i", DRM_MODE_TYPE_DRIVER, 27000, 720, 732, |
951 | 795, 864, 0, 576, 580, 586, 625, 0, | |
a6b21831 | 952 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC | |
78691960 | 953 | DRM_MODE_FLAG_INTERLACE | DRM_MODE_FLAG_DBLCLK), |
985e5dc2 | 954 | .vrefresh = 100, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, }, |
78691960 | 955 | /* 45 - 720(1440)x576i@100Hz 16:9 */ |
fb01d280 CT |
956 | { DRM_MODE("720x576i", DRM_MODE_TYPE_DRIVER, 27000, 720, 732, |
957 | 795, 864, 0, 576, 580, 586, 625, 0, | |
a6b21831 | 958 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC | |
78691960 | 959 | DRM_MODE_FLAG_INTERLACE | DRM_MODE_FLAG_DBLCLK), |
985e5dc2 | 960 | .vrefresh = 100, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 961 | /* 46 - 1920x1080i@120Hz 16:9 */ |
a6b21831 TR |
962 | { DRM_MODE("1920x1080i", DRM_MODE_TYPE_DRIVER, 148500, 1920, 2008, |
963 | 2052, 2200, 0, 1080, 1084, 1094, 1125, 0, | |
964 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC | | |
78691960 | 965 | DRM_MODE_FLAG_INTERLACE), |
985e5dc2 | 966 | .vrefresh = 120, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 967 | /* 47 - 1280x720@120Hz 16:9 */ |
a6b21831 TR |
968 | { DRM_MODE("1280x720", DRM_MODE_TYPE_DRIVER, 148500, 1280, 1390, |
969 | 1430, 1650, 0, 720, 725, 730, 750, 0, | |
ee7925bb | 970 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), |
985e5dc2 | 971 | .vrefresh = 120, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 972 | /* 48 - 720x480@120Hz 4:3 */ |
a6b21831 TR |
973 | { DRM_MODE("720x480", DRM_MODE_TYPE_DRIVER, 54000, 720, 736, |
974 | 798, 858, 0, 480, 489, 495, 525, 0, | |
ee7925bb | 975 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC), |
985e5dc2 | 976 | .vrefresh = 120, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, }, |
78691960 | 977 | /* 49 - 720x480@120Hz 16:9 */ |
a6b21831 TR |
978 | { DRM_MODE("720x480", DRM_MODE_TYPE_DRIVER, 54000, 720, 736, |
979 | 798, 858, 0, 480, 489, 495, 525, 0, | |
ee7925bb | 980 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC), |
985e5dc2 | 981 | .vrefresh = 120, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 982 | /* 50 - 720(1440)x480i@120Hz 4:3 */ |
fb01d280 CT |
983 | { DRM_MODE("720x480i", DRM_MODE_TYPE_DRIVER, 27000, 720, 739, |
984 | 801, 858, 0, 480, 488, 494, 525, 0, | |
a6b21831 | 985 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC | |
78691960 | 986 | DRM_MODE_FLAG_INTERLACE | DRM_MODE_FLAG_DBLCLK), |
985e5dc2 | 987 | .vrefresh = 120, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, }, |
78691960 | 988 | /* 51 - 720(1440)x480i@120Hz 16:9 */ |
fb01d280 CT |
989 | { DRM_MODE("720x480i", DRM_MODE_TYPE_DRIVER, 27000, 720, 739, |
990 | 801, 858, 0, 480, 488, 494, 525, 0, | |
a6b21831 | 991 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC | |
78691960 | 992 | DRM_MODE_FLAG_INTERLACE | DRM_MODE_FLAG_DBLCLK), |
985e5dc2 | 993 | .vrefresh = 120, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 994 | /* 52 - 720x576@200Hz 4:3 */ |
a6b21831 TR |
995 | { DRM_MODE("720x576", DRM_MODE_TYPE_DRIVER, 108000, 720, 732, |
996 | 796, 864, 0, 576, 581, 586, 625, 0, | |
ee7925bb | 997 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC), |
985e5dc2 | 998 | .vrefresh = 200, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, }, |
78691960 | 999 | /* 53 - 720x576@200Hz 16:9 */ |
a6b21831 TR |
1000 | { DRM_MODE("720x576", DRM_MODE_TYPE_DRIVER, 108000, 720, 732, |
1001 | 796, 864, 0, 576, 581, 586, 625, 0, | |
ee7925bb | 1002 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC), |
985e5dc2 | 1003 | .vrefresh = 200, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 1004 | /* 54 - 720(1440)x576i@200Hz 4:3 */ |
fb01d280 CT |
1005 | { DRM_MODE("720x576i", DRM_MODE_TYPE_DRIVER, 54000, 720, 732, |
1006 | 795, 864, 0, 576, 580, 586, 625, 0, | |
a6b21831 | 1007 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC | |
78691960 | 1008 | DRM_MODE_FLAG_INTERLACE | DRM_MODE_FLAG_DBLCLK), |
985e5dc2 | 1009 | .vrefresh = 200, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, }, |
78691960 | 1010 | /* 55 - 720(1440)x576i@200Hz 16:9 */ |
fb01d280 CT |
1011 | { DRM_MODE("720x576i", DRM_MODE_TYPE_DRIVER, 54000, 720, 732, |
1012 | 795, 864, 0, 576, 580, 586, 625, 0, | |
a6b21831 | 1013 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC | |
78691960 | 1014 | DRM_MODE_FLAG_INTERLACE | DRM_MODE_FLAG_DBLCLK), |
985e5dc2 | 1015 | .vrefresh = 200, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 1016 | /* 56 - 720x480@240Hz 4:3 */ |
a6b21831 TR |
1017 | { DRM_MODE("720x480", DRM_MODE_TYPE_DRIVER, 108000, 720, 736, |
1018 | 798, 858, 0, 480, 489, 495, 525, 0, | |
ee7925bb | 1019 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC), |
985e5dc2 | 1020 | .vrefresh = 240, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, }, |
78691960 | 1021 | /* 57 - 720x480@240Hz 16:9 */ |
a6b21831 TR |
1022 | { DRM_MODE("720x480", DRM_MODE_TYPE_DRIVER, 108000, 720, 736, |
1023 | 798, 858, 0, 480, 489, 495, 525, 0, | |
ee7925bb | 1024 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC), |
985e5dc2 | 1025 | .vrefresh = 240, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 1026 | /* 58 - 720(1440)x480i@240Hz 4:3 */ |
fb01d280 CT |
1027 | { DRM_MODE("720x480i", DRM_MODE_TYPE_DRIVER, 54000, 720, 739, |
1028 | 801, 858, 0, 480, 488, 494, 525, 0, | |
a6b21831 | 1029 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC | |
78691960 | 1030 | DRM_MODE_FLAG_INTERLACE | DRM_MODE_FLAG_DBLCLK), |
985e5dc2 | 1031 | .vrefresh = 240, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, }, |
78691960 | 1032 | /* 59 - 720(1440)x480i@240Hz 16:9 */ |
fb01d280 CT |
1033 | { DRM_MODE("720x480i", DRM_MODE_TYPE_DRIVER, 54000, 720, 739, |
1034 | 801, 858, 0, 480, 488, 494, 525, 0, | |
a6b21831 | 1035 | DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC | |
78691960 | 1036 | DRM_MODE_FLAG_INTERLACE | DRM_MODE_FLAG_DBLCLK), |
985e5dc2 | 1037 | .vrefresh = 240, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 1038 | /* 60 - 1280x720@24Hz 16:9 */ |
a6b21831 TR |
1039 | { DRM_MODE("1280x720", DRM_MODE_TYPE_DRIVER, 59400, 1280, 3040, |
1040 | 3080, 3300, 0, 720, 725, 730, 750, 0, | |
ee7925bb | 1041 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), |
985e5dc2 | 1042 | .vrefresh = 24, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 1043 | /* 61 - 1280x720@25Hz 16:9 */ |
a6b21831 TR |
1044 | { DRM_MODE("1280x720", DRM_MODE_TYPE_DRIVER, 74250, 1280, 3700, |
1045 | 3740, 3960, 0, 720, 725, 730, 750, 0, | |
ee7925bb | 1046 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), |
985e5dc2 | 1047 | .vrefresh = 25, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 1048 | /* 62 - 1280x720@30Hz 16:9 */ |
a6b21831 TR |
1049 | { DRM_MODE("1280x720", DRM_MODE_TYPE_DRIVER, 74250, 1280, 3040, |
1050 | 3080, 3300, 0, 720, 725, 730, 750, 0, | |
ee7925bb | 1051 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), |
985e5dc2 | 1052 | .vrefresh = 30, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
78691960 | 1053 | /* 63 - 1920x1080@120Hz 16:9 */ |
a6b21831 TR |
1054 | { DRM_MODE("1920x1080", DRM_MODE_TYPE_DRIVER, 297000, 1920, 2008, |
1055 | 2052, 2200, 0, 1080, 1084, 1089, 1125, 0, | |
ee7925bb | 1056 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), |
78691960 VS |
1057 | .vrefresh = 120, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
1058 | /* 64 - 1920x1080@100Hz 16:9 */ | |
a6b21831 | 1059 | { DRM_MODE("1920x1080", DRM_MODE_TYPE_DRIVER, 297000, 1920, 2448, |
8f0e4907 | 1060 | 2492, 2640, 0, 1080, 1084, 1089, 1125, 0, |
ee7925bb | 1061 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), |
78691960 VS |
1062 | .vrefresh = 100, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
1063 | /* 65 - 1280x720@24Hz 64:27 */ | |
8ec6e075 SS |
1064 | { DRM_MODE("1280x720", DRM_MODE_TYPE_DRIVER, 59400, 1280, 3040, |
1065 | 3080, 3300, 0, 720, 725, 730, 750, 0, | |
1066 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1067 | .vrefresh = 24, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
78691960 | 1068 | /* 66 - 1280x720@25Hz 64:27 */ |
8ec6e075 SS |
1069 | { DRM_MODE("1280x720", DRM_MODE_TYPE_DRIVER, 74250, 1280, 3700, |
1070 | 3740, 3960, 0, 720, 725, 730, 750, 0, | |
1071 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1072 | .vrefresh = 25, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
78691960 | 1073 | /* 67 - 1280x720@30Hz 64:27 */ |
8ec6e075 SS |
1074 | { DRM_MODE("1280x720", DRM_MODE_TYPE_DRIVER, 74250, 1280, 3040, |
1075 | 3080, 3300, 0, 720, 725, 730, 750, 0, | |
1076 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1077 | .vrefresh = 30, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
78691960 | 1078 | /* 68 - 1280x720@50Hz 64:27 */ |
8ec6e075 SS |
1079 | { DRM_MODE("1280x720", DRM_MODE_TYPE_DRIVER, 74250, 1280, 1720, |
1080 | 1760, 1980, 0, 720, 725, 730, 750, 0, | |
1081 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1082 | .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
78691960 | 1083 | /* 69 - 1280x720@60Hz 64:27 */ |
8ec6e075 SS |
1084 | { DRM_MODE("1280x720", DRM_MODE_TYPE_DRIVER, 74250, 1280, 1390, |
1085 | 1430, 1650, 0, 720, 725, 730, 750, 0, | |
1086 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1087 | .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
78691960 | 1088 | /* 70 - 1280x720@100Hz 64:27 */ |
8ec6e075 SS |
1089 | { DRM_MODE("1280x720", DRM_MODE_TYPE_DRIVER, 148500, 1280, 1720, |
1090 | 1760, 1980, 0, 720, 725, 730, 750, 0, | |
1091 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1092 | .vrefresh = 100, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
78691960 | 1093 | /* 71 - 1280x720@120Hz 64:27 */ |
8ec6e075 SS |
1094 | { DRM_MODE("1280x720", DRM_MODE_TYPE_DRIVER, 148500, 1280, 1390, |
1095 | 1430, 1650, 0, 720, 725, 730, 750, 0, | |
1096 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1097 | .vrefresh = 120, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
78691960 | 1098 | /* 72 - 1920x1080@24Hz 64:27 */ |
8ec6e075 SS |
1099 | { DRM_MODE("1920x1080", DRM_MODE_TYPE_DRIVER, 74250, 1920, 2558, |
1100 | 2602, 2750, 0, 1080, 1084, 1089, 1125, 0, | |
1101 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1102 | .vrefresh = 24, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
78691960 | 1103 | /* 73 - 1920x1080@25Hz 64:27 */ |
8ec6e075 SS |
1104 | { DRM_MODE("1920x1080", DRM_MODE_TYPE_DRIVER, 74250, 1920, 2448, |
1105 | 2492, 2640, 0, 1080, 1084, 1089, 1125, 0, | |
1106 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1107 | .vrefresh = 25, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
78691960 | 1108 | /* 74 - 1920x1080@30Hz 64:27 */ |
8ec6e075 SS |
1109 | { DRM_MODE("1920x1080", DRM_MODE_TYPE_DRIVER, 74250, 1920, 2008, |
1110 | 2052, 2200, 0, 1080, 1084, 1089, 1125, 0, | |
1111 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1112 | .vrefresh = 30, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
78691960 | 1113 | /* 75 - 1920x1080@50Hz 64:27 */ |
8ec6e075 SS |
1114 | { DRM_MODE("1920x1080", DRM_MODE_TYPE_DRIVER, 148500, 1920, 2448, |
1115 | 2492, 2640, 0, 1080, 1084, 1089, 1125, 0, | |
1116 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1117 | .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
78691960 | 1118 | /* 76 - 1920x1080@60Hz 64:27 */ |
8ec6e075 SS |
1119 | { DRM_MODE("1920x1080", DRM_MODE_TYPE_DRIVER, 148500, 1920, 2008, |
1120 | 2052, 2200, 0, 1080, 1084, 1089, 1125, 0, | |
1121 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1122 | .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
78691960 | 1123 | /* 77 - 1920x1080@100Hz 64:27 */ |
8ec6e075 SS |
1124 | { DRM_MODE("1920x1080", DRM_MODE_TYPE_DRIVER, 297000, 1920, 2448, |
1125 | 2492, 2640, 0, 1080, 1084, 1089, 1125, 0, | |
1126 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1127 | .vrefresh = 100, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
78691960 | 1128 | /* 78 - 1920x1080@120Hz 64:27 */ |
8ec6e075 SS |
1129 | { DRM_MODE("1920x1080", DRM_MODE_TYPE_DRIVER, 297000, 1920, 2008, |
1130 | 2052, 2200, 0, 1080, 1084, 1089, 1125, 0, | |
1131 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1132 | .vrefresh = 120, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
78691960 | 1133 | /* 79 - 1680x720@24Hz 64:27 */ |
8ec6e075 SS |
1134 | { DRM_MODE("1680x720", DRM_MODE_TYPE_DRIVER, 59400, 1680, 3040, |
1135 | 3080, 3300, 0, 720, 725, 730, 750, 0, | |
1136 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1137 | .vrefresh = 24, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
78691960 | 1138 | /* 80 - 1680x720@25Hz 64:27 */ |
8ec6e075 SS |
1139 | { DRM_MODE("1680x720", DRM_MODE_TYPE_DRIVER, 59400, 1680, 2908, |
1140 | 2948, 3168, 0, 720, 725, 730, 750, 0, | |
1141 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1142 | .vrefresh = 25, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
78691960 | 1143 | /* 81 - 1680x720@30Hz 64:27 */ |
8ec6e075 SS |
1144 | { DRM_MODE("1680x720", DRM_MODE_TYPE_DRIVER, 59400, 1680, 2380, |
1145 | 2420, 2640, 0, 720, 725, 730, 750, 0, | |
1146 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1147 | .vrefresh = 30, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
78691960 | 1148 | /* 82 - 1680x720@50Hz 64:27 */ |
8ec6e075 SS |
1149 | { DRM_MODE("1680x720", DRM_MODE_TYPE_DRIVER, 82500, 1680, 1940, |
1150 | 1980, 2200, 0, 720, 725, 730, 750, 0, | |
1151 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1152 | .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
78691960 | 1153 | /* 83 - 1680x720@60Hz 64:27 */ |
8ec6e075 SS |
1154 | { DRM_MODE("1680x720", DRM_MODE_TYPE_DRIVER, 99000, 1680, 1940, |
1155 | 1980, 2200, 0, 720, 725, 730, 750, 0, | |
1156 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1157 | .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
78691960 | 1158 | /* 84 - 1680x720@100Hz 64:27 */ |
8ec6e075 SS |
1159 | { DRM_MODE("1680x720", DRM_MODE_TYPE_DRIVER, 165000, 1680, 1740, |
1160 | 1780, 2000, 0, 720, 725, 730, 825, 0, | |
1161 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1162 | .vrefresh = 100, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
78691960 | 1163 | /* 85 - 1680x720@120Hz 64:27 */ |
8ec6e075 SS |
1164 | { DRM_MODE("1680x720", DRM_MODE_TYPE_DRIVER, 198000, 1680, 1740, |
1165 | 1780, 2000, 0, 720, 725, 730, 825, 0, | |
1166 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1167 | .vrefresh = 120, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
78691960 | 1168 | /* 86 - 2560x1080@24Hz 64:27 */ |
8ec6e075 SS |
1169 | { DRM_MODE("2560x1080", DRM_MODE_TYPE_DRIVER, 99000, 2560, 3558, |
1170 | 3602, 3750, 0, 1080, 1084, 1089, 1100, 0, | |
1171 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1172 | .vrefresh = 24, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
78691960 | 1173 | /* 87 - 2560x1080@25Hz 64:27 */ |
8ec6e075 SS |
1174 | { DRM_MODE("2560x1080", DRM_MODE_TYPE_DRIVER, 90000, 2560, 3008, |
1175 | 3052, 3200, 0, 1080, 1084, 1089, 1125, 0, | |
1176 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1177 | .vrefresh = 25, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
78691960 | 1178 | /* 88 - 2560x1080@30Hz 64:27 */ |
8ec6e075 SS |
1179 | { DRM_MODE("2560x1080", DRM_MODE_TYPE_DRIVER, 118800, 2560, 3328, |
1180 | 3372, 3520, 0, 1080, 1084, 1089, 1125, 0, | |
1181 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1182 | .vrefresh = 30, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
78691960 | 1183 | /* 89 - 2560x1080@50Hz 64:27 */ |
8ec6e075 SS |
1184 | { DRM_MODE("2560x1080", DRM_MODE_TYPE_DRIVER, 185625, 2560, 3108, |
1185 | 3152, 3300, 0, 1080, 1084, 1089, 1125, 0, | |
1186 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1187 | .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
78691960 | 1188 | /* 90 - 2560x1080@60Hz 64:27 */ |
8ec6e075 SS |
1189 | { DRM_MODE("2560x1080", DRM_MODE_TYPE_DRIVER, 198000, 2560, 2808, |
1190 | 2852, 3000, 0, 1080, 1084, 1089, 1100, 0, | |
1191 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1192 | .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
78691960 | 1193 | /* 91 - 2560x1080@100Hz 64:27 */ |
8ec6e075 SS |
1194 | { DRM_MODE("2560x1080", DRM_MODE_TYPE_DRIVER, 371250, 2560, 2778, |
1195 | 2822, 2970, 0, 1080, 1084, 1089, 1250, 0, | |
1196 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1197 | .vrefresh = 100, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
78691960 | 1198 | /* 92 - 2560x1080@120Hz 64:27 */ |
8ec6e075 SS |
1199 | { DRM_MODE("2560x1080", DRM_MODE_TYPE_DRIVER, 495000, 2560, 3108, |
1200 | 3152, 3300, 0, 1080, 1084, 1089, 1250, 0, | |
1201 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1202 | .vrefresh = 120, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
78691960 | 1203 | /* 93 - 3840x2160@24Hz 16:9 */ |
8ec6e075 SS |
1204 | { DRM_MODE("3840x2160", DRM_MODE_TYPE_DRIVER, 297000, 3840, 5116, |
1205 | 5204, 5500, 0, 2160, 2168, 2178, 2250, 0, | |
1206 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1207 | .vrefresh = 24, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, | |
78691960 | 1208 | /* 94 - 3840x2160@25Hz 16:9 */ |
8ec6e075 SS |
1209 | { DRM_MODE("3840x2160", DRM_MODE_TYPE_DRIVER, 297000, 3840, 4896, |
1210 | 4984, 5280, 0, 2160, 2168, 2178, 2250, 0, | |
1211 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1212 | .vrefresh = 25, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, | |
78691960 | 1213 | /* 95 - 3840x2160@30Hz 16:9 */ |
8ec6e075 SS |
1214 | { DRM_MODE("3840x2160", DRM_MODE_TYPE_DRIVER, 297000, 3840, 4016, |
1215 | 4104, 4400, 0, 2160, 2168, 2178, 2250, 0, | |
1216 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1217 | .vrefresh = 30, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, | |
78691960 | 1218 | /* 96 - 3840x2160@50Hz 16:9 */ |
8ec6e075 SS |
1219 | { DRM_MODE("3840x2160", DRM_MODE_TYPE_DRIVER, 594000, 3840, 4896, |
1220 | 4984, 5280, 0, 2160, 2168, 2178, 2250, 0, | |
1221 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1222 | .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, | |
78691960 | 1223 | /* 97 - 3840x2160@60Hz 16:9 */ |
8ec6e075 SS |
1224 | { DRM_MODE("3840x2160", DRM_MODE_TYPE_DRIVER, 594000, 3840, 4016, |
1225 | 4104, 4400, 0, 2160, 2168, 2178, 2250, 0, | |
1226 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1227 | .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, | |
78691960 | 1228 | /* 98 - 4096x2160@24Hz 256:135 */ |
8ec6e075 SS |
1229 | { DRM_MODE("4096x2160", DRM_MODE_TYPE_DRIVER, 297000, 4096, 5116, |
1230 | 5204, 5500, 0, 2160, 2168, 2178, 2250, 0, | |
1231 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1232 | .vrefresh = 24, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_256_135, }, | |
78691960 | 1233 | /* 99 - 4096x2160@25Hz 256:135 */ |
8ec6e075 SS |
1234 | { DRM_MODE("4096x2160", DRM_MODE_TYPE_DRIVER, 297000, 4096, 5064, |
1235 | 5152, 5280, 0, 2160, 2168, 2178, 2250, 0, | |
1236 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1237 | .vrefresh = 25, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_256_135, }, | |
78691960 | 1238 | /* 100 - 4096x2160@30Hz 256:135 */ |
8ec6e075 SS |
1239 | { DRM_MODE("4096x2160", DRM_MODE_TYPE_DRIVER, 297000, 4096, 4184, |
1240 | 4272, 4400, 0, 2160, 2168, 2178, 2250, 0, | |
1241 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1242 | .vrefresh = 30, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_256_135, }, | |
78691960 | 1243 | /* 101 - 4096x2160@50Hz 256:135 */ |
8ec6e075 SS |
1244 | { DRM_MODE("4096x2160", DRM_MODE_TYPE_DRIVER, 594000, 4096, 5064, |
1245 | 5152, 5280, 0, 2160, 2168, 2178, 2250, 0, | |
1246 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1247 | .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_256_135, }, | |
78691960 | 1248 | /* 102 - 4096x2160@60Hz 256:135 */ |
8ec6e075 SS |
1249 | { DRM_MODE("4096x2160", DRM_MODE_TYPE_DRIVER, 594000, 4096, 4184, |
1250 | 4272, 4400, 0, 2160, 2168, 2178, 2250, 0, | |
1251 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1252 | .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_256_135, }, | |
78691960 | 1253 | /* 103 - 3840x2160@24Hz 64:27 */ |
8ec6e075 SS |
1254 | { DRM_MODE("3840x2160", DRM_MODE_TYPE_DRIVER, 297000, 3840, 5116, |
1255 | 5204, 5500, 0, 2160, 2168, 2178, 2250, 0, | |
1256 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1257 | .vrefresh = 24, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
78691960 | 1258 | /* 104 - 3840x2160@25Hz 64:27 */ |
8ec6e075 SS |
1259 | { DRM_MODE("3840x2160", DRM_MODE_TYPE_DRIVER, 297000, 3840, 4896, |
1260 | 4984, 5280, 0, 2160, 2168, 2178, 2250, 0, | |
1261 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1262 | .vrefresh = 25, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
78691960 | 1263 | /* 105 - 3840x2160@30Hz 64:27 */ |
8ec6e075 SS |
1264 | { DRM_MODE("3840x2160", DRM_MODE_TYPE_DRIVER, 297000, 3840, 4016, |
1265 | 4104, 4400, 0, 2160, 2168, 2178, 2250, 0, | |
1266 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1267 | .vrefresh = 30, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
78691960 | 1268 | /* 106 - 3840x2160@50Hz 64:27 */ |
8ec6e075 SS |
1269 | { DRM_MODE("3840x2160", DRM_MODE_TYPE_DRIVER, 594000, 3840, 4896, |
1270 | 4984, 5280, 0, 2160, 2168, 2178, 2250, 0, | |
1271 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1272 | .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
78691960 | 1273 | /* 107 - 3840x2160@60Hz 64:27 */ |
8ec6e075 SS |
1274 | { DRM_MODE("3840x2160", DRM_MODE_TYPE_DRIVER, 594000, 3840, 4016, |
1275 | 4104, 4400, 0, 2160, 2168, 2178, 2250, 0, | |
1276 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1277 | .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
978f6b06 VS |
1278 | /* 108 - 1280x720@48Hz 16:9 */ |
1279 | { DRM_MODE("1280x720", DRM_MODE_TYPE_DRIVER, 90000, 1280, 2240, | |
1280 | 2280, 2500, 0, 720, 725, 730, 750, 0, | |
1281 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1282 | .vrefresh = 48, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, | |
1283 | /* 109 - 1280x720@48Hz 64:27 */ | |
1284 | { DRM_MODE("1280x720", DRM_MODE_TYPE_DRIVER, 90000, 1280, 2240, | |
1285 | 2280, 2500, 0, 720, 725, 730, 750, 0, | |
1286 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1287 | .vrefresh = 48, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
1288 | /* 110 - 1680x720@48Hz 64:27 */ | |
1289 | { DRM_MODE("1680x720", DRM_MODE_TYPE_DRIVER, 99000, 1680, 2490, | |
1290 | 2530, 2750, 0, 720, 725, 730, 750, 0, | |
1291 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1292 | .vrefresh = 48, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
1293 | /* 111 - 1920x1080@48Hz 16:9 */ | |
1294 | { DRM_MODE("1920x1080", DRM_MODE_TYPE_DRIVER, 148500, 1920, 2558, | |
1295 | 2602, 2750, 0, 1080, 1084, 1089, 1125, 0, | |
1296 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1297 | .vrefresh = 48, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, | |
1298 | /* 112 - 1920x1080@48Hz 64:27 */ | |
1299 | { DRM_MODE("1920x1080", DRM_MODE_TYPE_DRIVER, 148500, 1920, 2558, | |
1300 | 2602, 2750, 0, 1080, 1084, 1089, 1125, 0, | |
1301 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1302 | .vrefresh = 48, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
1303 | /* 113 - 2560x1080@48Hz 64:27 */ | |
1304 | { DRM_MODE("2560x1080", DRM_MODE_TYPE_DRIVER, 198000, 2560, 3558, | |
1305 | 3602, 3750, 0, 1080, 1084, 1089, 1100, 0, | |
1306 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1307 | .vrefresh = 48, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
1308 | /* 114 - 3840x2160@48Hz 16:9 */ | |
1309 | { DRM_MODE("3840x2160", DRM_MODE_TYPE_DRIVER, 594000, 3840, 5116, | |
1310 | 5204, 5500, 0, 2160, 2168, 2178, 2250, 0, | |
1311 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1312 | .vrefresh = 48, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, | |
1313 | /* 115 - 4096x2160@48Hz 256:135 */ | |
1314 | { DRM_MODE("4096x2160", DRM_MODE_TYPE_DRIVER, 594000, 4096, 5116, | |
1315 | 5204, 5500, 0, 2160, 2168, 2178, 2250, 0, | |
1316 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1317 | .vrefresh = 48, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_256_135, }, | |
1318 | /* 116 - 3840x2160@48Hz 64:27 */ | |
1319 | { DRM_MODE("3840x2160", DRM_MODE_TYPE_DRIVER, 594000, 3840, 5116, | |
1320 | 5204, 5500, 0, 2160, 2168, 2178, 2250, 0, | |
1321 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1322 | .vrefresh = 48, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
1323 | /* 117 - 3840x2160@100Hz 16:9 */ | |
1324 | { DRM_MODE("3840x2160", DRM_MODE_TYPE_DRIVER, 1188000, 3840, 4896, | |
1325 | 4984, 5280, 0, 2160, 2168, 2178, 2250, 0, | |
1326 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1327 | .vrefresh = 100, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, | |
1328 | /* 118 - 3840x2160@120Hz 16:9 */ | |
1329 | { DRM_MODE("3840x2160", DRM_MODE_TYPE_DRIVER, 1188000, 3840, 4016, | |
1330 | 4104, 4400, 0, 2160, 2168, 2178, 2250, 0, | |
1331 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1332 | .vrefresh = 120, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, | |
1333 | /* 119 - 3840x2160@100Hz 64:27 */ | |
1334 | { DRM_MODE("3840x2160", DRM_MODE_TYPE_DRIVER, 1188000, 3840, 4896, | |
1335 | 4984, 5280, 0, 2160, 2168, 2178, 2250, 0, | |
1336 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1337 | .vrefresh = 100, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
1338 | /* 120 - 3840x2160@120Hz 64:27 */ | |
1339 | { DRM_MODE("3840x2160", DRM_MODE_TYPE_DRIVER, 1188000, 3840, 4016, | |
1340 | 4104, 4400, 0, 2160, 2168, 2178, 2250, 0, | |
1341 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1342 | .vrefresh = 120, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
1343 | /* 121 - 5120x2160@24Hz 64:27 */ | |
1344 | { DRM_MODE("5120x2160", DRM_MODE_TYPE_DRIVER, 396000, 5120, 7116, | |
1345 | 7204, 7500, 0, 2160, 2168, 2178, 2200, 0, | |
1346 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1347 | .vrefresh = 24, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
1348 | /* 122 - 5120x2160@25Hz 64:27 */ | |
1349 | { DRM_MODE("5120x2160", DRM_MODE_TYPE_DRIVER, 396000, 5120, 6816, | |
1350 | 6904, 7200, 0, 2160, 2168, 2178, 2200, 0, | |
1351 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1352 | .vrefresh = 25, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
1353 | /* 123 - 5120x2160@30Hz 64:27 */ | |
1354 | { DRM_MODE("5120x2160", DRM_MODE_TYPE_DRIVER, 396000, 5120, 5784, | |
1355 | 5872, 6000, 0, 2160, 2168, 2178, 2200, 0, | |
1356 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1357 | .vrefresh = 30, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
1358 | /* 124 - 5120x2160@48Hz 64:27 */ | |
1359 | { DRM_MODE("5120x2160", DRM_MODE_TYPE_DRIVER, 742500, 5120, 5866, | |
1360 | 5954, 6250, 0, 2160, 2168, 2178, 2475, 0, | |
1361 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1362 | .vrefresh = 48, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
1363 | /* 125 - 5120x2160@50Hz 64:27 */ | |
1364 | { DRM_MODE("5120x2160", DRM_MODE_TYPE_DRIVER, 742500, 5120, 6216, | |
1365 | 6304, 6600, 0, 2160, 2168, 2178, 2250, 0, | |
1366 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1367 | .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
1368 | /* 126 - 5120x2160@60Hz 64:27 */ | |
1369 | { DRM_MODE("5120x2160", DRM_MODE_TYPE_DRIVER, 742500, 5120, 5284, | |
1370 | 5372, 5500, 0, 2160, 2168, 2178, 2250, 0, | |
1371 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1372 | .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
1373 | /* 127 - 5120x2160@100Hz 64:27 */ | |
1374 | { DRM_MODE("5120x2160", DRM_MODE_TYPE_DRIVER, 1485000, 5120, 6216, | |
1375 | 6304, 6600, 0, 2160, 2168, 2178, 2250, 0, | |
1376 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1377 | .vrefresh = 100, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
a6b21831 TR |
1378 | }; |
1379 | ||
f7655d42 VS |
1380 | /* |
1381 | * From CEA/CTA-861 spec. | |
1382 | * | |
1383 | * Do not access directly, instead always use cea_mode_for_vic(). | |
1384 | */ | |
1385 | static const struct drm_display_mode edid_cea_modes_193[] = { | |
1386 | /* 193 - 5120x2160@120Hz 64:27 */ | |
1387 | { DRM_MODE("5120x2160", DRM_MODE_TYPE_DRIVER, 1485000, 5120, 5284, | |
1388 | 5372, 5500, 0, 2160, 2168, 2178, 2250, 0, | |
1389 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1390 | .vrefresh = 120, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
1391 | /* 194 - 7680x4320@24Hz 16:9 */ | |
1392 | { DRM_MODE("7680x4320", DRM_MODE_TYPE_DRIVER, 1188000, 7680, 10232, | |
1393 | 10408, 11000, 0, 4320, 4336, 4356, 4500, 0, | |
1394 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1395 | .vrefresh = 24, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, | |
1396 | /* 195 - 7680x4320@25Hz 16:9 */ | |
1397 | { DRM_MODE("7680x4320", DRM_MODE_TYPE_DRIVER, 1188000, 7680, 10032, | |
1398 | 10208, 10800, 0, 4320, 4336, 4356, 4400, 0, | |
1399 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1400 | .vrefresh = 25, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, | |
1401 | /* 196 - 7680x4320@30Hz 16:9 */ | |
1402 | { DRM_MODE("7680x4320", DRM_MODE_TYPE_DRIVER, 1188000, 7680, 8232, | |
1403 | 8408, 9000, 0, 4320, 4336, 4356, 4400, 0, | |
1404 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1405 | .vrefresh = 30, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, | |
1406 | /* 197 - 7680x4320@48Hz 16:9 */ | |
1407 | { DRM_MODE("7680x4320", DRM_MODE_TYPE_DRIVER, 2376000, 7680, 10232, | |
1408 | 10408, 11000, 0, 4320, 4336, 4356, 4500, 0, | |
1409 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1410 | .vrefresh = 48, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, | |
1411 | /* 198 - 7680x4320@50Hz 16:9 */ | |
1412 | { DRM_MODE("7680x4320", DRM_MODE_TYPE_DRIVER, 2376000, 7680, 10032, | |
1413 | 10208, 10800, 0, 4320, 4336, 4356, 4400, 0, | |
1414 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1415 | .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, | |
1416 | /* 199 - 7680x4320@60Hz 16:9 */ | |
1417 | { DRM_MODE("7680x4320", DRM_MODE_TYPE_DRIVER, 2376000, 7680, 8232, | |
1418 | 8408, 9000, 0, 4320, 4336, 4356, 4400, 0, | |
1419 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1420 | .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, | |
1421 | /* 200 - 7680x4320@100Hz 16:9 */ | |
1422 | { DRM_MODE("7680x4320", DRM_MODE_TYPE_DRIVER, 4752000, 7680, 9792, | |
1423 | 9968, 10560, 0, 4320, 4336, 4356, 4500, 0, | |
1424 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1425 | .vrefresh = 100, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, | |
1426 | /* 201 - 7680x4320@120Hz 16:9 */ | |
1427 | { DRM_MODE("7680x4320", DRM_MODE_TYPE_DRIVER, 4752000, 7680, 8032, | |
1428 | 8208, 8800, 0, 4320, 4336, 4356, 4500, 0, | |
1429 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1430 | .vrefresh = 120, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, | |
1431 | /* 202 - 7680x4320@24Hz 64:27 */ | |
1432 | { DRM_MODE("7680x4320", DRM_MODE_TYPE_DRIVER, 1188000, 7680, 10232, | |
1433 | 10408, 11000, 0, 4320, 4336, 4356, 4500, 0, | |
1434 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1435 | .vrefresh = 24, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
1436 | /* 203 - 7680x4320@25Hz 64:27 */ | |
1437 | { DRM_MODE("7680x4320", DRM_MODE_TYPE_DRIVER, 1188000, 7680, 10032, | |
1438 | 10208, 10800, 0, 4320, 4336, 4356, 4400, 0, | |
1439 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1440 | .vrefresh = 25, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
1441 | /* 204 - 7680x4320@30Hz 64:27 */ | |
1442 | { DRM_MODE("7680x4320", DRM_MODE_TYPE_DRIVER, 1188000, 7680, 8232, | |
1443 | 8408, 9000, 0, 4320, 4336, 4356, 4400, 0, | |
1444 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1445 | .vrefresh = 30, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
1446 | /* 205 - 7680x4320@48Hz 64:27 */ | |
1447 | { DRM_MODE("7680x4320", DRM_MODE_TYPE_DRIVER, 2376000, 7680, 10232, | |
1448 | 10408, 11000, 0, 4320, 4336, 4356, 4500, 0, | |
1449 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1450 | .vrefresh = 48, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
1451 | /* 206 - 7680x4320@50Hz 64:27 */ | |
1452 | { DRM_MODE("7680x4320", DRM_MODE_TYPE_DRIVER, 2376000, 7680, 10032, | |
1453 | 10208, 10800, 0, 4320, 4336, 4356, 4400, 0, | |
1454 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1455 | .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
1456 | /* 207 - 7680x4320@60Hz 64:27 */ | |
1457 | { DRM_MODE("7680x4320", DRM_MODE_TYPE_DRIVER, 2376000, 7680, 8232, | |
1458 | 8408, 9000, 0, 4320, 4336, 4356, 4400, 0, | |
1459 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1460 | .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
1461 | /* 208 - 7680x4320@100Hz 64:27 */ | |
1462 | { DRM_MODE("7680x4320", DRM_MODE_TYPE_DRIVER, 4752000, 7680, 9792, | |
1463 | 9968, 10560, 0, 4320, 4336, 4356, 4500, 0, | |
1464 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1465 | .vrefresh = 100, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
1466 | /* 209 - 7680x4320@120Hz 64:27 */ | |
1467 | { DRM_MODE("7680x4320", DRM_MODE_TYPE_DRIVER, 4752000, 7680, 8032, | |
1468 | 8208, 8800, 0, 4320, 4336, 4356, 4500, 0, | |
1469 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1470 | .vrefresh = 120, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
1471 | /* 210 - 10240x4320@24Hz 64:27 */ | |
1472 | { DRM_MODE("10240x4320", DRM_MODE_TYPE_DRIVER, 1485000, 10240, 11732, | |
1473 | 11908, 12500, 0, 4320, 4336, 4356, 4950, 0, | |
1474 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1475 | .vrefresh = 24, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
1476 | /* 211 - 10240x4320@25Hz 64:27 */ | |
1477 | { DRM_MODE("10240x4320", DRM_MODE_TYPE_DRIVER, 1485000, 10240, 12732, | |
1478 | 12908, 13500, 0, 4320, 4336, 4356, 4400, 0, | |
1479 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1480 | .vrefresh = 25, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
1481 | /* 212 - 10240x4320@30Hz 64:27 */ | |
1482 | { DRM_MODE("10240x4320", DRM_MODE_TYPE_DRIVER, 1485000, 10240, 10528, | |
1483 | 10704, 11000, 0, 4320, 4336, 4356, 4500, 0, | |
1484 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1485 | .vrefresh = 30, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
1486 | /* 213 - 10240x4320@48Hz 64:27 */ | |
1487 | { DRM_MODE("10240x4320", DRM_MODE_TYPE_DRIVER, 2970000, 10240, 11732, | |
1488 | 11908, 12500, 0, 4320, 4336, 4356, 4950, 0, | |
1489 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1490 | .vrefresh = 48, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
1491 | /* 214 - 10240x4320@50Hz 64:27 */ | |
1492 | { DRM_MODE("10240x4320", DRM_MODE_TYPE_DRIVER, 2970000, 10240, 12732, | |
1493 | 12908, 13500, 0, 4320, 4336, 4356, 4400, 0, | |
1494 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1495 | .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
1496 | /* 215 - 10240x4320@60Hz 64:27 */ | |
1497 | { DRM_MODE("10240x4320", DRM_MODE_TYPE_DRIVER, 2970000, 10240, 10528, | |
1498 | 10704, 11000, 0, 4320, 4336, 4356, 4500, 0, | |
1499 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1500 | .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
1501 | /* 216 - 10240x4320@100Hz 64:27 */ | |
1502 | { DRM_MODE("10240x4320", DRM_MODE_TYPE_DRIVER, 5940000, 10240, 12432, | |
1503 | 12608, 13200, 0, 4320, 4336, 4356, 4500, 0, | |
1504 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1505 | .vrefresh = 100, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
1506 | /* 217 - 10240x4320@120Hz 64:27 */ | |
1507 | { DRM_MODE("10240x4320", DRM_MODE_TYPE_DRIVER, 5940000, 10240, 10528, | |
1508 | 10704, 11000, 0, 4320, 4336, 4356, 4500, 0, | |
1509 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1510 | .vrefresh = 120, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, }, | |
1511 | /* 218 - 4096x2160@100Hz 256:135 */ | |
1512 | { DRM_MODE("4096x2160", DRM_MODE_TYPE_DRIVER, 1188000, 4096, 4896, | |
1513 | 4984, 5280, 0, 2160, 2168, 2178, 2250, 0, | |
1514 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1515 | .vrefresh = 100, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_256_135, }, | |
1516 | /* 219 - 4096x2160@120Hz 256:135 */ | |
1517 | { DRM_MODE("4096x2160", DRM_MODE_TYPE_DRIVER, 1188000, 4096, 4184, | |
1518 | 4272, 4400, 0, 2160, 2168, 2178, 2250, 0, | |
1519 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
1520 | .vrefresh = 120, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_256_135, }, | |
1521 | }; | |
1522 | ||
7ebe1963 | 1523 | /* |
d9278b4c | 1524 | * HDMI 1.4 4k modes. Index using the VIC. |
7ebe1963 LD |
1525 | */ |
1526 | static const struct drm_display_mode edid_4k_modes[] = { | |
d9278b4c JN |
1527 | /* 0 - dummy, VICs start at 1 */ |
1528 | { }, | |
7ebe1963 LD |
1529 | /* 1 - 3840x2160@30Hz */ |
1530 | { DRM_MODE("3840x2160", DRM_MODE_TYPE_DRIVER, 297000, | |
1531 | 3840, 4016, 4104, 4400, 0, | |
1532 | 2160, 2168, 2178, 2250, 0, | |
1533 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
d2b43473 | 1534 | .vrefresh = 30, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
7ebe1963 LD |
1535 | /* 2 - 3840x2160@25Hz */ |
1536 | { DRM_MODE("3840x2160", DRM_MODE_TYPE_DRIVER, 297000, | |
1537 | 3840, 4896, 4984, 5280, 0, | |
1538 | 2160, 2168, 2178, 2250, 0, | |
1539 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
d2b43473 | 1540 | .vrefresh = 25, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
7ebe1963 LD |
1541 | /* 3 - 3840x2160@24Hz */ |
1542 | { DRM_MODE("3840x2160", DRM_MODE_TYPE_DRIVER, 297000, | |
1543 | 3840, 5116, 5204, 5500, 0, | |
1544 | 2160, 2168, 2178, 2250, 0, | |
1545 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
d2b43473 | 1546 | .vrefresh = 24, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, }, |
7ebe1963 LD |
1547 | /* 4 - 4096x2160@24Hz (SMPTE) */ |
1548 | { DRM_MODE("4096x2160", DRM_MODE_TYPE_DRIVER, 297000, | |
1549 | 4096, 5116, 5204, 5500, 0, | |
1550 | 2160, 2168, 2178, 2250, 0, | |
1551 | DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC), | |
d2b43473 | 1552 | .vrefresh = 24, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_256_135, }, |
7ebe1963 LD |
1553 | }; |
1554 | ||
61e57a8d | 1555 | /*** DDC fetch and block validation ***/ |
f453ba04 | 1556 | |
083ae056 AJ |
1557 | static const u8 edid_header[] = { |
1558 | 0x00, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0x00 | |
1559 | }; | |
f453ba04 | 1560 | |
db6cf833 TR |
1561 | /** |
1562 | * drm_edid_header_is_valid - sanity check the header of the base EDID block | |
1563 | * @raw_edid: pointer to raw base EDID block | |
1564 | * | |
1565 | * Sanity check the header of the base EDID block. | |
1566 | * | |
1567 | * Return: 8 if the header is perfect, down to 0 if it's totally wrong. | |
051963d4 TR |
1568 | */ |
1569 | int drm_edid_header_is_valid(const u8 *raw_edid) | |
1570 | { | |
1571 | int i, score = 0; | |
1572 | ||
1573 | for (i = 0; i < sizeof(edid_header); i++) | |
1574 | if (raw_edid[i] == edid_header[i]) | |
1575 | score++; | |
1576 | ||
1577 | return score; | |
1578 | } | |
1579 | EXPORT_SYMBOL(drm_edid_header_is_valid); | |
1580 | ||
47819ba2 AJ |
1581 | static int edid_fixup __read_mostly = 6; |
1582 | module_param_named(edid_fixup, edid_fixup, int, 0400); | |
1583 | MODULE_PARM_DESC(edid_fixup, | |
1584 | "Minimum number of valid EDID header bytes (0-8, default 6)"); | |
051963d4 | 1585 | |
40d9b043 DA |
1586 | static void drm_get_displayid(struct drm_connector *connector, |
1587 | struct edid *edid); | |
e28ad544 | 1588 | static int validate_displayid(u8 *displayid, int length, int idx); |
da9df2f4 | 1589 | |
c465bbc8 SB |
1590 | static int drm_edid_block_checksum(const u8 *raw_edid) |
1591 | { | |
1592 | int i; | |
1593 | u8 csum = 0; | |
1594 | for (i = 0; i < EDID_LENGTH; i++) | |
1595 | csum += raw_edid[i]; | |
1596 | ||
1597 | return csum; | |
1598 | } | |
1599 | ||
d6885d65 SB |
1600 | static bool drm_edid_is_zero(const u8 *in_edid, int length) |
1601 | { | |
1602 | if (memchr_inv(in_edid, 0, length)) | |
1603 | return false; | |
1604 | ||
1605 | return true; | |
1606 | } | |
1607 | ||
db6cf833 TR |
1608 | /** |
1609 | * drm_edid_block_valid - Sanity check the EDID block (base or extension) | |
1610 | * @raw_edid: pointer to raw EDID block | |
1611 | * @block: type of block to validate (0 for base, extension otherwise) | |
1612 | * @print_bad_edid: if true, dump bad EDID blocks to the console | |
6ba2bd3d | 1613 | * @edid_corrupt: if true, the header or checksum is invalid |
db6cf833 TR |
1614 | * |
1615 | * Validate a base or extension EDID block and optionally dump bad blocks to | |
1616 | * the console. | |
1617 | * | |
1618 | * Return: True if the block is valid, false otherwise. | |
f453ba04 | 1619 | */ |
6ba2bd3d TP |
1620 | bool drm_edid_block_valid(u8 *raw_edid, int block, bool print_bad_edid, |
1621 | bool *edid_corrupt) | |
f453ba04 | 1622 | { |
c465bbc8 | 1623 | u8 csum; |
61e57a8d | 1624 | struct edid *edid = (struct edid *)raw_edid; |
f453ba04 | 1625 | |
fe2ef780 SWK |
1626 | if (WARN_ON(!raw_edid)) |
1627 | return false; | |
1628 | ||
47819ba2 AJ |
1629 | if (edid_fixup > 8 || edid_fixup < 0) |
1630 | edid_fixup = 6; | |
1631 | ||
f89ec8a4 | 1632 | if (block == 0) { |
051963d4 | 1633 | int score = drm_edid_header_is_valid(raw_edid); |
6ba2bd3d TP |
1634 | if (score == 8) { |
1635 | if (edid_corrupt) | |
ac6f2e29 | 1636 | *edid_corrupt = false; |
6ba2bd3d TP |
1637 | } else if (score >= edid_fixup) { |
1638 | /* Displayport Link CTS Core 1.2 rev1.1 test 4.2.2.6 | |
1639 | * The corrupt flag needs to be set here otherwise, the | |
1640 | * fix-up code here will correct the problem, the | |
1641 | * checksum is correct and the test fails | |
1642 | */ | |
1643 | if (edid_corrupt) | |
ac6f2e29 | 1644 | *edid_corrupt = true; |
61e57a8d AJ |
1645 | DRM_DEBUG("Fixing EDID header, your hardware may be failing\n"); |
1646 | memcpy(raw_edid, edid_header, sizeof(edid_header)); | |
1647 | } else { | |
6ba2bd3d | 1648 | if (edid_corrupt) |
ac6f2e29 | 1649 | *edid_corrupt = true; |
61e57a8d AJ |
1650 | goto bad; |
1651 | } | |
1652 | } | |
f453ba04 | 1653 | |
c465bbc8 | 1654 | csum = drm_edid_block_checksum(raw_edid); |
f453ba04 | 1655 | if (csum) { |
6ba2bd3d | 1656 | if (edid_corrupt) |
ac6f2e29 | 1657 | *edid_corrupt = true; |
6ba2bd3d | 1658 | |
4a638b4e | 1659 | /* allow CEA to slide through, switches mangle this */ |
82d75356 TV |
1660 | if (raw_edid[0] == CEA_EXT) { |
1661 | DRM_DEBUG("EDID checksum is invalid, remainder is %d\n", csum); | |
1662 | DRM_DEBUG("Assuming a KVM switch modified the CEA block but left the original checksum\n"); | |
1663 | } else { | |
1664 | if (print_bad_edid) | |
813a7878 | 1665 | DRM_NOTE("EDID checksum is invalid, remainder is %d\n", csum); |
82d75356 | 1666 | |
4a638b4e | 1667 | goto bad; |
82d75356 | 1668 | } |
f453ba04 DA |
1669 | } |
1670 | ||
61e57a8d AJ |
1671 | /* per-block-type checks */ |
1672 | switch (raw_edid[0]) { | |
1673 | case 0: /* base */ | |
1674 | if (edid->version != 1) { | |
813a7878 | 1675 | DRM_NOTE("EDID has major version %d, instead of 1\n", edid->version); |
61e57a8d AJ |
1676 | goto bad; |
1677 | } | |
862b89c0 | 1678 | |
61e57a8d AJ |
1679 | if (edid->revision > 4) |
1680 | DRM_DEBUG("EDID minor > 4, assuming backward compatibility\n"); | |
1681 | break; | |
862b89c0 | 1682 | |
61e57a8d AJ |
1683 | default: |
1684 | break; | |
1685 | } | |
47ee4ccf | 1686 | |
fe2ef780 | 1687 | return true; |
f453ba04 DA |
1688 | |
1689 | bad: | |
fe2ef780 | 1690 | if (print_bad_edid) { |
da4c07b7 | 1691 | if (drm_edid_is_zero(raw_edid, EDID_LENGTH)) { |
499447db | 1692 | pr_notice("EDID block is all zeroes\n"); |
da4c07b7 | 1693 | } else { |
499447db | 1694 | pr_notice("Raw EDID:\n"); |
813a7878 CW |
1695 | print_hex_dump(KERN_NOTICE, |
1696 | " \t", DUMP_PREFIX_NONE, 16, 1, | |
1697 | raw_edid, EDID_LENGTH, false); | |
da4c07b7 | 1698 | } |
f453ba04 | 1699 | } |
fe2ef780 | 1700 | return false; |
f453ba04 | 1701 | } |
da0df92b | 1702 | EXPORT_SYMBOL(drm_edid_block_valid); |
61e57a8d AJ |
1703 | |
1704 | /** | |
1705 | * drm_edid_is_valid - sanity check EDID data | |
1706 | * @edid: EDID data | |
1707 | * | |
1708 | * Sanity-check an entire EDID record (including extensions) | |
db6cf833 TR |
1709 | * |
1710 | * Return: True if the EDID data is valid, false otherwise. | |
61e57a8d AJ |
1711 | */ |
1712 | bool drm_edid_is_valid(struct edid *edid) | |
1713 | { | |
1714 | int i; | |
1715 | u8 *raw = (u8 *)edid; | |
1716 | ||
1717 | if (!edid) | |
1718 | return false; | |
1719 | ||
1720 | for (i = 0; i <= edid->extensions; i++) | |
6ba2bd3d | 1721 | if (!drm_edid_block_valid(raw + i * EDID_LENGTH, i, true, NULL)) |
61e57a8d AJ |
1722 | return false; |
1723 | ||
1724 | return true; | |
1725 | } | |
3c537889 | 1726 | EXPORT_SYMBOL(drm_edid_is_valid); |
f453ba04 | 1727 | |
61e57a8d AJ |
1728 | #define DDC_SEGMENT_ADDR 0x30 |
1729 | /** | |
db6cf833 | 1730 | * drm_do_probe_ddc_edid() - get EDID information via I2C |
7c58e87e | 1731 | * @data: I2C device adapter |
fc66811c DV |
1732 | * @buf: EDID data buffer to be filled |
1733 | * @block: 128 byte EDID block to start fetching from | |
1734 | * @len: EDID data buffer length to fetch | |
1735 | * | |
db6cf833 | 1736 | * Try to fetch EDID information by calling I2C driver functions. |
61e57a8d | 1737 | * |
db6cf833 | 1738 | * Return: 0 on success or -1 on failure. |
61e57a8d AJ |
1739 | */ |
1740 | static int | |
18df89fe | 1741 | drm_do_probe_ddc_edid(void *data, u8 *buf, unsigned int block, size_t len) |
61e57a8d | 1742 | { |
18df89fe | 1743 | struct i2c_adapter *adapter = data; |
61e57a8d | 1744 | unsigned char start = block * EDID_LENGTH; |
cd004b3f S |
1745 | unsigned char segment = block >> 1; |
1746 | unsigned char xfers = segment ? 3 : 2; | |
4819d2e4 CW |
1747 | int ret, retries = 5; |
1748 | ||
db6cf833 TR |
1749 | /* |
1750 | * The core I2C driver will automatically retry the transfer if the | |
4819d2e4 CW |
1751 | * adapter reports EAGAIN. However, we find that bit-banging transfers |
1752 | * are susceptible to errors under a heavily loaded machine and | |
1753 | * generate spurious NAKs and timeouts. Retrying the transfer | |
1754 | * of the individual block a few times seems to overcome this. | |
1755 | */ | |
1756 | do { | |
1757 | struct i2c_msg msgs[] = { | |
1758 | { | |
cd004b3f S |
1759 | .addr = DDC_SEGMENT_ADDR, |
1760 | .flags = 0, | |
1761 | .len = 1, | |
1762 | .buf = &segment, | |
1763 | }, { | |
4819d2e4 CW |
1764 | .addr = DDC_ADDR, |
1765 | .flags = 0, | |
1766 | .len = 1, | |
1767 | .buf = &start, | |
1768 | }, { | |
1769 | .addr = DDC_ADDR, | |
1770 | .flags = I2C_M_RD, | |
1771 | .len = len, | |
1772 | .buf = buf, | |
1773 | } | |
1774 | }; | |
cd004b3f | 1775 | |
db6cf833 TR |
1776 | /* |
1777 | * Avoid sending the segment addr to not upset non-compliant | |
1778 | * DDC monitors. | |
1779 | */ | |
cd004b3f S |
1780 | ret = i2c_transfer(adapter, &msgs[3 - xfers], xfers); |
1781 | ||
9292f37e ED |
1782 | if (ret == -ENXIO) { |
1783 | DRM_DEBUG_KMS("drm: skipping non-existent adapter %s\n", | |
1784 | adapter->name); | |
1785 | break; | |
1786 | } | |
cd004b3f | 1787 | } while (ret != xfers && --retries); |
4819d2e4 | 1788 | |
cd004b3f | 1789 | return ret == xfers ? 0 : -1; |
61e57a8d AJ |
1790 | } |
1791 | ||
14544d09 CW |
1792 | static void connector_bad_edid(struct drm_connector *connector, |
1793 | u8 *edid, int num_blocks) | |
1794 | { | |
1795 | int i; | |
1796 | ||
f0a8f533 | 1797 | if (connector->bad_edid_counter++ && !drm_debug_enabled(DRM_UT_KMS)) |
14544d09 CW |
1798 | return; |
1799 | ||
1800 | dev_warn(connector->dev->dev, | |
1801 | "%s: EDID is invalid:\n", | |
1802 | connector->name); | |
1803 | for (i = 0; i < num_blocks; i++) { | |
1804 | u8 *block = edid + i * EDID_LENGTH; | |
1805 | char prefix[20]; | |
1806 | ||
1807 | if (drm_edid_is_zero(block, EDID_LENGTH)) | |
1808 | sprintf(prefix, "\t[%02x] ZERO ", i); | |
1809 | else if (!drm_edid_block_valid(block, i, false, NULL)) | |
1810 | sprintf(prefix, "\t[%02x] BAD ", i); | |
1811 | else | |
1812 | sprintf(prefix, "\t[%02x] GOOD ", i); | |
1813 | ||
1814 | print_hex_dump(KERN_WARNING, | |
1815 | prefix, DUMP_PREFIX_NONE, 16, 1, | |
1816 | block, EDID_LENGTH, false); | |
1817 | } | |
1818 | } | |
1819 | ||
56a2b7f2 JN |
1820 | /* Get override or firmware EDID */ |
1821 | static struct edid *drm_get_override_edid(struct drm_connector *connector) | |
1822 | { | |
1823 | struct edid *override = NULL; | |
1824 | ||
1825 | if (connector->override_edid) | |
1826 | override = drm_edid_duplicate(connector->edid_blob_ptr->data); | |
1827 | ||
1828 | if (!override) | |
1829 | override = drm_load_edid_firmware(connector); | |
1830 | ||
1831 | return IS_ERR(override) ? NULL : override; | |
1832 | } | |
1833 | ||
48eaeb76 JN |
1834 | /** |
1835 | * drm_add_override_edid_modes - add modes from override/firmware EDID | |
1836 | * @connector: connector we're probing | |
1837 | * | |
1838 | * Add modes from the override/firmware EDID, if available. Only to be used from | |
1839 | * drm_helper_probe_single_connector_modes() as a fallback for when DDC probe | |
1840 | * failed during drm_get_edid() and caused the override/firmware EDID to be | |
1841 | * skipped. | |
1842 | * | |
1843 | * Return: The number of modes added or 0 if we couldn't find any. | |
1844 | */ | |
1845 | int drm_add_override_edid_modes(struct drm_connector *connector) | |
1846 | { | |
1847 | struct edid *override; | |
1848 | int num_modes = 0; | |
1849 | ||
1850 | override = drm_get_override_edid(connector); | |
1851 | if (override) { | |
1852 | drm_connector_update_edid_property(connector, override); | |
1853 | num_modes = drm_add_edid_modes(connector, override); | |
1854 | kfree(override); | |
1855 | ||
1856 | DRM_DEBUG_KMS("[CONNECTOR:%d:%s] adding %d modes via fallback override/firmware EDID\n", | |
1857 | connector->base.id, connector->name, num_modes); | |
1858 | } | |
1859 | ||
1860 | return num_modes; | |
1861 | } | |
1862 | EXPORT_SYMBOL(drm_add_override_edid_modes); | |
1863 | ||
18df89fe LPC |
1864 | /** |
1865 | * drm_do_get_edid - get EDID data using a custom EDID block read function | |
1866 | * @connector: connector we're probing | |
1867 | * @get_edid_block: EDID block read function | |
1868 | * @data: private data passed to the block read function | |
1869 | * | |
1870 | * When the I2C adapter connected to the DDC bus is hidden behind a device that | |
1871 | * exposes a different interface to read EDID blocks this function can be used | |
1872 | * to get EDID data using a custom block read function. | |
1873 | * | |
1874 | * As in the general case the DDC bus is accessible by the kernel at the I2C | |
1875 | * level, drivers must make all reasonable efforts to expose it as an I2C | |
1876 | * adapter and use drm_get_edid() instead of abusing this function. | |
1877 | * | |
53fd40a9 JN |
1878 | * The EDID may be overridden using debugfs override_edid or firmare EDID |
1879 | * (drm_load_edid_firmware() and drm.edid_firmware parameter), in this priority | |
1880 | * order. Having either of them bypasses actual EDID reads. | |
1881 | * | |
18df89fe LPC |
1882 | * Return: Pointer to valid EDID or NULL if we couldn't find any. |
1883 | */ | |
1884 | struct edid *drm_do_get_edid(struct drm_connector *connector, | |
1885 | int (*get_edid_block)(void *data, u8 *buf, unsigned int block, | |
1886 | size_t len), | |
1887 | void *data) | |
61e57a8d | 1888 | { |
0ea75e23 | 1889 | int i, j = 0, valid_extensions = 0; |
f14f3686 | 1890 | u8 *edid, *new; |
56a2b7f2 | 1891 | struct edid *override; |
53fd40a9 | 1892 | |
56a2b7f2 JN |
1893 | override = drm_get_override_edid(connector); |
1894 | if (override) | |
53fd40a9 | 1895 | return override; |
61e57a8d | 1896 | |
f14f3686 | 1897 | if ((edid = kmalloc(EDID_LENGTH, GFP_KERNEL)) == NULL) |
61e57a8d AJ |
1898 | return NULL; |
1899 | ||
1900 | /* base block fetch */ | |
1901 | for (i = 0; i < 4; i++) { | |
f14f3686 | 1902 | if (get_edid_block(data, edid, 0, EDID_LENGTH)) |
61e57a8d | 1903 | goto out; |
14544d09 | 1904 | if (drm_edid_block_valid(edid, 0, false, |
6ba2bd3d | 1905 | &connector->edid_corrupt)) |
61e57a8d | 1906 | break; |
f14f3686 | 1907 | if (i == 0 && drm_edid_is_zero(edid, EDID_LENGTH)) { |
4a9a8b71 DA |
1908 | connector->null_edid_counter++; |
1909 | goto carp; | |
1910 | } | |
61e57a8d AJ |
1911 | } |
1912 | if (i == 4) | |
1913 | goto carp; | |
1914 | ||
1915 | /* if there's no extensions, we're done */ | |
14544d09 CW |
1916 | valid_extensions = edid[0x7e]; |
1917 | if (valid_extensions == 0) | |
f14f3686 | 1918 | return (struct edid *)edid; |
61e57a8d | 1919 | |
14544d09 | 1920 | new = krealloc(edid, (valid_extensions + 1) * EDID_LENGTH, GFP_KERNEL); |
61e57a8d AJ |
1921 | if (!new) |
1922 | goto out; | |
f14f3686 | 1923 | edid = new; |
61e57a8d | 1924 | |
f14f3686 | 1925 | for (j = 1; j <= edid[0x7e]; j++) { |
14544d09 | 1926 | u8 *block = edid + j * EDID_LENGTH; |
a28187cc | 1927 | |
61e57a8d | 1928 | for (i = 0; i < 4; i++) { |
a28187cc | 1929 | if (get_edid_block(data, block, j, EDID_LENGTH)) |
61e57a8d | 1930 | goto out; |
14544d09 | 1931 | if (drm_edid_block_valid(block, j, false, NULL)) |
61e57a8d AJ |
1932 | break; |
1933 | } | |
f934ec8c | 1934 | |
14544d09 CW |
1935 | if (i == 4) |
1936 | valid_extensions--; | |
0ea75e23 ST |
1937 | } |
1938 | ||
f14f3686 | 1939 | if (valid_extensions != edid[0x7e]) { |
14544d09 CW |
1940 | u8 *base; |
1941 | ||
1942 | connector_bad_edid(connector, edid, edid[0x7e] + 1); | |
1943 | ||
f14f3686 CW |
1944 | edid[EDID_LENGTH-1] += edid[0x7e] - valid_extensions; |
1945 | edid[0x7e] = valid_extensions; | |
14544d09 | 1946 | |
6da2ec56 KC |
1947 | new = kmalloc_array(valid_extensions + 1, EDID_LENGTH, |
1948 | GFP_KERNEL); | |
0ea75e23 ST |
1949 | if (!new) |
1950 | goto out; | |
14544d09 CW |
1951 | |
1952 | base = new; | |
1953 | for (i = 0; i <= edid[0x7e]; i++) { | |
1954 | u8 *block = edid + i * EDID_LENGTH; | |
1955 | ||
1956 | if (!drm_edid_block_valid(block, i, false, NULL)) | |
1957 | continue; | |
1958 | ||
1959 | memcpy(base, block, EDID_LENGTH); | |
1960 | base += EDID_LENGTH; | |
1961 | } | |
1962 | ||
1963 | kfree(edid); | |
f14f3686 | 1964 | edid = new; |
61e57a8d AJ |
1965 | } |
1966 | ||
f14f3686 | 1967 | return (struct edid *)edid; |
61e57a8d AJ |
1968 | |
1969 | carp: | |
14544d09 | 1970 | connector_bad_edid(connector, edid, 1); |
61e57a8d | 1971 | out: |
f14f3686 | 1972 | kfree(edid); |
61e57a8d AJ |
1973 | return NULL; |
1974 | } | |
18df89fe | 1975 | EXPORT_SYMBOL_GPL(drm_do_get_edid); |
61e57a8d AJ |
1976 | |
1977 | /** | |
db6cf833 TR |
1978 | * drm_probe_ddc() - probe DDC presence |
1979 | * @adapter: I2C adapter to probe | |
fc66811c | 1980 | * |
db6cf833 | 1981 | * Return: True on success, false on failure. |
61e57a8d | 1982 | */ |
fbff4690 | 1983 | bool |
61e57a8d AJ |
1984 | drm_probe_ddc(struct i2c_adapter *adapter) |
1985 | { | |
1986 | unsigned char out; | |
1987 | ||
1988 | return (drm_do_probe_ddc_edid(adapter, &out, 0, 1) == 0); | |
1989 | } | |
fbff4690 | 1990 | EXPORT_SYMBOL(drm_probe_ddc); |
61e57a8d AJ |
1991 | |
1992 | /** | |
1993 | * drm_get_edid - get EDID data, if available | |
1994 | * @connector: connector we're probing | |
db6cf833 | 1995 | * @adapter: I2C adapter to use for DDC |
61e57a8d | 1996 | * |
db6cf833 | 1997 | * Poke the given I2C channel to grab EDID data if possible. If found, |
61e57a8d AJ |
1998 | * attach it to the connector. |
1999 | * | |
db6cf833 | 2000 | * Return: Pointer to valid EDID or NULL if we couldn't find any. |
61e57a8d AJ |
2001 | */ |
2002 | struct edid *drm_get_edid(struct drm_connector *connector, | |
2003 | struct i2c_adapter *adapter) | |
2004 | { | |
40d9b043 DA |
2005 | struct edid *edid; |
2006 | ||
15f080f0 JN |
2007 | if (connector->force == DRM_FORCE_OFF) |
2008 | return NULL; | |
2009 | ||
2010 | if (connector->force == DRM_FORCE_UNSPECIFIED && !drm_probe_ddc(adapter)) | |
18df89fe | 2011 | return NULL; |
61e57a8d | 2012 | |
40d9b043 DA |
2013 | edid = drm_do_get_edid(connector, drm_do_probe_ddc_edid, adapter); |
2014 | if (edid) | |
2015 | drm_get_displayid(connector, edid); | |
2016 | return edid; | |
61e57a8d AJ |
2017 | } |
2018 | EXPORT_SYMBOL(drm_get_edid); | |
2019 | ||
5cb8eaa2 LW |
2020 | /** |
2021 | * drm_get_edid_switcheroo - get EDID data for a vga_switcheroo output | |
2022 | * @connector: connector we're probing | |
2023 | * @adapter: I2C adapter to use for DDC | |
2024 | * | |
2025 | * Wrapper around drm_get_edid() for laptops with dual GPUs using one set of | |
2026 | * outputs. The wrapper adds the requisite vga_switcheroo calls to temporarily | |
2027 | * switch DDC to the GPU which is retrieving EDID. | |
2028 | * | |
2029 | * Return: Pointer to valid EDID or %NULL if we couldn't find any. | |
2030 | */ | |
2031 | struct edid *drm_get_edid_switcheroo(struct drm_connector *connector, | |
2032 | struct i2c_adapter *adapter) | |
2033 | { | |
2034 | struct pci_dev *pdev = connector->dev->pdev; | |
2035 | struct edid *edid; | |
2036 | ||
2037 | vga_switcheroo_lock_ddc(pdev); | |
2038 | edid = drm_get_edid(connector, adapter); | |
2039 | vga_switcheroo_unlock_ddc(pdev); | |
2040 | ||
2041 | return edid; | |
2042 | } | |
2043 | EXPORT_SYMBOL(drm_get_edid_switcheroo); | |
2044 | ||
51f8da59 JN |
2045 | /** |
2046 | * drm_edid_duplicate - duplicate an EDID and the extensions | |
2047 | * @edid: EDID to duplicate | |
2048 | * | |
db6cf833 | 2049 | * Return: Pointer to duplicated EDID or NULL on allocation failure. |
51f8da59 JN |
2050 | */ |
2051 | struct edid *drm_edid_duplicate(const struct edid *edid) | |
2052 | { | |
2053 | return kmemdup(edid, (edid->extensions + 1) * EDID_LENGTH, GFP_KERNEL); | |
2054 | } | |
2055 | EXPORT_SYMBOL(drm_edid_duplicate); | |
2056 | ||
61e57a8d AJ |
2057 | /*** EDID parsing ***/ |
2058 | ||
f453ba04 DA |
2059 | /** |
2060 | * edid_vendor - match a string against EDID's obfuscated vendor field | |
2061 | * @edid: EDID to match | |
2062 | * @vendor: vendor string | |
2063 | * | |
2064 | * Returns true if @vendor is in @edid, false otherwise | |
2065 | */ | |
170178fe | 2066 | static bool edid_vendor(const struct edid *edid, const char *vendor) |
f453ba04 DA |
2067 | { |
2068 | char edid_vendor[3]; | |
2069 | ||
2070 | edid_vendor[0] = ((edid->mfg_id[0] & 0x7c) >> 2) + '@'; | |
2071 | edid_vendor[1] = (((edid->mfg_id[0] & 0x3) << 3) | | |
2072 | ((edid->mfg_id[1] & 0xe0) >> 5)) + '@'; | |
16456c87 | 2073 | edid_vendor[2] = (edid->mfg_id[1] & 0x1f) + '@'; |
f453ba04 DA |
2074 | |
2075 | return !strncmp(edid_vendor, vendor, 3); | |
2076 | } | |
2077 | ||
2078 | /** | |
2079 | * edid_get_quirks - return quirk flags for a given EDID | |
2080 | * @edid: EDID to process | |
2081 | * | |
2082 | * This tells subsequent routines what fixes they need to apply. | |
2083 | */ | |
170178fe | 2084 | static u32 edid_get_quirks(const struct edid *edid) |
f453ba04 | 2085 | { |
23c4cfbd | 2086 | const struct edid_quirk *quirk; |
f453ba04 DA |
2087 | int i; |
2088 | ||
2089 | for (i = 0; i < ARRAY_SIZE(edid_quirk_list); i++) { | |
2090 | quirk = &edid_quirk_list[i]; | |
2091 | ||
2092 | if (edid_vendor(edid, quirk->vendor) && | |
2093 | (EDID_PRODUCT_ID(edid) == quirk->product_id)) | |
2094 | return quirk->quirks; | |
2095 | } | |
2096 | ||
2097 | return 0; | |
2098 | } | |
2099 | ||
2100 | #define MODE_SIZE(m) ((m)->hdisplay * (m)->vdisplay) | |
339d202c | 2101 | #define MODE_REFRESH_DIFF(c,t) (abs((c) - (t))) |
f453ba04 | 2102 | |
f453ba04 DA |
2103 | /** |
2104 | * edid_fixup_preferred - set preferred modes based on quirk list | |
2105 | * @connector: has mode list to fix up | |
2106 | * @quirks: quirks list | |
2107 | * | |
2108 | * Walk the mode list for @connector, clearing the preferred status | |
2109 | * on existing modes and setting it anew for the right mode ala @quirks. | |
2110 | */ | |
2111 | static void edid_fixup_preferred(struct drm_connector *connector, | |
2112 | u32 quirks) | |
2113 | { | |
2114 | struct drm_display_mode *t, *cur_mode, *preferred_mode; | |
f890607b | 2115 | int target_refresh = 0; |
339d202c | 2116 | int cur_vrefresh, preferred_vrefresh; |
f453ba04 DA |
2117 | |
2118 | if (list_empty(&connector->probed_modes)) | |
2119 | return; | |
2120 | ||
2121 | if (quirks & EDID_QUIRK_PREFER_LARGE_60) | |
2122 | target_refresh = 60; | |
2123 | if (quirks & EDID_QUIRK_PREFER_LARGE_75) | |
2124 | target_refresh = 75; | |
2125 | ||
2126 | preferred_mode = list_first_entry(&connector->probed_modes, | |
2127 | struct drm_display_mode, head); | |
2128 | ||
2129 | list_for_each_entry_safe(cur_mode, t, &connector->probed_modes, head) { | |
2130 | cur_mode->type &= ~DRM_MODE_TYPE_PREFERRED; | |
2131 | ||
2132 | if (cur_mode == preferred_mode) | |
2133 | continue; | |
2134 | ||
2135 | /* Largest mode is preferred */ | |
2136 | if (MODE_SIZE(cur_mode) > MODE_SIZE(preferred_mode)) | |
2137 | preferred_mode = cur_mode; | |
2138 | ||
339d202c AD |
2139 | cur_vrefresh = cur_mode->vrefresh ? |
2140 | cur_mode->vrefresh : drm_mode_vrefresh(cur_mode); | |
2141 | preferred_vrefresh = preferred_mode->vrefresh ? | |
2142 | preferred_mode->vrefresh : drm_mode_vrefresh(preferred_mode); | |
f453ba04 DA |
2143 | /* At a given size, try to get closest to target refresh */ |
2144 | if ((MODE_SIZE(cur_mode) == MODE_SIZE(preferred_mode)) && | |
339d202c AD |
2145 | MODE_REFRESH_DIFF(cur_vrefresh, target_refresh) < |
2146 | MODE_REFRESH_DIFF(preferred_vrefresh, target_refresh)) { | |
f453ba04 DA |
2147 | preferred_mode = cur_mode; |
2148 | } | |
2149 | } | |
2150 | ||
2151 | preferred_mode->type |= DRM_MODE_TYPE_PREFERRED; | |
2152 | } | |
2153 | ||
f6e252ba AJ |
2154 | static bool |
2155 | mode_is_rb(const struct drm_display_mode *mode) | |
2156 | { | |
2157 | return (mode->htotal - mode->hdisplay == 160) && | |
2158 | (mode->hsync_end - mode->hdisplay == 80) && | |
2159 | (mode->hsync_end - mode->hsync_start == 32) && | |
2160 | (mode->vsync_start - mode->vdisplay == 3); | |
2161 | } | |
2162 | ||
33c7531d AJ |
2163 | /* |
2164 | * drm_mode_find_dmt - Create a copy of a mode if present in DMT | |
2165 | * @dev: Device to duplicate against | |
2166 | * @hsize: Mode width | |
2167 | * @vsize: Mode height | |
2168 | * @fresh: Mode refresh rate | |
f6e252ba | 2169 | * @rb: Mode reduced-blanking-ness |
33c7531d AJ |
2170 | * |
2171 | * Walk the DMT mode list looking for a match for the given parameters. | |
db6cf833 TR |
2172 | * |
2173 | * Return: A newly allocated copy of the mode, or NULL if not found. | |
33c7531d | 2174 | */ |
1d42bbc8 | 2175 | struct drm_display_mode *drm_mode_find_dmt(struct drm_device *dev, |
f6e252ba AJ |
2176 | int hsize, int vsize, int fresh, |
2177 | bool rb) | |
559ee21d | 2178 | { |
07a5e632 | 2179 | int i; |
559ee21d | 2180 | |
a6b21831 | 2181 | for (i = 0; i < ARRAY_SIZE(drm_dmt_modes); i++) { |
b1f559ec | 2182 | const struct drm_display_mode *ptr = &drm_dmt_modes[i]; |
f8b46a05 AJ |
2183 | if (hsize != ptr->hdisplay) |
2184 | continue; | |
2185 | if (vsize != ptr->vdisplay) | |
2186 | continue; | |
2187 | if (fresh != drm_mode_vrefresh(ptr)) | |
2188 | continue; | |
f6e252ba AJ |
2189 | if (rb != mode_is_rb(ptr)) |
2190 | continue; | |
f8b46a05 AJ |
2191 | |
2192 | return drm_mode_duplicate(dev, ptr); | |
559ee21d | 2193 | } |
f8b46a05 AJ |
2194 | |
2195 | return NULL; | |
559ee21d | 2196 | } |
1d42bbc8 | 2197 | EXPORT_SYMBOL(drm_mode_find_dmt); |
23425cae | 2198 | |
d1ff6409 AJ |
2199 | typedef void detailed_cb(struct detailed_timing *timing, void *closure); |
2200 | ||
4d76a221 AJ |
2201 | static void |
2202 | cea_for_each_detailed_block(u8 *ext, detailed_cb *cb, void *closure) | |
2203 | { | |
2204 | int i, n = 0; | |
4966b2a9 | 2205 | u8 d = ext[0x02]; |
4d76a221 AJ |
2206 | u8 *det_base = ext + d; |
2207 | ||
4966b2a9 | 2208 | n = (127 - d) / 18; |
4d76a221 AJ |
2209 | for (i = 0; i < n; i++) |
2210 | cb((struct detailed_timing *)(det_base + 18 * i), closure); | |
2211 | } | |
2212 | ||
cbba98f8 AJ |
2213 | static void |
2214 | vtb_for_each_detailed_block(u8 *ext, detailed_cb *cb, void *closure) | |
2215 | { | |
2216 | unsigned int i, n = min((int)ext[0x02], 6); | |
2217 | u8 *det_base = ext + 5; | |
2218 | ||
2219 | if (ext[0x01] != 1) | |
2220 | return; /* unknown version */ | |
2221 | ||
2222 | for (i = 0; i < n; i++) | |
2223 | cb((struct detailed_timing *)(det_base + 18 * i), closure); | |
2224 | } | |
2225 | ||
d1ff6409 AJ |
2226 | static void |
2227 | drm_for_each_detailed_block(u8 *raw_edid, detailed_cb *cb, void *closure) | |
2228 | { | |
2229 | int i; | |
2230 | struct edid *edid = (struct edid *)raw_edid; | |
2231 | ||
2232 | if (edid == NULL) | |
2233 | return; | |
2234 | ||
2235 | for (i = 0; i < EDID_DETAILED_TIMINGS; i++) | |
2236 | cb(&(edid->detailed_timings[i]), closure); | |
2237 | ||
4d76a221 AJ |
2238 | for (i = 1; i <= raw_edid[0x7e]; i++) { |
2239 | u8 *ext = raw_edid + (i * EDID_LENGTH); | |
2240 | switch (*ext) { | |
2241 | case CEA_EXT: | |
2242 | cea_for_each_detailed_block(ext, cb, closure); | |
2243 | break; | |
cbba98f8 AJ |
2244 | case VTB_EXT: |
2245 | vtb_for_each_detailed_block(ext, cb, closure); | |
2246 | break; | |
4d76a221 AJ |
2247 | default: |
2248 | break; | |
2249 | } | |
2250 | } | |
d1ff6409 AJ |
2251 | } |
2252 | ||
2253 | static void | |
2254 | is_rb(struct detailed_timing *t, void *data) | |
2255 | { | |
2256 | u8 *r = (u8 *)t; | |
2257 | if (r[3] == EDID_DETAIL_MONITOR_RANGE) | |
2258 | if (r[15] & 0x10) | |
2259 | *(bool *)data = true; | |
2260 | } | |
2261 | ||
2262 | /* EDID 1.4 defines this explicitly. For EDID 1.3, we guess, badly. */ | |
2263 | static bool | |
2264 | drm_monitor_supports_rb(struct edid *edid) | |
2265 | { | |
2266 | if (edid->revision >= 4) { | |
b196a498 | 2267 | bool ret = false; |
d1ff6409 AJ |
2268 | drm_for_each_detailed_block((u8 *)edid, is_rb, &ret); |
2269 | return ret; | |
2270 | } | |
2271 | ||
2272 | return ((edid->input & DRM_EDID_INPUT_DIGITAL) != 0); | |
2273 | } | |
2274 | ||
7a374350 AJ |
2275 | static void |
2276 | find_gtf2(struct detailed_timing *t, void *data) | |
2277 | { | |
2278 | u8 *r = (u8 *)t; | |
2279 | if (r[3] == EDID_DETAIL_MONITOR_RANGE && r[10] == 0x02) | |
2280 | *(u8 **)data = r; | |
2281 | } | |
2282 | ||
2283 | /* Secondary GTF curve kicks in above some break frequency */ | |
2284 | static int | |
2285 | drm_gtf2_hbreak(struct edid *edid) | |
2286 | { | |
2287 | u8 *r = NULL; | |
2288 | drm_for_each_detailed_block((u8 *)edid, find_gtf2, &r); | |
2289 | return r ? (r[12] * 2) : 0; | |
2290 | } | |
2291 | ||
2292 | static int | |
2293 | drm_gtf2_2c(struct edid *edid) | |
2294 | { | |
2295 | u8 *r = NULL; | |
2296 | drm_for_each_detailed_block((u8 *)edid, find_gtf2, &r); | |
2297 | return r ? r[13] : 0; | |
2298 | } | |
2299 | ||
2300 | static int | |
2301 | drm_gtf2_m(struct edid *edid) | |
2302 | { | |
2303 | u8 *r = NULL; | |
2304 | drm_for_each_detailed_block((u8 *)edid, find_gtf2, &r); | |
2305 | return r ? (r[15] << 8) + r[14] : 0; | |
2306 | } | |
2307 | ||
2308 | static int | |
2309 | drm_gtf2_k(struct edid *edid) | |
2310 | { | |
2311 | u8 *r = NULL; | |
2312 | drm_for_each_detailed_block((u8 *)edid, find_gtf2, &r); | |
2313 | return r ? r[16] : 0; | |
2314 | } | |
2315 | ||
2316 | static int | |
2317 | drm_gtf2_2j(struct edid *edid) | |
2318 | { | |
2319 | u8 *r = NULL; | |
2320 | drm_for_each_detailed_block((u8 *)edid, find_gtf2, &r); | |
2321 | return r ? r[17] : 0; | |
2322 | } | |
2323 | ||
2324 | /** | |
2325 | * standard_timing_level - get std. timing level(CVT/GTF/DMT) | |
2326 | * @edid: EDID block to scan | |
2327 | */ | |
2328 | static int standard_timing_level(struct edid *edid) | |
2329 | { | |
2330 | if (edid->revision >= 2) { | |
2331 | if (edid->revision >= 4 && (edid->features & DRM_EDID_FEATURE_DEFAULT_GTF)) | |
2332 | return LEVEL_CVT; | |
2333 | if (drm_gtf2_hbreak(edid)) | |
2334 | return LEVEL_GTF2; | |
bfef04ad LS |
2335 | if (edid->features & DRM_EDID_FEATURE_DEFAULT_GTF) |
2336 | return LEVEL_GTF; | |
7a374350 AJ |
2337 | } |
2338 | return LEVEL_DMT; | |
2339 | } | |
2340 | ||
23425cae AJ |
2341 | /* |
2342 | * 0 is reserved. The spec says 0x01 fill for unused timings. Some old | |
2343 | * monitors fill with ascii space (0x20) instead. | |
2344 | */ | |
2345 | static int | |
2346 | bad_std_timing(u8 a, u8 b) | |
2347 | { | |
2348 | return (a == 0x00 && b == 0x00) || | |
2349 | (a == 0x01 && b == 0x01) || | |
2350 | (a == 0x20 && b == 0x20); | |
2351 | } | |
2352 | ||
f453ba04 DA |
2353 | /** |
2354 | * drm_mode_std - convert standard mode info (width, height, refresh) into mode | |
fc66811c DV |
2355 | * @connector: connector of for the EDID block |
2356 | * @edid: EDID block to scan | |
f453ba04 DA |
2357 | * @t: standard timing params |
2358 | * | |
2359 | * Take the standard timing params (in this case width, aspect, and refresh) | |
5c61259e | 2360 | * and convert them into a real mode using CVT/GTF/DMT. |
f453ba04 | 2361 | */ |
7ca6adb3 | 2362 | static struct drm_display_mode * |
7a374350 | 2363 | drm_mode_std(struct drm_connector *connector, struct edid *edid, |
464fdeca | 2364 | struct std_timing *t) |
f453ba04 | 2365 | { |
7ca6adb3 AJ |
2366 | struct drm_device *dev = connector->dev; |
2367 | struct drm_display_mode *m, *mode = NULL; | |
5c61259e ZY |
2368 | int hsize, vsize; |
2369 | int vrefresh_rate; | |
0454beab MD |
2370 | unsigned aspect_ratio = (t->vfreq_aspect & EDID_TIMING_ASPECT_MASK) |
2371 | >> EDID_TIMING_ASPECT_SHIFT; | |
5c61259e ZY |
2372 | unsigned vfreq = (t->vfreq_aspect & EDID_TIMING_VFREQ_MASK) |
2373 | >> EDID_TIMING_VFREQ_SHIFT; | |
7a374350 | 2374 | int timing_level = standard_timing_level(edid); |
5c61259e | 2375 | |
23425cae AJ |
2376 | if (bad_std_timing(t->hsize, t->vfreq_aspect)) |
2377 | return NULL; | |
2378 | ||
5c61259e ZY |
2379 | /* According to the EDID spec, the hdisplay = hsize * 8 + 248 */ |
2380 | hsize = t->hsize * 8 + 248; | |
2381 | /* vrefresh_rate = vfreq + 60 */ | |
2382 | vrefresh_rate = vfreq + 60; | |
2383 | /* the vdisplay is calculated based on the aspect ratio */ | |
f066a17d | 2384 | if (aspect_ratio == 0) { |
464fdeca | 2385 | if (edid->revision < 3) |
f066a17d AJ |
2386 | vsize = hsize; |
2387 | else | |
2388 | vsize = (hsize * 10) / 16; | |
2389 | } else if (aspect_ratio == 1) | |
f453ba04 | 2390 | vsize = (hsize * 3) / 4; |
0454beab | 2391 | else if (aspect_ratio == 2) |
f453ba04 DA |
2392 | vsize = (hsize * 4) / 5; |
2393 | else | |
2394 | vsize = (hsize * 9) / 16; | |
a0910c8e AJ |
2395 | |
2396 | /* HDTV hack, part 1 */ | |
2397 | if (vrefresh_rate == 60 && | |
2398 | ((hsize == 1360 && vsize == 765) || | |
2399 | (hsize == 1368 && vsize == 769))) { | |
2400 | hsize = 1366; | |
2401 | vsize = 768; | |
2402 | } | |
2403 | ||
7ca6adb3 AJ |
2404 | /* |
2405 | * If this connector already has a mode for this size and refresh | |
2406 | * rate (because it came from detailed or CVT info), use that | |
2407 | * instead. This way we don't have to guess at interlace or | |
2408 | * reduced blanking. | |
2409 | */ | |
522032da | 2410 | list_for_each_entry(m, &connector->probed_modes, head) |
7ca6adb3 AJ |
2411 | if (m->hdisplay == hsize && m->vdisplay == vsize && |
2412 | drm_mode_vrefresh(m) == vrefresh_rate) | |
2413 | return NULL; | |
2414 | ||
a0910c8e AJ |
2415 | /* HDTV hack, part 2 */ |
2416 | if (hsize == 1366 && vsize == 768 && vrefresh_rate == 60) { | |
2417 | mode = drm_cvt_mode(dev, 1366, 768, vrefresh_rate, 0, 0, | |
d50ba256 | 2418 | false); |
a5ef6567 JM |
2419 | if (!mode) |
2420 | return NULL; | |
559ee21d | 2421 | mode->hdisplay = 1366; |
a4967de6 AJ |
2422 | mode->hsync_start = mode->hsync_start - 1; |
2423 | mode->hsync_end = mode->hsync_end - 1; | |
559ee21d ZY |
2424 | return mode; |
2425 | } | |
a0910c8e | 2426 | |
559ee21d | 2427 | /* check whether it can be found in default mode table */ |
f6e252ba AJ |
2428 | if (drm_monitor_supports_rb(edid)) { |
2429 | mode = drm_mode_find_dmt(dev, hsize, vsize, vrefresh_rate, | |
2430 | true); | |
2431 | if (mode) | |
2432 | return mode; | |
2433 | } | |
2434 | mode = drm_mode_find_dmt(dev, hsize, vsize, vrefresh_rate, false); | |
559ee21d ZY |
2435 | if (mode) |
2436 | return mode; | |
2437 | ||
f6e252ba | 2438 | /* okay, generate it */ |
5c61259e ZY |
2439 | switch (timing_level) { |
2440 | case LEVEL_DMT: | |
5c61259e ZY |
2441 | break; |
2442 | case LEVEL_GTF: | |
2443 | mode = drm_gtf_mode(dev, hsize, vsize, vrefresh_rate, 0, 0); | |
2444 | break; | |
7a374350 AJ |
2445 | case LEVEL_GTF2: |
2446 | /* | |
2447 | * This is potentially wrong if there's ever a monitor with | |
2448 | * more than one ranges section, each claiming a different | |
2449 | * secondary GTF curve. Please don't do that. | |
2450 | */ | |
2451 | mode = drm_gtf_mode(dev, hsize, vsize, vrefresh_rate, 0, 0); | |
fc48f169 TI |
2452 | if (!mode) |
2453 | return NULL; | |
7a374350 | 2454 | if (drm_mode_hsync(mode) > drm_gtf2_hbreak(edid)) { |
aefd330e | 2455 | drm_mode_destroy(dev, mode); |
7a374350 AJ |
2456 | mode = drm_gtf_mode_complex(dev, hsize, vsize, |
2457 | vrefresh_rate, 0, 0, | |
2458 | drm_gtf2_m(edid), | |
2459 | drm_gtf2_2c(edid), | |
2460 | drm_gtf2_k(edid), | |
2461 | drm_gtf2_2j(edid)); | |
2462 | } | |
2463 | break; | |
5c61259e | 2464 | case LEVEL_CVT: |
d50ba256 DA |
2465 | mode = drm_cvt_mode(dev, hsize, vsize, vrefresh_rate, 0, 0, |
2466 | false); | |
5c61259e ZY |
2467 | break; |
2468 | } | |
f453ba04 DA |
2469 | return mode; |
2470 | } | |
2471 | ||
b58db2c6 AJ |
2472 | /* |
2473 | * EDID is delightfully ambiguous about how interlaced modes are to be | |
2474 | * encoded. Our internal representation is of frame height, but some | |
2475 | * HDTV detailed timings are encoded as field height. | |
2476 | * | |
2477 | * The format list here is from CEA, in frame size. Technically we | |
2478 | * should be checking refresh rate too. Whatever. | |
2479 | */ | |
2480 | static void | |
2481 | drm_mode_do_interlace_quirk(struct drm_display_mode *mode, | |
2482 | struct detailed_pixel_timing *pt) | |
2483 | { | |
2484 | int i; | |
2485 | static const struct { | |
2486 | int w, h; | |
2487 | } cea_interlaced[] = { | |
2488 | { 1920, 1080 }, | |
2489 | { 720, 480 }, | |
2490 | { 1440, 480 }, | |
2491 | { 2880, 480 }, | |
2492 | { 720, 576 }, | |
2493 | { 1440, 576 }, | |
2494 | { 2880, 576 }, | |
2495 | }; | |
b58db2c6 AJ |
2496 | |
2497 | if (!(pt->misc & DRM_EDID_PT_INTERLACED)) | |
2498 | return; | |
2499 | ||
3c581411 | 2500 | for (i = 0; i < ARRAY_SIZE(cea_interlaced); i++) { |
b58db2c6 AJ |
2501 | if ((mode->hdisplay == cea_interlaced[i].w) && |
2502 | (mode->vdisplay == cea_interlaced[i].h / 2)) { | |
2503 | mode->vdisplay *= 2; | |
2504 | mode->vsync_start *= 2; | |
2505 | mode->vsync_end *= 2; | |
2506 | mode->vtotal *= 2; | |
2507 | mode->vtotal |= 1; | |
2508 | } | |
2509 | } | |
2510 | ||
2511 | mode->flags |= DRM_MODE_FLAG_INTERLACE; | |
2512 | } | |
2513 | ||
f453ba04 DA |
2514 | /** |
2515 | * drm_mode_detailed - create a new mode from an EDID detailed timing section | |
2516 | * @dev: DRM device (needed to create new mode) | |
2517 | * @edid: EDID block | |
2518 | * @timing: EDID detailed timing info | |
2519 | * @quirks: quirks to apply | |
2520 | * | |
2521 | * An EDID detailed timing block contains enough info for us to create and | |
2522 | * return a new struct drm_display_mode. | |
2523 | */ | |
2524 | static struct drm_display_mode *drm_mode_detailed(struct drm_device *dev, | |
2525 | struct edid *edid, | |
2526 | struct detailed_timing *timing, | |
2527 | u32 quirks) | |
2528 | { | |
2529 | struct drm_display_mode *mode; | |
2530 | struct detailed_pixel_timing *pt = &timing->data.pixel_data; | |
0454beab MD |
2531 | unsigned hactive = (pt->hactive_hblank_hi & 0xf0) << 4 | pt->hactive_lo; |
2532 | unsigned vactive = (pt->vactive_vblank_hi & 0xf0) << 4 | pt->vactive_lo; | |
2533 | unsigned hblank = (pt->hactive_hblank_hi & 0xf) << 8 | pt->hblank_lo; | |
2534 | unsigned vblank = (pt->vactive_vblank_hi & 0xf) << 8 | pt->vblank_lo; | |
e14cbee4 MD |
2535 | unsigned hsync_offset = (pt->hsync_vsync_offset_pulse_width_hi & 0xc0) << 2 | pt->hsync_offset_lo; |
2536 | unsigned hsync_pulse_width = (pt->hsync_vsync_offset_pulse_width_hi & 0x30) << 4 | pt->hsync_pulse_width_lo; | |
16dad1d7 | 2537 | unsigned vsync_offset = (pt->hsync_vsync_offset_pulse_width_hi & 0xc) << 2 | pt->vsync_offset_pulse_width_lo >> 4; |
e14cbee4 | 2538 | unsigned vsync_pulse_width = (pt->hsync_vsync_offset_pulse_width_hi & 0x3) << 4 | (pt->vsync_offset_pulse_width_lo & 0xf); |
f453ba04 | 2539 | |
fc438966 | 2540 | /* ignore tiny modes */ |
0454beab | 2541 | if (hactive < 64 || vactive < 64) |
fc438966 AJ |
2542 | return NULL; |
2543 | ||
0454beab | 2544 | if (pt->misc & DRM_EDID_PT_STEREO) { |
c7d015f3 | 2545 | DRM_DEBUG_KMS("stereo mode not supported\n"); |
f453ba04 DA |
2546 | return NULL; |
2547 | } | |
0454beab | 2548 | if (!(pt->misc & DRM_EDID_PT_SEPARATE_SYNC)) { |
c7d015f3 | 2549 | DRM_DEBUG_KMS("composite sync not supported\n"); |
f453ba04 DA |
2550 | } |
2551 | ||
fcb45611 ZY |
2552 | /* it is incorrect if hsync/vsync width is zero */ |
2553 | if (!hsync_pulse_width || !vsync_pulse_width) { | |
2554 | DRM_DEBUG_KMS("Incorrect Detailed timing. " | |
2555 | "Wrong Hsync/Vsync pulse width\n"); | |
2556 | return NULL; | |
2557 | } | |
bc42aabc AJ |
2558 | |
2559 | if (quirks & EDID_QUIRK_FORCE_REDUCED_BLANKING) { | |
2560 | mode = drm_cvt_mode(dev, hactive, vactive, 60, true, false, false); | |
2561 | if (!mode) | |
2562 | return NULL; | |
2563 | ||
2564 | goto set_size; | |
2565 | } | |
2566 | ||
f453ba04 DA |
2567 | mode = drm_mode_create(dev); |
2568 | if (!mode) | |
2569 | return NULL; | |
2570 | ||
f453ba04 | 2571 | if (quirks & EDID_QUIRK_135_CLOCK_TOO_HIGH) |
0454beab MD |
2572 | timing->pixel_clock = cpu_to_le16(1088); |
2573 | ||
2574 | mode->clock = le16_to_cpu(timing->pixel_clock) * 10; | |
2575 | ||
2576 | mode->hdisplay = hactive; | |
2577 | mode->hsync_start = mode->hdisplay + hsync_offset; | |
2578 | mode->hsync_end = mode->hsync_start + hsync_pulse_width; | |
2579 | mode->htotal = mode->hdisplay + hblank; | |
2580 | ||
2581 | mode->vdisplay = vactive; | |
2582 | mode->vsync_start = mode->vdisplay + vsync_offset; | |
2583 | mode->vsync_end = mode->vsync_start + vsync_pulse_width; | |
2584 | mode->vtotal = mode->vdisplay + vblank; | |
f453ba04 | 2585 | |
7064fef5 JB |
2586 | /* Some EDIDs have bogus h/vtotal values */ |
2587 | if (mode->hsync_end > mode->htotal) | |
2588 | mode->htotal = mode->hsync_end + 1; | |
2589 | if (mode->vsync_end > mode->vtotal) | |
2590 | mode->vtotal = mode->vsync_end + 1; | |
2591 | ||
b58db2c6 | 2592 | drm_mode_do_interlace_quirk(mode, pt); |
f453ba04 DA |
2593 | |
2594 | if (quirks & EDID_QUIRK_DETAILED_SYNC_PP) { | |
0454beab | 2595 | pt->misc |= DRM_EDID_PT_HSYNC_POSITIVE | DRM_EDID_PT_VSYNC_POSITIVE; |
f453ba04 DA |
2596 | } |
2597 | ||
0454beab MD |
2598 | mode->flags |= (pt->misc & DRM_EDID_PT_HSYNC_POSITIVE) ? |
2599 | DRM_MODE_FLAG_PHSYNC : DRM_MODE_FLAG_NHSYNC; | |
2600 | mode->flags |= (pt->misc & DRM_EDID_PT_VSYNC_POSITIVE) ? | |
2601 | DRM_MODE_FLAG_PVSYNC : DRM_MODE_FLAG_NVSYNC; | |
f453ba04 | 2602 | |
bc42aabc | 2603 | set_size: |
e14cbee4 MD |
2604 | mode->width_mm = pt->width_mm_lo | (pt->width_height_mm_hi & 0xf0) << 4; |
2605 | mode->height_mm = pt->height_mm_lo | (pt->width_height_mm_hi & 0xf) << 8; | |
f453ba04 DA |
2606 | |
2607 | if (quirks & EDID_QUIRK_DETAILED_IN_CM) { | |
2608 | mode->width_mm *= 10; | |
2609 | mode->height_mm *= 10; | |
2610 | } | |
2611 | ||
2612 | if (quirks & EDID_QUIRK_DETAILED_USE_MAXIMUM_SIZE) { | |
2613 | mode->width_mm = edid->width_cm * 10; | |
2614 | mode->height_mm = edid->height_cm * 10; | |
2615 | } | |
2616 | ||
bc42aabc | 2617 | mode->type = DRM_MODE_TYPE_DRIVER; |
c19b3b0f | 2618 | mode->vrefresh = drm_mode_vrefresh(mode); |
bc42aabc AJ |
2619 | drm_mode_set_name(mode); |
2620 | ||
f453ba04 DA |
2621 | return mode; |
2622 | } | |
2623 | ||
b17e52ef | 2624 | static bool |
b1f559ec CW |
2625 | mode_in_hsync_range(const struct drm_display_mode *mode, |
2626 | struct edid *edid, u8 *t) | |
b17e52ef AJ |
2627 | { |
2628 | int hsync, hmin, hmax; | |
2629 | ||
2630 | hmin = t[7]; | |
2631 | if (edid->revision >= 4) | |
2632 | hmin += ((t[4] & 0x04) ? 255 : 0); | |
2633 | hmax = t[8]; | |
2634 | if (edid->revision >= 4) | |
2635 | hmax += ((t[4] & 0x08) ? 255 : 0); | |
07a5e632 | 2636 | hsync = drm_mode_hsync(mode); |
07a5e632 | 2637 | |
b17e52ef AJ |
2638 | return (hsync <= hmax && hsync >= hmin); |
2639 | } | |
2640 | ||
2641 | static bool | |
b1f559ec CW |
2642 | mode_in_vsync_range(const struct drm_display_mode *mode, |
2643 | struct edid *edid, u8 *t) | |
b17e52ef AJ |
2644 | { |
2645 | int vsync, vmin, vmax; | |
2646 | ||
2647 | vmin = t[5]; | |
2648 | if (edid->revision >= 4) | |
2649 | vmin += ((t[4] & 0x01) ? 255 : 0); | |
2650 | vmax = t[6]; | |
2651 | if (edid->revision >= 4) | |
2652 | vmax += ((t[4] & 0x02) ? 255 : 0); | |
2653 | vsync = drm_mode_vrefresh(mode); | |
2654 | ||
2655 | return (vsync <= vmax && vsync >= vmin); | |
2656 | } | |
2657 | ||
2658 | static u32 | |
2659 | range_pixel_clock(struct edid *edid, u8 *t) | |
2660 | { | |
2661 | /* unspecified */ | |
2662 | if (t[9] == 0 || t[9] == 255) | |
2663 | return 0; | |
2664 | ||
2665 | /* 1.4 with CVT support gives us real precision, yay */ | |
2666 | if (edid->revision >= 4 && t[10] == 0x04) | |
2667 | return (t[9] * 10000) - ((t[12] >> 2) * 250); | |
2668 | ||
2669 | /* 1.3 is pathetic, so fuzz up a bit */ | |
2670 | return t[9] * 10000 + 5001; | |
2671 | } | |
2672 | ||
b17e52ef | 2673 | static bool |
b1f559ec | 2674 | mode_in_range(const struct drm_display_mode *mode, struct edid *edid, |
b17e52ef AJ |
2675 | struct detailed_timing *timing) |
2676 | { | |
2677 | u32 max_clock; | |
2678 | u8 *t = (u8 *)timing; | |
2679 | ||
2680 | if (!mode_in_hsync_range(mode, edid, t)) | |
07a5e632 AJ |
2681 | return false; |
2682 | ||
b17e52ef | 2683 | if (!mode_in_vsync_range(mode, edid, t)) |
07a5e632 AJ |
2684 | return false; |
2685 | ||
b17e52ef | 2686 | if ((max_clock = range_pixel_clock(edid, t))) |
07a5e632 AJ |
2687 | if (mode->clock > max_clock) |
2688 | return false; | |
b17e52ef AJ |
2689 | |
2690 | /* 1.4 max horizontal check */ | |
2691 | if (edid->revision >= 4 && t[10] == 0x04) | |
2692 | if (t[13] && mode->hdisplay > 8 * (t[13] + (256 * (t[12]&0x3)))) | |
2693 | return false; | |
2694 | ||
2695 | if (mode_is_rb(mode) && !drm_monitor_supports_rb(edid)) | |
2696 | return false; | |
07a5e632 AJ |
2697 | |
2698 | return true; | |
2699 | } | |
2700 | ||
7b668ebe TI |
2701 | static bool valid_inferred_mode(const struct drm_connector *connector, |
2702 | const struct drm_display_mode *mode) | |
2703 | { | |
85f8fcd6 | 2704 | const struct drm_display_mode *m; |
7b668ebe TI |
2705 | bool ok = false; |
2706 | ||
2707 | list_for_each_entry(m, &connector->probed_modes, head) { | |
2708 | if (mode->hdisplay == m->hdisplay && | |
2709 | mode->vdisplay == m->vdisplay && | |
2710 | drm_mode_vrefresh(mode) == drm_mode_vrefresh(m)) | |
2711 | return false; /* duplicated */ | |
2712 | if (mode->hdisplay <= m->hdisplay && | |
2713 | mode->vdisplay <= m->vdisplay) | |
2714 | ok = true; | |
2715 | } | |
2716 | return ok; | |
2717 | } | |
2718 | ||
b17e52ef | 2719 | static int |
cd4cd3de | 2720 | drm_dmt_modes_for_range(struct drm_connector *connector, struct edid *edid, |
b17e52ef | 2721 | struct detailed_timing *timing) |
07a5e632 AJ |
2722 | { |
2723 | int i, modes = 0; | |
2724 | struct drm_display_mode *newmode; | |
2725 | struct drm_device *dev = connector->dev; | |
2726 | ||
a6b21831 | 2727 | for (i = 0; i < ARRAY_SIZE(drm_dmt_modes); i++) { |
7b668ebe TI |
2728 | if (mode_in_range(drm_dmt_modes + i, edid, timing) && |
2729 | valid_inferred_mode(connector, drm_dmt_modes + i)) { | |
07a5e632 AJ |
2730 | newmode = drm_mode_duplicate(dev, &drm_dmt_modes[i]); |
2731 | if (newmode) { | |
2732 | drm_mode_probed_add(connector, newmode); | |
2733 | modes++; | |
2734 | } | |
2735 | } | |
2736 | } | |
2737 | ||
2738 | return modes; | |
2739 | } | |
2740 | ||
c09dedb7 TI |
2741 | /* fix up 1366x768 mode from 1368x768; |
2742 | * GFT/CVT can't express 1366 width which isn't dividable by 8 | |
2743 | */ | |
969218fe | 2744 | void drm_mode_fixup_1366x768(struct drm_display_mode *mode) |
c09dedb7 TI |
2745 | { |
2746 | if (mode->hdisplay == 1368 && mode->vdisplay == 768) { | |
2747 | mode->hdisplay = 1366; | |
2748 | mode->hsync_start--; | |
2749 | mode->hsync_end--; | |
2750 | drm_mode_set_name(mode); | |
2751 | } | |
2752 | } | |
2753 | ||
b309bd37 AJ |
2754 | static int |
2755 | drm_gtf_modes_for_range(struct drm_connector *connector, struct edid *edid, | |
2756 | struct detailed_timing *timing) | |
2757 | { | |
2758 | int i, modes = 0; | |
2759 | struct drm_display_mode *newmode; | |
2760 | struct drm_device *dev = connector->dev; | |
2761 | ||
a6b21831 | 2762 | for (i = 0; i < ARRAY_SIZE(extra_modes); i++) { |
b309bd37 AJ |
2763 | const struct minimode *m = &extra_modes[i]; |
2764 | newmode = drm_gtf_mode(dev, m->w, m->h, m->r, 0, 0); | |
fc48f169 TI |
2765 | if (!newmode) |
2766 | return modes; | |
b309bd37 | 2767 | |
969218fe | 2768 | drm_mode_fixup_1366x768(newmode); |
7b668ebe TI |
2769 | if (!mode_in_range(newmode, edid, timing) || |
2770 | !valid_inferred_mode(connector, newmode)) { | |
b309bd37 AJ |
2771 | drm_mode_destroy(dev, newmode); |
2772 | continue; | |
2773 | } | |
2774 | ||
2775 | drm_mode_probed_add(connector, newmode); | |
2776 | modes++; | |
2777 | } | |
2778 | ||
2779 | return modes; | |
2780 | } | |
2781 | ||
2782 | static int | |
2783 | drm_cvt_modes_for_range(struct drm_connector *connector, struct edid *edid, | |
2784 | struct detailed_timing *timing) | |
2785 | { | |
2786 | int i, modes = 0; | |
2787 | struct drm_display_mode *newmode; | |
2788 | struct drm_device *dev = connector->dev; | |
2789 | bool rb = drm_monitor_supports_rb(edid); | |
2790 | ||
a6b21831 | 2791 | for (i = 0; i < ARRAY_SIZE(extra_modes); i++) { |
b309bd37 AJ |
2792 | const struct minimode *m = &extra_modes[i]; |
2793 | newmode = drm_cvt_mode(dev, m->w, m->h, m->r, rb, 0, 0); | |
fc48f169 TI |
2794 | if (!newmode) |
2795 | return modes; | |
b309bd37 | 2796 | |
969218fe | 2797 | drm_mode_fixup_1366x768(newmode); |
7b668ebe TI |
2798 | if (!mode_in_range(newmode, edid, timing) || |
2799 | !valid_inferred_mode(connector, newmode)) { | |
b309bd37 AJ |
2800 | drm_mode_destroy(dev, newmode); |
2801 | continue; | |
2802 | } | |
2803 | ||
2804 | drm_mode_probed_add(connector, newmode); | |
2805 | modes++; | |
2806 | } | |
2807 | ||
2808 | return modes; | |
2809 | } | |
2810 | ||
13931579 AJ |
2811 | static void |
2812 | do_inferred_modes(struct detailed_timing *timing, void *c) | |
9340d8cf | 2813 | { |
13931579 AJ |
2814 | struct detailed_mode_closure *closure = c; |
2815 | struct detailed_non_pixel *data = &timing->data.other_data; | |
b309bd37 | 2816 | struct detailed_data_monitor_range *range = &data->data.range; |
9340d8cf | 2817 | |
cb21aafe AJ |
2818 | if (data->type != EDID_DETAIL_MONITOR_RANGE) |
2819 | return; | |
2820 | ||
2821 | closure->modes += drm_dmt_modes_for_range(closure->connector, | |
2822 | closure->edid, | |
2823 | timing); | |
b309bd37 AJ |
2824 | |
2825 | if (!version_greater(closure->edid, 1, 1)) | |
2826 | return; /* GTF not defined yet */ | |
2827 | ||
2828 | switch (range->flags) { | |
2829 | case 0x02: /* secondary gtf, XXX could do more */ | |
2830 | case 0x00: /* default gtf */ | |
2831 | closure->modes += drm_gtf_modes_for_range(closure->connector, | |
2832 | closure->edid, | |
2833 | timing); | |
2834 | break; | |
2835 | case 0x04: /* cvt, only in 1.4+ */ | |
2836 | if (!version_greater(closure->edid, 1, 3)) | |
2837 | break; | |
2838 | ||
2839 | closure->modes += drm_cvt_modes_for_range(closure->connector, | |
2840 | closure->edid, | |
2841 | timing); | |
2842 | break; | |
2843 | case 0x01: /* just the ranges, no formula */ | |
2844 | default: | |
2845 | break; | |
2846 | } | |
13931579 | 2847 | } |
69da3015 | 2848 | |
13931579 AJ |
2849 | static int |
2850 | add_inferred_modes(struct drm_connector *connector, struct edid *edid) | |
2851 | { | |
2852 | struct detailed_mode_closure closure = { | |
d456ea2e JL |
2853 | .connector = connector, |
2854 | .edid = edid, | |
13931579 | 2855 | }; |
9340d8cf | 2856 | |
13931579 AJ |
2857 | if (version_greater(edid, 1, 0)) |
2858 | drm_for_each_detailed_block((u8 *)edid, do_inferred_modes, | |
2859 | &closure); | |
9340d8cf | 2860 | |
13931579 | 2861 | return closure.modes; |
9340d8cf AJ |
2862 | } |
2863 | ||
2255be14 AJ |
2864 | static int |
2865 | drm_est3_modes(struct drm_connector *connector, struct detailed_timing *timing) | |
2866 | { | |
2867 | int i, j, m, modes = 0; | |
2868 | struct drm_display_mode *mode; | |
f3a32d74 | 2869 | u8 *est = ((u8 *)timing) + 6; |
2255be14 AJ |
2870 | |
2871 | for (i = 0; i < 6; i++) { | |
891a7469 | 2872 | for (j = 7; j >= 0; j--) { |
2255be14 | 2873 | m = (i * 8) + (7 - j); |
3c581411 | 2874 | if (m >= ARRAY_SIZE(est3_modes)) |
2255be14 AJ |
2875 | break; |
2876 | if (est[i] & (1 << j)) { | |
1d42bbc8 DA |
2877 | mode = drm_mode_find_dmt(connector->dev, |
2878 | est3_modes[m].w, | |
2879 | est3_modes[m].h, | |
f6e252ba AJ |
2880 | est3_modes[m].r, |
2881 | est3_modes[m].rb); | |
2255be14 AJ |
2882 | if (mode) { |
2883 | drm_mode_probed_add(connector, mode); | |
2884 | modes++; | |
2885 | } | |
2886 | } | |
2887 | } | |
2888 | } | |
2889 | ||
2890 | return modes; | |
2891 | } | |
2892 | ||
13931579 AJ |
2893 | static void |
2894 | do_established_modes(struct detailed_timing *timing, void *c) | |
9cf00977 | 2895 | { |
13931579 | 2896 | struct detailed_mode_closure *closure = c; |
9cf00977 | 2897 | struct detailed_non_pixel *data = &timing->data.other_data; |
9cf00977 | 2898 | |
13931579 AJ |
2899 | if (data->type == EDID_DETAIL_EST_TIMINGS) |
2900 | closure->modes += drm_est3_modes(closure->connector, timing); | |
2901 | } | |
9cf00977 | 2902 | |
13931579 AJ |
2903 | /** |
2904 | * add_established_modes - get est. modes from EDID and add them | |
db6cf833 | 2905 | * @connector: connector to add mode(s) to |
13931579 AJ |
2906 | * @edid: EDID block to scan |
2907 | * | |
2908 | * Each EDID block contains a bitmap of the supported "established modes" list | |
2909 | * (defined above). Tease them out and add them to the global modes list. | |
2910 | */ | |
2911 | static int | |
2912 | add_established_modes(struct drm_connector *connector, struct edid *edid) | |
2913 | { | |
2914 | struct drm_device *dev = connector->dev; | |
2915 | unsigned long est_bits = edid->established_timings.t1 | | |
2916 | (edid->established_timings.t2 << 8) | | |
2917 | ((edid->established_timings.mfg_rsvd & 0x80) << 9); | |
2918 | int i, modes = 0; | |
2919 | struct detailed_mode_closure closure = { | |
d456ea2e JL |
2920 | .connector = connector, |
2921 | .edid = edid, | |
13931579 | 2922 | }; |
9cf00977 | 2923 | |
13931579 AJ |
2924 | for (i = 0; i <= EDID_EST_TIMINGS; i++) { |
2925 | if (est_bits & (1<<i)) { | |
2926 | struct drm_display_mode *newmode; | |
2927 | newmode = drm_mode_duplicate(dev, &edid_est_modes[i]); | |
2928 | if (newmode) { | |
2929 | drm_mode_probed_add(connector, newmode); | |
2930 | modes++; | |
2931 | } | |
2932 | } | |
9cf00977 AJ |
2933 | } |
2934 | ||
13931579 AJ |
2935 | if (version_greater(edid, 1, 0)) |
2936 | drm_for_each_detailed_block((u8 *)edid, | |
2937 | do_established_modes, &closure); | |
2938 | ||
2939 | return modes + closure.modes; | |
2940 | } | |
2941 | ||
2942 | static void | |
2943 | do_standard_modes(struct detailed_timing *timing, void *c) | |
2944 | { | |
2945 | struct detailed_mode_closure *closure = c; | |
2946 | struct detailed_non_pixel *data = &timing->data.other_data; | |
2947 | struct drm_connector *connector = closure->connector; | |
2948 | struct edid *edid = closure->edid; | |
2949 | ||
2950 | if (data->type == EDID_DETAIL_STD_MODES) { | |
2951 | int i; | |
9cf00977 AJ |
2952 | for (i = 0; i < 6; i++) { |
2953 | struct std_timing *std; | |
2954 | struct drm_display_mode *newmode; | |
2955 | ||
2956 | std = &data->data.timings[i]; | |
464fdeca | 2957 | newmode = drm_mode_std(connector, edid, std); |
9cf00977 AJ |
2958 | if (newmode) { |
2959 | drm_mode_probed_add(connector, newmode); | |
13931579 | 2960 | closure->modes++; |
9cf00977 AJ |
2961 | } |
2962 | } | |
9cf00977 | 2963 | } |
9cf00977 AJ |
2964 | } |
2965 | ||
f453ba04 | 2966 | /** |
13931579 | 2967 | * add_standard_modes - get std. modes from EDID and add them |
db6cf833 | 2968 | * @connector: connector to add mode(s) to |
f453ba04 | 2969 | * @edid: EDID block to scan |
f453ba04 | 2970 | * |
13931579 AJ |
2971 | * Standard modes can be calculated using the appropriate standard (DMT, |
2972 | * GTF or CVT. Grab them from @edid and add them to the list. | |
f453ba04 | 2973 | */ |
13931579 AJ |
2974 | static int |
2975 | add_standard_modes(struct drm_connector *connector, struct edid *edid) | |
f453ba04 | 2976 | { |
9cf00977 | 2977 | int i, modes = 0; |
13931579 | 2978 | struct detailed_mode_closure closure = { |
d456ea2e JL |
2979 | .connector = connector, |
2980 | .edid = edid, | |
13931579 AJ |
2981 | }; |
2982 | ||
2983 | for (i = 0; i < EDID_STD_TIMINGS; i++) { | |
2984 | struct drm_display_mode *newmode; | |
2985 | ||
2986 | newmode = drm_mode_std(connector, edid, | |
464fdeca | 2987 | &edid->standard_timings[i]); |
13931579 AJ |
2988 | if (newmode) { |
2989 | drm_mode_probed_add(connector, newmode); | |
2990 | modes++; | |
2991 | } | |
2992 | } | |
2993 | ||
2994 | if (version_greater(edid, 1, 0)) | |
2995 | drm_for_each_detailed_block((u8 *)edid, do_standard_modes, | |
2996 | &closure); | |
2997 | ||
2998 | /* XXX should also look for standard codes in VTB blocks */ | |
2999 | ||
3000 | return modes + closure.modes; | |
3001 | } | |
f453ba04 | 3002 | |
13931579 AJ |
3003 | static int drm_cvt_modes(struct drm_connector *connector, |
3004 | struct detailed_timing *timing) | |
3005 | { | |
3006 | int i, j, modes = 0; | |
3007 | struct drm_display_mode *newmode; | |
3008 | struct drm_device *dev = connector->dev; | |
3009 | struct cvt_timing *cvt; | |
3010 | const int rates[] = { 60, 85, 75, 60, 50 }; | |
3011 | const u8 empty[3] = { 0, 0, 0 }; | |
a327f6b8 | 3012 | |
13931579 AJ |
3013 | for (i = 0; i < 4; i++) { |
3014 | int uninitialized_var(width), height; | |
3015 | cvt = &(timing->data.other_data.data.cvt[i]); | |
f453ba04 | 3016 | |
13931579 | 3017 | if (!memcmp(cvt->code, empty, 3)) |
9cf00977 | 3018 | continue; |
f453ba04 | 3019 | |
13931579 AJ |
3020 | height = (cvt->code[0] + ((cvt->code[1] & 0xf0) << 4) + 1) * 2; |
3021 | switch (cvt->code[1] & 0x0c) { | |
3022 | case 0x00: | |
3023 | width = height * 4 / 3; | |
3024 | break; | |
3025 | case 0x04: | |
3026 | width = height * 16 / 9; | |
3027 | break; | |
3028 | case 0x08: | |
3029 | width = height * 16 / 10; | |
3030 | break; | |
3031 | case 0x0c: | |
3032 | width = height * 15 / 9; | |
3033 | break; | |
3034 | } | |
3035 | ||
3036 | for (j = 1; j < 5; j++) { | |
3037 | if (cvt->code[2] & (1 << j)) { | |
3038 | newmode = drm_cvt_mode(dev, width, height, | |
3039 | rates[j], j == 0, | |
3040 | false, false); | |
3041 | if (newmode) { | |
3042 | drm_mode_probed_add(connector, newmode); | |
3043 | modes++; | |
3044 | } | |
3045 | } | |
3046 | } | |
f453ba04 DA |
3047 | } |
3048 | ||
3049 | return modes; | |
3050 | } | |
9cf00977 | 3051 | |
13931579 AJ |
3052 | static void |
3053 | do_cvt_mode(struct detailed_timing *timing, void *c) | |
882f0219 | 3054 | { |
13931579 AJ |
3055 | struct detailed_mode_closure *closure = c; |
3056 | struct detailed_non_pixel *data = &timing->data.other_data; | |
882f0219 | 3057 | |
13931579 AJ |
3058 | if (data->type == EDID_DETAIL_CVT_3BYTE) |
3059 | closure->modes += drm_cvt_modes(closure->connector, timing); | |
3060 | } | |
882f0219 | 3061 | |
13931579 AJ |
3062 | static int |
3063 | add_cvt_modes(struct drm_connector *connector, struct edid *edid) | |
3064 | { | |
3065 | struct detailed_mode_closure closure = { | |
d456ea2e JL |
3066 | .connector = connector, |
3067 | .edid = edid, | |
13931579 | 3068 | }; |
882f0219 | 3069 | |
13931579 AJ |
3070 | if (version_greater(edid, 1, 2)) |
3071 | drm_for_each_detailed_block((u8 *)edid, do_cvt_mode, &closure); | |
882f0219 | 3072 | |
13931579 | 3073 | /* XXX should also look for CVT codes in VTB blocks */ |
882f0219 | 3074 | |
13931579 AJ |
3075 | return closure.modes; |
3076 | } | |
3077 | ||
fa3a7340 VS |
3078 | static void fixup_detailed_cea_mode_clock(struct drm_display_mode *mode); |
3079 | ||
13931579 AJ |
3080 | static void |
3081 | do_detailed_mode(struct detailed_timing *timing, void *c) | |
3082 | { | |
3083 | struct detailed_mode_closure *closure = c; | |
3084 | struct drm_display_mode *newmode; | |
3085 | ||
3086 | if (timing->pixel_clock) { | |
3087 | newmode = drm_mode_detailed(closure->connector->dev, | |
3088 | closure->edid, timing, | |
3089 | closure->quirks); | |
3090 | if (!newmode) | |
3091 | return; | |
3092 | ||
3093 | if (closure->preferred) | |
3094 | newmode->type |= DRM_MODE_TYPE_PREFERRED; | |
3095 | ||
fa3a7340 VS |
3096 | /* |
3097 | * Detailed modes are limited to 10kHz pixel clock resolution, | |
3098 | * so fix up anything that looks like CEA/HDMI mode, but the clock | |
3099 | * is just slightly off. | |
3100 | */ | |
3101 | fixup_detailed_cea_mode_clock(newmode); | |
3102 | ||
13931579 AJ |
3103 | drm_mode_probed_add(closure->connector, newmode); |
3104 | closure->modes++; | |
c2925bde | 3105 | closure->preferred = false; |
882f0219 | 3106 | } |
13931579 | 3107 | } |
882f0219 | 3108 | |
13931579 AJ |
3109 | /* |
3110 | * add_detailed_modes - Add modes from detailed timings | |
3111 | * @connector: attached connector | |
3112 | * @edid: EDID block to scan | |
3113 | * @quirks: quirks to apply | |
3114 | */ | |
3115 | static int | |
3116 | add_detailed_modes(struct drm_connector *connector, struct edid *edid, | |
3117 | u32 quirks) | |
3118 | { | |
3119 | struct detailed_mode_closure closure = { | |
d456ea2e JL |
3120 | .connector = connector, |
3121 | .edid = edid, | |
c2925bde | 3122 | .preferred = true, |
d456ea2e | 3123 | .quirks = quirks, |
13931579 AJ |
3124 | }; |
3125 | ||
3126 | if (closure.preferred && !version_greater(edid, 1, 3)) | |
3127 | closure.preferred = | |
3128 | (edid->features & DRM_EDID_FEATURE_PREFERRED_TIMING); | |
3129 | ||
3130 | drm_for_each_detailed_block((u8 *)edid, do_detailed_mode, &closure); | |
3131 | ||
3132 | return closure.modes; | |
882f0219 | 3133 | } |
f453ba04 | 3134 | |
8fe9790d | 3135 | #define AUDIO_BLOCK 0x01 |
54ac76f8 | 3136 | #define VIDEO_BLOCK 0x02 |
f23c20c8 | 3137 | #define VENDOR_BLOCK 0x03 |
76adaa34 | 3138 | #define SPEAKER_BLOCK 0x04 |
e85959d6 | 3139 | #define HDR_STATIC_METADATA_BLOCK 0x6 |
87563fc0 SS |
3140 | #define USE_EXTENDED_TAG 0x07 |
3141 | #define EXT_VIDEO_CAPABILITY_BLOCK 0x00 | |
832d4f2f SS |
3142 | #define EXT_VIDEO_DATA_BLOCK_420 0x0E |
3143 | #define EXT_VIDEO_CAP_BLOCK_Y420CMDB 0x0F | |
8fe9790d | 3144 | #define EDID_BASIC_AUDIO (1 << 6) |
a988bc72 LPC |
3145 | #define EDID_CEA_YCRCB444 (1 << 5) |
3146 | #define EDID_CEA_YCRCB422 (1 << 4) | |
b1edd6a6 | 3147 | #define EDID_CEA_VCDB_QS (1 << 6) |
8fe9790d | 3148 | |
d4e4a31d | 3149 | /* |
8fe9790d | 3150 | * Search EDID for CEA extension block. |
f23c20c8 | 3151 | */ |
170178fe | 3152 | static u8 *drm_find_edid_extension(const struct edid *edid, int ext_id) |
f23c20c8 | 3153 | { |
8fe9790d ZW |
3154 | u8 *edid_ext = NULL; |
3155 | int i; | |
f23c20c8 ML |
3156 | |
3157 | /* No EDID or EDID extensions */ | |
3158 | if (edid == NULL || edid->extensions == 0) | |
8fe9790d | 3159 | return NULL; |
f23c20c8 | 3160 | |
f23c20c8 | 3161 | /* Find CEA extension */ |
7466f4cc | 3162 | for (i = 0; i < edid->extensions; i++) { |
8fe9790d | 3163 | edid_ext = (u8 *)edid + EDID_LENGTH * (i + 1); |
40d9b043 | 3164 | if (edid_ext[0] == ext_id) |
f23c20c8 ML |
3165 | break; |
3166 | } | |
3167 | ||
7466f4cc | 3168 | if (i == edid->extensions) |
8fe9790d ZW |
3169 | return NULL; |
3170 | ||
3171 | return edid_ext; | |
3172 | } | |
3173 | ||
40d9b043 | 3174 | |
170178fe | 3175 | static u8 *drm_find_displayid_extension(const struct edid *edid) |
40d9b043 DA |
3176 | { |
3177 | return drm_find_edid_extension(edid, DISPLAYID_EXT); | |
3178 | } | |
3179 | ||
e28ad544 AR |
3180 | static u8 *drm_find_cea_extension(const struct edid *edid) |
3181 | { | |
3182 | int ret; | |
3183 | int idx = 1; | |
3184 | int length = EDID_LENGTH; | |
3185 | struct displayid_block *block; | |
3186 | u8 *cea; | |
3187 | u8 *displayid; | |
3188 | ||
3189 | /* Look for a top level CEA extension block */ | |
3190 | cea = drm_find_edid_extension(edid, CEA_EXT); | |
3191 | if (cea) | |
3192 | return cea; | |
3193 | ||
3194 | /* CEA blocks can also be found embedded in a DisplayID block */ | |
3195 | displayid = drm_find_displayid_extension(edid); | |
3196 | if (!displayid) | |
3197 | return NULL; | |
3198 | ||
3199 | ret = validate_displayid(displayid, length, idx); | |
3200 | if (ret) | |
3201 | return NULL; | |
3202 | ||
3203 | idx += sizeof(struct displayid_hdr); | |
3204 | for_each_displayid_db(displayid, block, idx, length) { | |
3205 | if (block->tag == DATA_BLOCK_CTA) { | |
3206 | cea = (u8 *)block; | |
3207 | break; | |
3208 | } | |
3209 | } | |
3210 | ||
3211 | return cea; | |
3212 | } | |
3213 | ||
7befe621 VS |
3214 | static const struct drm_display_mode *cea_mode_for_vic(u8 vic) |
3215 | { | |
9212f8ee VS |
3216 | BUILD_BUG_ON(1 + ARRAY_SIZE(edid_cea_modes_1) - 1 != 127); |
3217 | BUILD_BUG_ON(193 + ARRAY_SIZE(edid_cea_modes_193) - 1 != 219); | |
3218 | ||
8c1b2bd9 VS |
3219 | if (vic >= 1 && vic < 1 + ARRAY_SIZE(edid_cea_modes_1)) |
3220 | return &edid_cea_modes_1[vic - 1]; | |
f7655d42 VS |
3221 | if (vic >= 193 && vic < 193 + ARRAY_SIZE(edid_cea_modes_193)) |
3222 | return &edid_cea_modes_193[vic - 193]; | |
7befe621 VS |
3223 | return NULL; |
3224 | } | |
3225 | ||
3226 | static u8 cea_num_vics(void) | |
3227 | { | |
f7655d42 | 3228 | return 193 + ARRAY_SIZE(edid_cea_modes_193); |
7befe621 VS |
3229 | } |
3230 | ||
3231 | static u8 cea_next_vic(u8 vic) | |
3232 | { | |
8c1b2bd9 | 3233 | if (++vic == 1 + ARRAY_SIZE(edid_cea_modes_1)) |
f7655d42 VS |
3234 | vic = 193; |
3235 | return vic; | |
7befe621 VS |
3236 | } |
3237 | ||
e6e79209 VS |
3238 | /* |
3239 | * Calculate the alternate clock for the CEA mode | |
3240 | * (60Hz vs. 59.94Hz etc.) | |
3241 | */ | |
3242 | static unsigned int | |
3243 | cea_mode_alternate_clock(const struct drm_display_mode *cea_mode) | |
3244 | { | |
3245 | unsigned int clock = cea_mode->clock; | |
3246 | ||
3247 | if (cea_mode->vrefresh % 6 != 0) | |
3248 | return clock; | |
3249 | ||
3250 | /* | |
3251 | * edid_cea_modes contains the 59.94Hz | |
3252 | * variant for 240 and 480 line modes, | |
3253 | * and the 60Hz variant otherwise. | |
3254 | */ | |
3255 | if (cea_mode->vdisplay == 240 || cea_mode->vdisplay == 480) | |
9afd808c | 3256 | clock = DIV_ROUND_CLOSEST(clock * 1001, 1000); |
e6e79209 | 3257 | else |
9afd808c | 3258 | clock = DIV_ROUND_CLOSEST(clock * 1000, 1001); |
e6e79209 VS |
3259 | |
3260 | return clock; | |
3261 | } | |
3262 | ||
c45a4e46 VS |
3263 | static bool |
3264 | cea_mode_alternate_timings(u8 vic, struct drm_display_mode *mode) | |
3265 | { | |
3266 | /* | |
3267 | * For certain VICs the spec allows the vertical | |
3268 | * front porch to vary by one or two lines. | |
3269 | * | |
3270 | * cea_modes[] stores the variant with the shortest | |
3271 | * vertical front porch. We can adjust the mode to | |
3272 | * get the other variants by simply increasing the | |
3273 | * vertical front porch length. | |
3274 | */ | |
7befe621 VS |
3275 | BUILD_BUG_ON(cea_mode_for_vic(8)->vtotal != 262 || |
3276 | cea_mode_for_vic(9)->vtotal != 262 || | |
3277 | cea_mode_for_vic(12)->vtotal != 262 || | |
3278 | cea_mode_for_vic(13)->vtotal != 262 || | |
3279 | cea_mode_for_vic(23)->vtotal != 312 || | |
3280 | cea_mode_for_vic(24)->vtotal != 312 || | |
3281 | cea_mode_for_vic(27)->vtotal != 312 || | |
3282 | cea_mode_for_vic(28)->vtotal != 312); | |
c45a4e46 VS |
3283 | |
3284 | if (((vic == 8 || vic == 9 || | |
3285 | vic == 12 || vic == 13) && mode->vtotal < 263) || | |
3286 | ((vic == 23 || vic == 24 || | |
3287 | vic == 27 || vic == 28) && mode->vtotal < 314)) { | |
3288 | mode->vsync_start++; | |
3289 | mode->vsync_end++; | |
3290 | mode->vtotal++; | |
3291 | ||
3292 | return true; | |
3293 | } | |
3294 | ||
3295 | return false; | |
3296 | } | |
3297 | ||
4c6bcf44 VS |
3298 | static u8 drm_match_cea_mode_clock_tolerance(const struct drm_display_mode *to_match, |
3299 | unsigned int clock_tolerance) | |
3300 | { | |
357768cc | 3301 | unsigned int match_flags = DRM_MODE_MATCH_TIMINGS | DRM_MODE_MATCH_FLAGS; |
d9278b4c | 3302 | u8 vic; |
4c6bcf44 VS |
3303 | |
3304 | if (!to_match->clock) | |
3305 | return 0; | |
3306 | ||
357768cc VS |
3307 | if (to_match->picture_aspect_ratio) |
3308 | match_flags |= DRM_MODE_MATCH_ASPECT_RATIO; | |
3309 | ||
7befe621 VS |
3310 | for (vic = 1; vic < cea_num_vics(); vic = cea_next_vic(vic)) { |
3311 | struct drm_display_mode cea_mode = *cea_mode_for_vic(vic); | |
4c6bcf44 VS |
3312 | unsigned int clock1, clock2; |
3313 | ||
3314 | /* Check both 60Hz and 59.94Hz */ | |
c45a4e46 VS |
3315 | clock1 = cea_mode.clock; |
3316 | clock2 = cea_mode_alternate_clock(&cea_mode); | |
4c6bcf44 VS |
3317 | |
3318 | if (abs(to_match->clock - clock1) > clock_tolerance && | |
3319 | abs(to_match->clock - clock2) > clock_tolerance) | |
3320 | continue; | |
3321 | ||
c45a4e46 | 3322 | do { |
357768cc | 3323 | if (drm_mode_match(to_match, &cea_mode, match_flags)) |
c45a4e46 VS |
3324 | return vic; |
3325 | } while (cea_mode_alternate_timings(vic, &cea_mode)); | |
4c6bcf44 VS |
3326 | } |
3327 | ||
3328 | return 0; | |
3329 | } | |
3330 | ||
18316c8c TR |
3331 | /** |
3332 | * drm_match_cea_mode - look for a CEA mode matching given mode | |
3333 | * @to_match: display mode | |
3334 | * | |
db6cf833 | 3335 | * Return: The CEA Video ID (VIC) of the mode or 0 if it isn't a CEA-861 |
18316c8c | 3336 | * mode. |
a4799037 | 3337 | */ |
18316c8c | 3338 | u8 drm_match_cea_mode(const struct drm_display_mode *to_match) |
a4799037 | 3339 | { |
357768cc | 3340 | unsigned int match_flags = DRM_MODE_MATCH_TIMINGS | DRM_MODE_MATCH_FLAGS; |
d9278b4c | 3341 | u8 vic; |
a4799037 | 3342 | |
a90b590e VS |
3343 | if (!to_match->clock) |
3344 | return 0; | |
3345 | ||
357768cc VS |
3346 | if (to_match->picture_aspect_ratio) |
3347 | match_flags |= DRM_MODE_MATCH_ASPECT_RATIO; | |
3348 | ||
7befe621 VS |
3349 | for (vic = 1; vic < cea_num_vics(); vic = cea_next_vic(vic)) { |
3350 | struct drm_display_mode cea_mode = *cea_mode_for_vic(vic); | |
a90b590e VS |
3351 | unsigned int clock1, clock2; |
3352 | ||
a90b590e | 3353 | /* Check both 60Hz and 59.94Hz */ |
c45a4e46 VS |
3354 | clock1 = cea_mode.clock; |
3355 | clock2 = cea_mode_alternate_clock(&cea_mode); | |
a4799037 | 3356 | |
c45a4e46 VS |
3357 | if (KHZ2PICOS(to_match->clock) != KHZ2PICOS(clock1) && |
3358 | KHZ2PICOS(to_match->clock) != KHZ2PICOS(clock2)) | |
3359 | continue; | |
3360 | ||
3361 | do { | |
357768cc | 3362 | if (drm_mode_match(to_match, &cea_mode, match_flags)) |
c45a4e46 VS |
3363 | return vic; |
3364 | } while (cea_mode_alternate_timings(vic, &cea_mode)); | |
a4799037 | 3365 | } |
c45a4e46 | 3366 | |
a4799037 SM |
3367 | return 0; |
3368 | } | |
3369 | EXPORT_SYMBOL(drm_match_cea_mode); | |
3370 | ||
d9278b4c JN |
3371 | static bool drm_valid_cea_vic(u8 vic) |
3372 | { | |
7befe621 | 3373 | return cea_mode_for_vic(vic) != NULL; |
d9278b4c JN |
3374 | } |
3375 | ||
28c03a44 | 3376 | static enum hdmi_picture_aspect drm_get_cea_aspect_ratio(const u8 video_code) |
0967e6a5 | 3377 | { |
7befe621 VS |
3378 | const struct drm_display_mode *mode = cea_mode_for_vic(video_code); |
3379 | ||
3380 | if (mode) | |
3381 | return mode->picture_aspect_ratio; | |
3382 | ||
3383 | return HDMI_PICTURE_ASPECT_NONE; | |
0967e6a5 | 3384 | } |
0967e6a5 | 3385 | |
d2b43473 WL |
3386 | static enum hdmi_picture_aspect drm_get_hdmi_aspect_ratio(const u8 video_code) |
3387 | { | |
3388 | return edid_4k_modes[video_code].picture_aspect_ratio; | |
3389 | } | |
3390 | ||
3f2f6533 LD |
3391 | /* |
3392 | * Calculate the alternate clock for HDMI modes (those from the HDMI vendor | |
3393 | * specific block). | |
3f2f6533 LD |
3394 | */ |
3395 | static unsigned int | |
3396 | hdmi_mode_alternate_clock(const struct drm_display_mode *hdmi_mode) | |
3397 | { | |
3f2f6533 LD |
3398 | return cea_mode_alternate_clock(hdmi_mode); |
3399 | } | |
3400 | ||
4c6bcf44 VS |
3401 | static u8 drm_match_hdmi_mode_clock_tolerance(const struct drm_display_mode *to_match, |
3402 | unsigned int clock_tolerance) | |
3403 | { | |
357768cc | 3404 | unsigned int match_flags = DRM_MODE_MATCH_TIMINGS | DRM_MODE_MATCH_FLAGS; |
d9278b4c | 3405 | u8 vic; |
4c6bcf44 VS |
3406 | |
3407 | if (!to_match->clock) | |
3408 | return 0; | |
3409 | ||
d2b43473 WL |
3410 | if (to_match->picture_aspect_ratio) |
3411 | match_flags |= DRM_MODE_MATCH_ASPECT_RATIO; | |
3412 | ||
d9278b4c JN |
3413 | for (vic = 1; vic < ARRAY_SIZE(edid_4k_modes); vic++) { |
3414 | const struct drm_display_mode *hdmi_mode = &edid_4k_modes[vic]; | |
4c6bcf44 VS |
3415 | unsigned int clock1, clock2; |
3416 | ||
3417 | /* Make sure to also match alternate clocks */ | |
3418 | clock1 = hdmi_mode->clock; | |
3419 | clock2 = hdmi_mode_alternate_clock(hdmi_mode); | |
3420 | ||
3421 | if (abs(to_match->clock - clock1) > clock_tolerance && | |
3422 | abs(to_match->clock - clock2) > clock_tolerance) | |
3423 | continue; | |
3424 | ||
357768cc | 3425 | if (drm_mode_match(to_match, hdmi_mode, match_flags)) |
d9278b4c | 3426 | return vic; |
4c6bcf44 VS |
3427 | } |
3428 | ||
3429 | return 0; | |
3430 | } | |
3431 | ||
3f2f6533 LD |
3432 | /* |
3433 | * drm_match_hdmi_mode - look for a HDMI mode matching given mode | |
3434 | * @to_match: display mode | |
3435 | * | |
3436 | * An HDMI mode is one defined in the HDMI vendor specific block. | |
3437 | * | |
3438 | * Returns the HDMI Video ID (VIC) of the mode or 0 if it isn't one. | |
3439 | */ | |
3440 | static u8 drm_match_hdmi_mode(const struct drm_display_mode *to_match) | |
3441 | { | |
357768cc | 3442 | unsigned int match_flags = DRM_MODE_MATCH_TIMINGS | DRM_MODE_MATCH_FLAGS; |
d9278b4c | 3443 | u8 vic; |
3f2f6533 LD |
3444 | |
3445 | if (!to_match->clock) | |
3446 | return 0; | |
3447 | ||
d2b43473 WL |
3448 | if (to_match->picture_aspect_ratio) |
3449 | match_flags |= DRM_MODE_MATCH_ASPECT_RATIO; | |
3450 | ||
d9278b4c JN |
3451 | for (vic = 1; vic < ARRAY_SIZE(edid_4k_modes); vic++) { |
3452 | const struct drm_display_mode *hdmi_mode = &edid_4k_modes[vic]; | |
3f2f6533 LD |
3453 | unsigned int clock1, clock2; |
3454 | ||
3455 | /* Make sure to also match alternate clocks */ | |
3456 | clock1 = hdmi_mode->clock; | |
3457 | clock2 = hdmi_mode_alternate_clock(hdmi_mode); | |
3458 | ||
3459 | if ((KHZ2PICOS(to_match->clock) == KHZ2PICOS(clock1) || | |
3460 | KHZ2PICOS(to_match->clock) == KHZ2PICOS(clock2)) && | |
357768cc | 3461 | drm_mode_match(to_match, hdmi_mode, match_flags)) |
d9278b4c | 3462 | return vic; |
3f2f6533 LD |
3463 | } |
3464 | return 0; | |
3465 | } | |
3466 | ||
d9278b4c JN |
3467 | static bool drm_valid_hdmi_vic(u8 vic) |
3468 | { | |
3469 | return vic > 0 && vic < ARRAY_SIZE(edid_4k_modes); | |
3470 | } | |
3471 | ||
e6e79209 VS |
3472 | static int |
3473 | add_alternate_cea_modes(struct drm_connector *connector, struct edid *edid) | |
3474 | { | |
3475 | struct drm_device *dev = connector->dev; | |
3476 | struct drm_display_mode *mode, *tmp; | |
3477 | LIST_HEAD(list); | |
3478 | int modes = 0; | |
3479 | ||
3480 | /* Don't add CEA modes if the CEA extension block is missing */ | |
3481 | if (!drm_find_cea_extension(edid)) | |
3482 | return 0; | |
3483 | ||
3484 | /* | |
3485 | * Go through all probed modes and create a new mode | |
3486 | * with the alternate clock for certain CEA modes. | |
3487 | */ | |
3488 | list_for_each_entry(mode, &connector->probed_modes, head) { | |
3f2f6533 | 3489 | const struct drm_display_mode *cea_mode = NULL; |
e6e79209 | 3490 | struct drm_display_mode *newmode; |
d9278b4c | 3491 | u8 vic = drm_match_cea_mode(mode); |
e6e79209 VS |
3492 | unsigned int clock1, clock2; |
3493 | ||
d9278b4c | 3494 | if (drm_valid_cea_vic(vic)) { |
7befe621 | 3495 | cea_mode = cea_mode_for_vic(vic); |
3f2f6533 LD |
3496 | clock2 = cea_mode_alternate_clock(cea_mode); |
3497 | } else { | |
d9278b4c JN |
3498 | vic = drm_match_hdmi_mode(mode); |
3499 | if (drm_valid_hdmi_vic(vic)) { | |
3500 | cea_mode = &edid_4k_modes[vic]; | |
3f2f6533 LD |
3501 | clock2 = hdmi_mode_alternate_clock(cea_mode); |
3502 | } | |
3503 | } | |
e6e79209 | 3504 | |
3f2f6533 LD |
3505 | if (!cea_mode) |
3506 | continue; | |
e6e79209 VS |
3507 | |
3508 | clock1 = cea_mode->clock; | |
e6e79209 VS |
3509 | |
3510 | if (clock1 == clock2) | |
3511 | continue; | |
3512 | ||
3513 | if (mode->clock != clock1 && mode->clock != clock2) | |
3514 | continue; | |
3515 | ||
3516 | newmode = drm_mode_duplicate(dev, cea_mode); | |
3517 | if (!newmode) | |
3518 | continue; | |
3519 | ||
27130212 DL |
3520 | /* Carry over the stereo flags */ |
3521 | newmode->flags |= mode->flags & DRM_MODE_FLAG_3D_MASK; | |
3522 | ||
e6e79209 VS |
3523 | /* |
3524 | * The current mode could be either variant. Make | |
3525 | * sure to pick the "other" clock for the new mode. | |
3526 | */ | |
3527 | if (mode->clock != clock1) | |
3528 | newmode->clock = clock1; | |
3529 | else | |
3530 | newmode->clock = clock2; | |
3531 | ||
3532 | list_add_tail(&newmode->head, &list); | |
3533 | } | |
3534 | ||
3535 | list_for_each_entry_safe(mode, tmp, &list, head) { | |
3536 | list_del(&mode->head); | |
3537 | drm_mode_probed_add(connector, mode); | |
3538 | modes++; | |
3539 | } | |
3540 | ||
3541 | return modes; | |
3542 | } | |
a4799037 | 3543 | |
8ec6e075 SS |
3544 | static u8 svd_to_vic(u8 svd) |
3545 | { | |
3546 | /* 0-6 bit vic, 7th bit native mode indicator */ | |
3547 | if ((svd >= 1 && svd <= 64) || (svd >= 129 && svd <= 192)) | |
3548 | return svd & 127; | |
3549 | ||
3550 | return svd; | |
3551 | } | |
3552 | ||
aff04ace TW |
3553 | static struct drm_display_mode * |
3554 | drm_display_mode_from_vic_index(struct drm_connector *connector, | |
3555 | const u8 *video_db, u8 video_len, | |
3556 | u8 video_index) | |
54ac76f8 CS |
3557 | { |
3558 | struct drm_device *dev = connector->dev; | |
aff04ace | 3559 | struct drm_display_mode *newmode; |
d9278b4c | 3560 | u8 vic; |
54ac76f8 | 3561 | |
aff04ace TW |
3562 | if (video_db == NULL || video_index >= video_len) |
3563 | return NULL; | |
3564 | ||
3565 | /* CEA modes are numbered 1..127 */ | |
8ec6e075 | 3566 | vic = svd_to_vic(video_db[video_index]); |
d9278b4c | 3567 | if (!drm_valid_cea_vic(vic)) |
aff04ace TW |
3568 | return NULL; |
3569 | ||
7befe621 | 3570 | newmode = drm_mode_duplicate(dev, cea_mode_for_vic(vic)); |
409bbf1e DL |
3571 | if (!newmode) |
3572 | return NULL; | |
3573 | ||
aff04ace TW |
3574 | newmode->vrefresh = 0; |
3575 | ||
3576 | return newmode; | |
3577 | } | |
3578 | ||
832d4f2f SS |
3579 | /* |
3580 | * do_y420vdb_modes - Parse YCBCR 420 only modes | |
3581 | * @connector: connector corresponding to the HDMI sink | |
3582 | * @svds: start of the data block of CEA YCBCR 420 VDB | |
3583 | * @len: length of the CEA YCBCR 420 VDB | |
3584 | * | |
3585 | * Parse the CEA-861-F YCBCR 420 Video Data Block (Y420VDB) | |
3586 | * which contains modes which can be supported in YCBCR 420 | |
3587 | * output format only. | |
3588 | */ | |
3589 | static int do_y420vdb_modes(struct drm_connector *connector, | |
3590 | const u8 *svds, u8 svds_len) | |
3591 | { | |
3592 | int modes = 0, i; | |
3593 | struct drm_device *dev = connector->dev; | |
3594 | struct drm_display_info *info = &connector->display_info; | |
3595 | struct drm_hdmi_info *hdmi = &info->hdmi; | |
3596 | ||
3597 | for (i = 0; i < svds_len; i++) { | |
3598 | u8 vic = svd_to_vic(svds[i]); | |
3599 | struct drm_display_mode *newmode; | |
3600 | ||
3601 | if (!drm_valid_cea_vic(vic)) | |
3602 | continue; | |
3603 | ||
7befe621 | 3604 | newmode = drm_mode_duplicate(dev, cea_mode_for_vic(vic)); |
832d4f2f SS |
3605 | if (!newmode) |
3606 | break; | |
3607 | bitmap_set(hdmi->y420_vdb_modes, vic, 1); | |
3608 | drm_mode_probed_add(connector, newmode); | |
3609 | modes++; | |
3610 | } | |
3611 | ||
3612 | if (modes > 0) | |
3613 | info->color_formats |= DRM_COLOR_FORMAT_YCRCB420; | |
3614 | return modes; | |
3615 | } | |
3616 | ||
3617 | /* | |
3618 | * drm_add_cmdb_modes - Add a YCBCR 420 mode into bitmap | |
3619 | * @connector: connector corresponding to the HDMI sink | |
3620 | * @vic: CEA vic for the video mode to be added in the map | |
3621 | * | |
3622 | * Makes an entry for a videomode in the YCBCR 420 bitmap | |
3623 | */ | |
3624 | static void | |
3625 | drm_add_cmdb_modes(struct drm_connector *connector, u8 svd) | |
3626 | { | |
3627 | u8 vic = svd_to_vic(svd); | |
3628 | struct drm_hdmi_info *hdmi = &connector->display_info.hdmi; | |
3629 | ||
3630 | if (!drm_valid_cea_vic(vic)) | |
3631 | return; | |
3632 | ||
3633 | bitmap_set(hdmi->y420_cmdb_modes, vic, 1); | |
3634 | } | |
3635 | ||
aff04ace TW |
3636 | static int |
3637 | do_cea_modes(struct drm_connector *connector, const u8 *db, u8 len) | |
3638 | { | |
3639 | int i, modes = 0; | |
832d4f2f | 3640 | struct drm_hdmi_info *hdmi = &connector->display_info.hdmi; |
aff04ace TW |
3641 | |
3642 | for (i = 0; i < len; i++) { | |
3643 | struct drm_display_mode *mode; | |
3644 | mode = drm_display_mode_from_vic_index(connector, db, len, i); | |
3645 | if (mode) { | |
832d4f2f SS |
3646 | /* |
3647 | * YCBCR420 capability block contains a bitmap which | |
3648 | * gives the index of CEA modes from CEA VDB, which | |
3649 | * can support YCBCR 420 sampling output also (apart | |
3650 | * from RGB/YCBCR444 etc). | |
3651 | * For example, if the bit 0 in bitmap is set, | |
3652 | * first mode in VDB can support YCBCR420 output too. | |
3653 | * Add YCBCR420 modes only if sink is HDMI 2.0 capable. | |
3654 | */ | |
3655 | if (i < 64 && hdmi->y420_cmdb_map & (1ULL << i)) | |
3656 | drm_add_cmdb_modes(connector, db[i]); | |
3657 | ||
aff04ace TW |
3658 | drm_mode_probed_add(connector, mode); |
3659 | modes++; | |
54ac76f8 CS |
3660 | } |
3661 | } | |
3662 | ||
3663 | return modes; | |
3664 | } | |
3665 | ||
c858cfca DL |
3666 | struct stereo_mandatory_mode { |
3667 | int width, height, vrefresh; | |
3668 | unsigned int flags; | |
3669 | }; | |
3670 | ||
3671 | static const struct stereo_mandatory_mode stereo_mandatory_modes[] = { | |
f7e121b7 DL |
3672 | { 1920, 1080, 24, DRM_MODE_FLAG_3D_TOP_AND_BOTTOM }, |
3673 | { 1920, 1080, 24, DRM_MODE_FLAG_3D_FRAME_PACKING }, | |
c858cfca DL |
3674 | { 1920, 1080, 50, |
3675 | DRM_MODE_FLAG_INTERLACE | DRM_MODE_FLAG_3D_SIDE_BY_SIDE_HALF }, | |
3676 | { 1920, 1080, 60, | |
3677 | DRM_MODE_FLAG_INTERLACE | DRM_MODE_FLAG_3D_SIDE_BY_SIDE_HALF }, | |
f7e121b7 DL |
3678 | { 1280, 720, 50, DRM_MODE_FLAG_3D_TOP_AND_BOTTOM }, |
3679 | { 1280, 720, 50, DRM_MODE_FLAG_3D_FRAME_PACKING }, | |
3680 | { 1280, 720, 60, DRM_MODE_FLAG_3D_TOP_AND_BOTTOM }, | |
3681 | { 1280, 720, 60, DRM_MODE_FLAG_3D_FRAME_PACKING } | |
c858cfca DL |
3682 | }; |
3683 | ||
3684 | static bool | |
3685 | stereo_match_mandatory(const struct drm_display_mode *mode, | |
3686 | const struct stereo_mandatory_mode *stereo_mode) | |
3687 | { | |
3688 | unsigned int interlaced = mode->flags & DRM_MODE_FLAG_INTERLACE; | |
3689 | ||
3690 | return mode->hdisplay == stereo_mode->width && | |
3691 | mode->vdisplay == stereo_mode->height && | |
3692 | interlaced == (stereo_mode->flags & DRM_MODE_FLAG_INTERLACE) && | |
3693 | drm_mode_vrefresh(mode) == stereo_mode->vrefresh; | |
3694 | } | |
3695 | ||
c858cfca DL |
3696 | static int add_hdmi_mandatory_stereo_modes(struct drm_connector *connector) |
3697 | { | |
3698 | struct drm_device *dev = connector->dev; | |
3699 | const struct drm_display_mode *mode; | |
3700 | struct list_head stereo_modes; | |
f7e121b7 | 3701 | int modes = 0, i; |
c858cfca DL |
3702 | |
3703 | INIT_LIST_HEAD(&stereo_modes); | |
3704 | ||
3705 | list_for_each_entry(mode, &connector->probed_modes, head) { | |
f7e121b7 DL |
3706 | for (i = 0; i < ARRAY_SIZE(stereo_mandatory_modes); i++) { |
3707 | const struct stereo_mandatory_mode *mandatory; | |
c858cfca DL |
3708 | struct drm_display_mode *new_mode; |
3709 | ||
f7e121b7 DL |
3710 | if (!stereo_match_mandatory(mode, |
3711 | &stereo_mandatory_modes[i])) | |
3712 | continue; | |
c858cfca | 3713 | |
f7e121b7 | 3714 | mandatory = &stereo_mandatory_modes[i]; |
c858cfca DL |
3715 | new_mode = drm_mode_duplicate(dev, mode); |
3716 | if (!new_mode) | |
3717 | continue; | |
3718 | ||
f7e121b7 | 3719 | new_mode->flags |= mandatory->flags; |
c858cfca DL |
3720 | list_add_tail(&new_mode->head, &stereo_modes); |
3721 | modes++; | |
f7e121b7 | 3722 | } |
c858cfca DL |
3723 | } |
3724 | ||
3725 | list_splice_tail(&stereo_modes, &connector->probed_modes); | |
3726 | ||
3727 | return modes; | |
3728 | } | |
3729 | ||
1deee8d7 DL |
3730 | static int add_hdmi_mode(struct drm_connector *connector, u8 vic) |
3731 | { | |
3732 | struct drm_device *dev = connector->dev; | |
3733 | struct drm_display_mode *newmode; | |
3734 | ||
d9278b4c | 3735 | if (!drm_valid_hdmi_vic(vic)) { |
1deee8d7 DL |
3736 | DRM_ERROR("Unknown HDMI VIC: %d\n", vic); |
3737 | return 0; | |
3738 | } | |
3739 | ||
3740 | newmode = drm_mode_duplicate(dev, &edid_4k_modes[vic]); | |
3741 | if (!newmode) | |
3742 | return 0; | |
3743 | ||
3744 | drm_mode_probed_add(connector, newmode); | |
3745 | ||
3746 | return 1; | |
3747 | } | |
3748 | ||
fbf46025 TW |
3749 | static int add_3d_struct_modes(struct drm_connector *connector, u16 structure, |
3750 | const u8 *video_db, u8 video_len, u8 video_index) | |
3751 | { | |
fbf46025 TW |
3752 | struct drm_display_mode *newmode; |
3753 | int modes = 0; | |
fbf46025 TW |
3754 | |
3755 | if (structure & (1 << 0)) { | |
aff04ace TW |
3756 | newmode = drm_display_mode_from_vic_index(connector, video_db, |
3757 | video_len, | |
3758 | video_index); | |
fbf46025 TW |
3759 | if (newmode) { |
3760 | newmode->flags |= DRM_MODE_FLAG_3D_FRAME_PACKING; | |
3761 | drm_mode_probed_add(connector, newmode); | |
3762 | modes++; | |
3763 | } | |
3764 | } | |
3765 | if (structure & (1 << 6)) { | |
aff04ace TW |
3766 | newmode = drm_display_mode_from_vic_index(connector, video_db, |
3767 | video_len, | |
3768 | video_index); | |
fbf46025 TW |
3769 | if (newmode) { |
3770 | newmode->flags |= DRM_MODE_FLAG_3D_TOP_AND_BOTTOM; | |
3771 | drm_mode_probed_add(connector, newmode); | |
3772 | modes++; | |
3773 | } | |
3774 | } | |
3775 | if (structure & (1 << 8)) { | |
aff04ace TW |
3776 | newmode = drm_display_mode_from_vic_index(connector, video_db, |
3777 | video_len, | |
3778 | video_index); | |
fbf46025 | 3779 | if (newmode) { |
89570eeb | 3780 | newmode->flags |= DRM_MODE_FLAG_3D_SIDE_BY_SIDE_HALF; |
fbf46025 TW |
3781 | drm_mode_probed_add(connector, newmode); |
3782 | modes++; | |
3783 | } | |
3784 | } | |
3785 | ||
3786 | return modes; | |
3787 | } | |
3788 | ||
7ebe1963 LD |
3789 | /* |
3790 | * do_hdmi_vsdb_modes - Parse the HDMI Vendor Specific data block | |
3791 | * @connector: connector corresponding to the HDMI sink | |
3792 | * @db: start of the CEA vendor specific block | |
3793 | * @len: length of the CEA block payload, ie. one can access up to db[len] | |
3794 | * | |
c858cfca DL |
3795 | * Parses the HDMI VSDB looking for modes to add to @connector. This function |
3796 | * also adds the stereo 3d modes when applicable. | |
7ebe1963 LD |
3797 | */ |
3798 | static int | |
fbf46025 TW |
3799 | do_hdmi_vsdb_modes(struct drm_connector *connector, const u8 *db, u8 len, |
3800 | const u8 *video_db, u8 video_len) | |
7ebe1963 | 3801 | { |
f1781e9b | 3802 | struct drm_display_info *info = &connector->display_info; |
0e5083aa | 3803 | int modes = 0, offset = 0, i, multi_present = 0, multi_len; |
fbf46025 TW |
3804 | u8 vic_len, hdmi_3d_len = 0; |
3805 | u16 mask; | |
3806 | u16 structure_all; | |
7ebe1963 LD |
3807 | |
3808 | if (len < 8) | |
3809 | goto out; | |
3810 | ||
3811 | /* no HDMI_Video_Present */ | |
3812 | if (!(db[8] & (1 << 5))) | |
3813 | goto out; | |
3814 | ||
3815 | /* Latency_Fields_Present */ | |
3816 | if (db[8] & (1 << 7)) | |
3817 | offset += 2; | |
3818 | ||
3819 | /* I_Latency_Fields_Present */ | |
3820 | if (db[8] & (1 << 6)) | |
3821 | offset += 2; | |
3822 | ||
3823 | /* the declared length is not long enough for the 2 first bytes | |
3824 | * of additional video format capabilities */ | |
c858cfca | 3825 | if (len < (8 + offset + 2)) |
7ebe1963 LD |
3826 | goto out; |
3827 | ||
c858cfca DL |
3828 | /* 3D_Present */ |
3829 | offset++; | |
fbf46025 | 3830 | if (db[8 + offset] & (1 << 7)) { |
c858cfca DL |
3831 | modes += add_hdmi_mandatory_stereo_modes(connector); |
3832 | ||
fbf46025 TW |
3833 | /* 3D_Multi_present */ |
3834 | multi_present = (db[8 + offset] & 0x60) >> 5; | |
3835 | } | |
3836 | ||
c858cfca | 3837 | offset++; |
7ebe1963 | 3838 | vic_len = db[8 + offset] >> 5; |
fbf46025 | 3839 | hdmi_3d_len = db[8 + offset] & 0x1f; |
7ebe1963 LD |
3840 | |
3841 | for (i = 0; i < vic_len && len >= (9 + offset + i); i++) { | |
7ebe1963 LD |
3842 | u8 vic; |
3843 | ||
3844 | vic = db[9 + offset + i]; | |
1deee8d7 | 3845 | modes += add_hdmi_mode(connector, vic); |
7ebe1963 | 3846 | } |
fbf46025 TW |
3847 | offset += 1 + vic_len; |
3848 | ||
0e5083aa TW |
3849 | if (multi_present == 1) |
3850 | multi_len = 2; | |
3851 | else if (multi_present == 2) | |
3852 | multi_len = 4; | |
3853 | else | |
3854 | multi_len = 0; | |
fbf46025 | 3855 | |
0e5083aa | 3856 | if (len < (8 + offset + hdmi_3d_len - 1)) |
fbf46025 TW |
3857 | goto out; |
3858 | ||
0e5083aa | 3859 | if (hdmi_3d_len < multi_len) |
fbf46025 TW |
3860 | goto out; |
3861 | ||
0e5083aa TW |
3862 | if (multi_present == 1 || multi_present == 2) { |
3863 | /* 3D_Structure_ALL */ | |
3864 | structure_all = (db[8 + offset] << 8) | db[9 + offset]; | |
fbf46025 | 3865 | |
0e5083aa TW |
3866 | /* check if 3D_MASK is present */ |
3867 | if (multi_present == 2) | |
3868 | mask = (db[10 + offset] << 8) | db[11 + offset]; | |
3869 | else | |
3870 | mask = 0xffff; | |
3871 | ||
3872 | for (i = 0; i < 16; i++) { | |
3873 | if (mask & (1 << i)) | |
3874 | modes += add_3d_struct_modes(connector, | |
3875 | structure_all, | |
3876 | video_db, | |
3877 | video_len, i); | |
3878 | } | |
3879 | } | |
3880 | ||
3881 | offset += multi_len; | |
3882 | ||
3883 | for (i = 0; i < (hdmi_3d_len - multi_len); i++) { | |
3884 | int vic_index; | |
3885 | struct drm_display_mode *newmode = NULL; | |
3886 | unsigned int newflag = 0; | |
3887 | bool detail_present; | |
3888 | ||
3889 | detail_present = ((db[8 + offset + i] & 0x0f) > 7); | |
3890 | ||
3891 | if (detail_present && (i + 1 == hdmi_3d_len - multi_len)) | |
3892 | break; | |
3893 | ||
3894 | /* 2D_VIC_order_X */ | |
3895 | vic_index = db[8 + offset + i] >> 4; | |
3896 | ||
3897 | /* 3D_Structure_X */ | |
3898 | switch (db[8 + offset + i] & 0x0f) { | |
3899 | case 0: | |
3900 | newflag = DRM_MODE_FLAG_3D_FRAME_PACKING; | |
3901 | break; | |
3902 | case 6: | |
3903 | newflag = DRM_MODE_FLAG_3D_TOP_AND_BOTTOM; | |
3904 | break; | |
3905 | case 8: | |
3906 | /* 3D_Detail_X */ | |
3907 | if ((db[9 + offset + i] >> 4) == 1) | |
3908 | newflag = DRM_MODE_FLAG_3D_SIDE_BY_SIDE_HALF; | |
3909 | break; | |
3910 | } | |
3911 | ||
3912 | if (newflag != 0) { | |
3913 | newmode = drm_display_mode_from_vic_index(connector, | |
3914 | video_db, | |
3915 | video_len, | |
3916 | vic_index); | |
3917 | ||
3918 | if (newmode) { | |
3919 | newmode->flags |= newflag; | |
3920 | drm_mode_probed_add(connector, newmode); | |
3921 | modes++; | |
3922 | } | |
3923 | } | |
3924 | ||
3925 | if (detail_present) | |
3926 | i++; | |
fbf46025 | 3927 | } |
7ebe1963 LD |
3928 | |
3929 | out: | |
f1781e9b VS |
3930 | if (modes > 0) |
3931 | info->has_hdmi_infoframe = true; | |
7ebe1963 LD |
3932 | return modes; |
3933 | } | |
3934 | ||
9e50b9d5 VS |
3935 | static int |
3936 | cea_db_payload_len(const u8 *db) | |
3937 | { | |
3938 | return db[0] & 0x1f; | |
3939 | } | |
3940 | ||
87563fc0 SS |
3941 | static int |
3942 | cea_db_extended_tag(const u8 *db) | |
3943 | { | |
3944 | return db[1]; | |
3945 | } | |
3946 | ||
9e50b9d5 VS |
3947 | static int |
3948 | cea_db_tag(const u8 *db) | |
3949 | { | |
3950 | return db[0] >> 5; | |
3951 | } | |
3952 | ||
3953 | static int | |
3954 | cea_revision(const u8 *cea) | |
3955 | { | |
3956 | return cea[1]; | |
3957 | } | |
3958 | ||
3959 | static int | |
3960 | cea_db_offsets(const u8 *cea, int *start, int *end) | |
3961 | { | |
e28ad544 AR |
3962 | /* DisplayID CTA extension blocks and top-level CEA EDID |
3963 | * block header definitions differ in the following bytes: | |
3964 | * 1) Byte 2 of the header specifies length differently, | |
3965 | * 2) Byte 3 is only present in the CEA top level block. | |
3966 | * | |
3967 | * The different definitions for byte 2 follow. | |
3968 | * | |
3969 | * DisplayID CTA extension block defines byte 2 as: | |
3970 | * Number of payload bytes | |
3971 | * | |
3972 | * CEA EDID block defines byte 2 as: | |
3973 | * Byte number (decimal) within this block where the 18-byte | |
3974 | * DTDs begin. If no non-DTD data is present in this extension | |
3975 | * block, the value should be set to 04h (the byte after next). | |
3976 | * If set to 00h, there are no DTDs present in this block and | |
3977 | * no non-DTD data. | |
3978 | */ | |
3979 | if (cea[0] == DATA_BLOCK_CTA) { | |
3980 | *start = 3; | |
3981 | *end = *start + cea[2]; | |
3982 | } else if (cea[0] == CEA_EXT) { | |
3983 | /* Data block offset in CEA extension block */ | |
3984 | *start = 4; | |
3985 | *end = cea[2]; | |
3986 | if (*end == 0) | |
3987 | *end = 127; | |
3988 | if (*end < 4 || *end > 127) | |
3989 | return -ERANGE; | |
3990 | } else { | |
c7581a41 | 3991 | return -EOPNOTSUPP; |
e28ad544 AR |
3992 | } |
3993 | ||
9e50b9d5 VS |
3994 | return 0; |
3995 | } | |
3996 | ||
7ebe1963 LD |
3997 | static bool cea_db_is_hdmi_vsdb(const u8 *db) |
3998 | { | |
3999 | int hdmi_id; | |
4000 | ||
4001 | if (cea_db_tag(db) != VENDOR_BLOCK) | |
4002 | return false; | |
4003 | ||
4004 | if (cea_db_payload_len(db) < 5) | |
4005 | return false; | |
4006 | ||
4007 | hdmi_id = db[1] | (db[2] << 8) | (db[3] << 16); | |
4008 | ||
6cb3b7f1 | 4009 | return hdmi_id == HDMI_IEEE_OUI; |
7ebe1963 LD |
4010 | } |
4011 | ||
50dd1bd1 TR |
4012 | static bool cea_db_is_hdmi_forum_vsdb(const u8 *db) |
4013 | { | |
4014 | unsigned int oui; | |
4015 | ||
4016 | if (cea_db_tag(db) != VENDOR_BLOCK) | |
4017 | return false; | |
4018 | ||
4019 | if (cea_db_payload_len(db) < 7) | |
4020 | return false; | |
4021 | ||
4022 | oui = db[3] << 16 | db[2] << 8 | db[1]; | |
4023 | ||
4024 | return oui == HDMI_FORUM_IEEE_OUI; | |
4025 | } | |
4026 | ||
1581b2df VS |
4027 | static bool cea_db_is_vcdb(const u8 *db) |
4028 | { | |
4029 | if (cea_db_tag(db) != USE_EXTENDED_TAG) | |
4030 | return false; | |
4031 | ||
4032 | if (cea_db_payload_len(db) != 2) | |
4033 | return false; | |
4034 | ||
4035 | if (cea_db_extended_tag(db) != EXT_VIDEO_CAPABILITY_BLOCK) | |
4036 | return false; | |
4037 | ||
4038 | return true; | |
4039 | } | |
4040 | ||
832d4f2f SS |
4041 | static bool cea_db_is_y420cmdb(const u8 *db) |
4042 | { | |
4043 | if (cea_db_tag(db) != USE_EXTENDED_TAG) | |
4044 | return false; | |
4045 | ||
4046 | if (!cea_db_payload_len(db)) | |
4047 | return false; | |
4048 | ||
4049 | if (cea_db_extended_tag(db) != EXT_VIDEO_CAP_BLOCK_Y420CMDB) | |
4050 | return false; | |
4051 | ||
4052 | return true; | |
4053 | } | |
4054 | ||
4055 | static bool cea_db_is_y420vdb(const u8 *db) | |
4056 | { | |
4057 | if (cea_db_tag(db) != USE_EXTENDED_TAG) | |
4058 | return false; | |
4059 | ||
4060 | if (!cea_db_payload_len(db)) | |
4061 | return false; | |
4062 | ||
4063 | if (cea_db_extended_tag(db) != EXT_VIDEO_DATA_BLOCK_420) | |
4064 | return false; | |
4065 | ||
4066 | return true; | |
4067 | } | |
4068 | ||
9e50b9d5 VS |
4069 | #define for_each_cea_db(cea, i, start, end) \ |
4070 | for ((i) = (start); (i) < (end) && (i) + cea_db_payload_len(&(cea)[(i)]) < (end); (i) += cea_db_payload_len(&(cea)[(i)]) + 1) | |
4071 | ||
832d4f2f SS |
4072 | static void drm_parse_y420cmdb_bitmap(struct drm_connector *connector, |
4073 | const u8 *db) | |
4074 | { | |
4075 | struct drm_display_info *info = &connector->display_info; | |
4076 | struct drm_hdmi_info *hdmi = &info->hdmi; | |
4077 | u8 map_len = cea_db_payload_len(db) - 1; | |
4078 | u8 count; | |
4079 | u64 map = 0; | |
4080 | ||
4081 | if (map_len == 0) { | |
4082 | /* All CEA modes support ycbcr420 sampling also.*/ | |
4083 | hdmi->y420_cmdb_map = U64_MAX; | |
4084 | info->color_formats |= DRM_COLOR_FORMAT_YCRCB420; | |
4085 | return; | |
4086 | } | |
4087 | ||
4088 | /* | |
4089 | * This map indicates which of the existing CEA block modes | |
4090 | * from VDB can support YCBCR420 output too. So if bit=0 is | |
4091 | * set, first mode from VDB can support YCBCR420 output too. | |
4092 | * We will parse and keep this map, before parsing VDB itself | |
4093 | * to avoid going through the same block again and again. | |
4094 | * | |
4095 | * Spec is not clear about max possible size of this block. | |
4096 | * Clamping max bitmap block size at 8 bytes. Every byte can | |
4097 | * address 8 CEA modes, in this way this map can address | |
4098 | * 8*8 = first 64 SVDs. | |
4099 | */ | |
4100 | if (WARN_ON_ONCE(map_len > 8)) | |
4101 | map_len = 8; | |
4102 | ||
4103 | for (count = 0; count < map_len; count++) | |
4104 | map |= (u64)db[2 + count] << (8 * count); | |
4105 | ||
4106 | if (map) | |
4107 | info->color_formats |= DRM_COLOR_FORMAT_YCRCB420; | |
4108 | ||
4109 | hdmi->y420_cmdb_map = map; | |
4110 | } | |
4111 | ||
54ac76f8 CS |
4112 | static int |
4113 | add_cea_modes(struct drm_connector *connector, struct edid *edid) | |
4114 | { | |
13ac3f55 | 4115 | const u8 *cea = drm_find_cea_extension(edid); |
fbf46025 TW |
4116 | const u8 *db, *hdmi = NULL, *video = NULL; |
4117 | u8 dbl, hdmi_len, video_len = 0; | |
54ac76f8 CS |
4118 | int modes = 0; |
4119 | ||
9e50b9d5 VS |
4120 | if (cea && cea_revision(cea) >= 3) { |
4121 | int i, start, end; | |
4122 | ||
4123 | if (cea_db_offsets(cea, &start, &end)) | |
4124 | return 0; | |
4125 | ||
4126 | for_each_cea_db(cea, i, start, end) { | |
4127 | db = &cea[i]; | |
4128 | dbl = cea_db_payload_len(db); | |
4129 | ||
fbf46025 TW |
4130 | if (cea_db_tag(db) == VIDEO_BLOCK) { |
4131 | video = db + 1; | |
4132 | video_len = dbl; | |
4133 | modes += do_cea_modes(connector, video, dbl); | |
832d4f2f | 4134 | } else if (cea_db_is_hdmi_vsdb(db)) { |
c858cfca DL |
4135 | hdmi = db; |
4136 | hdmi_len = dbl; | |
832d4f2f SS |
4137 | } else if (cea_db_is_y420vdb(db)) { |
4138 | const u8 *vdb420 = &db[2]; | |
4139 | ||
4140 | /* Add 4:2:0(only) modes present in EDID */ | |
4141 | modes += do_y420vdb_modes(connector, | |
4142 | vdb420, | |
4143 | dbl - 1); | |
c858cfca | 4144 | } |
54ac76f8 CS |
4145 | } |
4146 | } | |
4147 | ||
c858cfca DL |
4148 | /* |
4149 | * We parse the HDMI VSDB after having added the cea modes as we will | |
4150 | * be patching their flags when the sink supports stereo 3D. | |
4151 | */ | |
4152 | if (hdmi) | |
fbf46025 TW |
4153 | modes += do_hdmi_vsdb_modes(connector, hdmi, hdmi_len, video, |
4154 | video_len); | |
c858cfca | 4155 | |
54ac76f8 CS |
4156 | return modes; |
4157 | } | |
4158 | ||
fa3a7340 VS |
4159 | static void fixup_detailed_cea_mode_clock(struct drm_display_mode *mode) |
4160 | { | |
4161 | const struct drm_display_mode *cea_mode; | |
4162 | int clock1, clock2, clock; | |
d9278b4c | 4163 | u8 vic; |
fa3a7340 VS |
4164 | const char *type; |
4165 | ||
4c6bcf44 VS |
4166 | /* |
4167 | * allow 5kHz clock difference either way to account for | |
4168 | * the 10kHz clock resolution limit of detailed timings. | |
4169 | */ | |
d9278b4c JN |
4170 | vic = drm_match_cea_mode_clock_tolerance(mode, 5); |
4171 | if (drm_valid_cea_vic(vic)) { | |
fa3a7340 | 4172 | type = "CEA"; |
7befe621 | 4173 | cea_mode = cea_mode_for_vic(vic); |
fa3a7340 VS |
4174 | clock1 = cea_mode->clock; |
4175 | clock2 = cea_mode_alternate_clock(cea_mode); | |
4176 | } else { | |
d9278b4c JN |
4177 | vic = drm_match_hdmi_mode_clock_tolerance(mode, 5); |
4178 | if (drm_valid_hdmi_vic(vic)) { | |
fa3a7340 | 4179 | type = "HDMI"; |
d9278b4c | 4180 | cea_mode = &edid_4k_modes[vic]; |
fa3a7340 VS |
4181 | clock1 = cea_mode->clock; |
4182 | clock2 = hdmi_mode_alternate_clock(cea_mode); | |
4183 | } else { | |
4184 | return; | |
4185 | } | |
4186 | } | |
4187 | ||
4188 | /* pick whichever is closest */ | |
4189 | if (abs(mode->clock - clock1) < abs(mode->clock - clock2)) | |
4190 | clock = clock1; | |
4191 | else | |
4192 | clock = clock2; | |
4193 | ||
4194 | if (mode->clock == clock) | |
4195 | return; | |
4196 | ||
4197 | DRM_DEBUG("detailed mode matches %s VIC %d, adjusting clock %d -> %d\n", | |
d9278b4c | 4198 | type, vic, mode->clock, clock); |
fa3a7340 VS |
4199 | mode->clock = clock; |
4200 | } | |
4201 | ||
e85959d6 US |
4202 | static bool cea_db_is_hdmi_hdr_metadata_block(const u8 *db) |
4203 | { | |
4204 | if (cea_db_tag(db) != USE_EXTENDED_TAG) | |
4205 | return false; | |
4206 | ||
4207 | if (db[1] != HDR_STATIC_METADATA_BLOCK) | |
4208 | return false; | |
4209 | ||
4210 | if (cea_db_payload_len(db) < 3) | |
4211 | return false; | |
4212 | ||
4213 | return true; | |
4214 | } | |
4215 | ||
4216 | static uint8_t eotf_supported(const u8 *edid_ext) | |
4217 | { | |
4218 | return edid_ext[2] & | |
4219 | (BIT(HDMI_EOTF_TRADITIONAL_GAMMA_SDR) | | |
4220 | BIT(HDMI_EOTF_TRADITIONAL_GAMMA_HDR) | | |
b5e3eed1 VS |
4221 | BIT(HDMI_EOTF_SMPTE_ST2084) | |
4222 | BIT(HDMI_EOTF_BT_2100_HLG)); | |
e85959d6 US |
4223 | } |
4224 | ||
4225 | static uint8_t hdr_metadata_type(const u8 *edid_ext) | |
4226 | { | |
4227 | return edid_ext[3] & | |
4228 | BIT(HDMI_STATIC_METADATA_TYPE1); | |
4229 | } | |
4230 | ||
4231 | static void | |
4232 | drm_parse_hdr_metadata_block(struct drm_connector *connector, const u8 *db) | |
4233 | { | |
4234 | u16 len; | |
4235 | ||
4236 | len = cea_db_payload_len(db); | |
4237 | ||
4238 | connector->hdr_sink_metadata.hdmi_type1.eotf = | |
4239 | eotf_supported(db); | |
4240 | connector->hdr_sink_metadata.hdmi_type1.metadata_type = | |
4241 | hdr_metadata_type(db); | |
4242 | ||
4243 | if (len >= 4) | |
4244 | connector->hdr_sink_metadata.hdmi_type1.max_cll = db[4]; | |
4245 | if (len >= 5) | |
4246 | connector->hdr_sink_metadata.hdmi_type1.max_fall = db[5]; | |
4247 | if (len >= 6) | |
4248 | connector->hdr_sink_metadata.hdmi_type1.min_cll = db[6]; | |
4249 | } | |
4250 | ||
76adaa34 | 4251 | static void |
23ebf8b9 | 4252 | drm_parse_hdmi_vsdb_audio(struct drm_connector *connector, const u8 *db) |
76adaa34 | 4253 | { |
8504072a | 4254 | u8 len = cea_db_payload_len(db); |
76adaa34 | 4255 | |
f7da7785 JN |
4256 | if (len >= 6 && (db[6] & (1 << 7))) |
4257 | connector->eld[DRM_ELD_SAD_COUNT_CONN_TYPE] |= DRM_ELD_SUPPORTS_AI; | |
8504072a VS |
4258 | if (len >= 8) { |
4259 | connector->latency_present[0] = db[8] >> 7; | |
4260 | connector->latency_present[1] = (db[8] >> 6) & 1; | |
4261 | } | |
4262 | if (len >= 9) | |
4263 | connector->video_latency[0] = db[9]; | |
4264 | if (len >= 10) | |
4265 | connector->audio_latency[0] = db[10]; | |
4266 | if (len >= 11) | |
4267 | connector->video_latency[1] = db[11]; | |
4268 | if (len >= 12) | |
4269 | connector->audio_latency[1] = db[12]; | |
76adaa34 | 4270 | |
23ebf8b9 VS |
4271 | DRM_DEBUG_KMS("HDMI: latency present %d %d, " |
4272 | "video latency %d %d, " | |
4273 | "audio latency %d %d\n", | |
4274 | connector->latency_present[0], | |
4275 | connector->latency_present[1], | |
4276 | connector->video_latency[0], | |
4277 | connector->video_latency[1], | |
4278 | connector->audio_latency[0], | |
4279 | connector->audio_latency[1]); | |
76adaa34 WF |
4280 | } |
4281 | ||
4282 | static void | |
4283 | monitor_name(struct detailed_timing *t, void *data) | |
4284 | { | |
4285 | if (t->data.other_data.type == EDID_DETAIL_MONITOR_NAME) | |
4286 | *(u8 **)data = t->data.other_data.data.str.str; | |
14f77fdd VS |
4287 | } |
4288 | ||
59f7c0fa JB |
4289 | static int get_monitor_name(struct edid *edid, char name[13]) |
4290 | { | |
4291 | char *edid_name = NULL; | |
4292 | int mnl; | |
4293 | ||
4294 | if (!edid || !name) | |
4295 | return 0; | |
4296 | ||
4297 | drm_for_each_detailed_block((u8 *)edid, monitor_name, &edid_name); | |
4298 | for (mnl = 0; edid_name && mnl < 13; mnl++) { | |
4299 | if (edid_name[mnl] == 0x0a) | |
4300 | break; | |
4301 | ||
4302 | name[mnl] = edid_name[mnl]; | |
4303 | } | |
4304 | ||
4305 | return mnl; | |
4306 | } | |
4307 | ||
4308 | /** | |
4309 | * drm_edid_get_monitor_name - fetch the monitor name from the edid | |
4310 | * @edid: monitor EDID information | |
4311 | * @name: pointer to a character array to hold the name of the monitor | |
4312 | * @bufsize: The size of the name buffer (should be at least 14 chars.) | |
4313 | * | |
4314 | */ | |
4315 | void drm_edid_get_monitor_name(struct edid *edid, char *name, int bufsize) | |
4316 | { | |
4317 | int name_length; | |
4318 | char buf[13]; | |
4319 | ||
4320 | if (bufsize <= 0) | |
4321 | return; | |
4322 | ||
4323 | name_length = min(get_monitor_name(edid, buf), bufsize - 1); | |
4324 | memcpy(name, buf, name_length); | |
4325 | name[name_length] = '\0'; | |
4326 | } | |
4327 | EXPORT_SYMBOL(drm_edid_get_monitor_name); | |
4328 | ||
42750d39 JN |
4329 | static void clear_eld(struct drm_connector *connector) |
4330 | { | |
4331 | memset(connector->eld, 0, sizeof(connector->eld)); | |
4332 | ||
4333 | connector->latency_present[0] = false; | |
4334 | connector->latency_present[1] = false; | |
4335 | connector->video_latency[0] = 0; | |
4336 | connector->audio_latency[0] = 0; | |
4337 | connector->video_latency[1] = 0; | |
4338 | connector->audio_latency[1] = 0; | |
4339 | } | |
4340 | ||
79436a1c | 4341 | /* |
76adaa34 WF |
4342 | * drm_edid_to_eld - build ELD from EDID |
4343 | * @connector: connector corresponding to the HDMI/DP sink | |
4344 | * @edid: EDID to parse | |
4345 | * | |
db6cf833 | 4346 | * Fill the ELD (EDID-Like Data) buffer for passing to the audio driver. The |
1d1c3665 | 4347 | * HDCP and Port_ID ELD fields are left for the graphics driver to fill in. |
76adaa34 | 4348 | */ |
79436a1c | 4349 | static void drm_edid_to_eld(struct drm_connector *connector, struct edid *edid) |
76adaa34 WF |
4350 | { |
4351 | uint8_t *eld = connector->eld; | |
4352 | u8 *cea; | |
76adaa34 | 4353 | u8 *db; |
7c018782 | 4354 | int total_sad_count = 0; |
76adaa34 WF |
4355 | int mnl; |
4356 | int dbl; | |
4357 | ||
42750d39 | 4358 | clear_eld(connector); |
85c91580 | 4359 | |
e9bd0b84 JN |
4360 | if (!edid) |
4361 | return; | |
4362 | ||
76adaa34 WF |
4363 | cea = drm_find_cea_extension(edid); |
4364 | if (!cea) { | |
4365 | DRM_DEBUG_KMS("ELD: no CEA Extension found\n"); | |
4366 | return; | |
4367 | } | |
4368 | ||
f7da7785 JN |
4369 | mnl = get_monitor_name(edid, &eld[DRM_ELD_MONITOR_NAME_STRING]); |
4370 | DRM_DEBUG_KMS("ELD monitor %s\n", &eld[DRM_ELD_MONITOR_NAME_STRING]); | |
59f7c0fa | 4371 | |
f7da7785 JN |
4372 | eld[DRM_ELD_CEA_EDID_VER_MNL] = cea[1] << DRM_ELD_CEA_EDID_VER_SHIFT; |
4373 | eld[DRM_ELD_CEA_EDID_VER_MNL] |= mnl; | |
76adaa34 | 4374 | |
f7da7785 | 4375 | eld[DRM_ELD_VER] = DRM_ELD_VER_CEA861D; |
76adaa34 | 4376 | |
f7da7785 JN |
4377 | eld[DRM_ELD_MANUFACTURER_NAME0] = edid->mfg_id[0]; |
4378 | eld[DRM_ELD_MANUFACTURER_NAME1] = edid->mfg_id[1]; | |
4379 | eld[DRM_ELD_PRODUCT_CODE0] = edid->prod_code[0]; | |
4380 | eld[DRM_ELD_PRODUCT_CODE1] = edid->prod_code[1]; | |
76adaa34 | 4381 | |
9e50b9d5 VS |
4382 | if (cea_revision(cea) >= 3) { |
4383 | int i, start, end; | |
4384 | ||
4385 | if (cea_db_offsets(cea, &start, &end)) { | |
4386 | start = 0; | |
4387 | end = 0; | |
4388 | } | |
4389 | ||
4390 | for_each_cea_db(cea, i, start, end) { | |
4391 | db = &cea[i]; | |
4392 | dbl = cea_db_payload_len(db); | |
4393 | ||
4394 | switch (cea_db_tag(db)) { | |
7c018782 VS |
4395 | int sad_count; |
4396 | ||
a0ab734d CS |
4397 | case AUDIO_BLOCK: |
4398 | /* Audio Data Block, contains SADs */ | |
7c018782 VS |
4399 | sad_count = min(dbl / 3, 15 - total_sad_count); |
4400 | if (sad_count >= 1) | |
f7da7785 | 4401 | memcpy(&eld[DRM_ELD_CEA_SAD(mnl, total_sad_count)], |
7c018782 VS |
4402 | &db[1], sad_count * 3); |
4403 | total_sad_count += sad_count; | |
a0ab734d CS |
4404 | break; |
4405 | case SPEAKER_BLOCK: | |
9e50b9d5 VS |
4406 | /* Speaker Allocation Data Block */ |
4407 | if (dbl >= 1) | |
f7da7785 | 4408 | eld[DRM_ELD_SPEAKER] = db[1]; |
a0ab734d CS |
4409 | break; |
4410 | case VENDOR_BLOCK: | |
4411 | /* HDMI Vendor-Specific Data Block */ | |
14f77fdd | 4412 | if (cea_db_is_hdmi_vsdb(db)) |
23ebf8b9 | 4413 | drm_parse_hdmi_vsdb_audio(connector, db); |
a0ab734d CS |
4414 | break; |
4415 | default: | |
4416 | break; | |
4417 | } | |
76adaa34 | 4418 | } |
9e50b9d5 | 4419 | } |
f7da7785 | 4420 | eld[DRM_ELD_SAD_COUNT_CONN_TYPE] |= total_sad_count << DRM_ELD_SAD_COUNT_SHIFT; |
76adaa34 | 4421 | |
1d1c3665 JN |
4422 | if (connector->connector_type == DRM_MODE_CONNECTOR_DisplayPort || |
4423 | connector->connector_type == DRM_MODE_CONNECTOR_eDP) | |
4424 | eld[DRM_ELD_SAD_COUNT_CONN_TYPE] |= DRM_ELD_CONN_TYPE_DP; | |
4425 | else | |
4426 | eld[DRM_ELD_SAD_COUNT_CONN_TYPE] |= DRM_ELD_CONN_TYPE_HDMI; | |
76adaa34 | 4427 | |
938fd8aa JN |
4428 | eld[DRM_ELD_BASELINE_ELD_LEN] = |
4429 | DIV_ROUND_UP(drm_eld_calc_baseline_block_size(eld), 4); | |
4430 | ||
4431 | DRM_DEBUG_KMS("ELD size %d, SAD count %d\n", | |
7c018782 | 4432 | drm_eld_size(eld), total_sad_count); |
76adaa34 | 4433 | } |
76adaa34 | 4434 | |
fe214163 RM |
4435 | /** |
4436 | * drm_edid_to_sad - extracts SADs from EDID | |
4437 | * @edid: EDID to parse | |
4438 | * @sads: pointer that will be set to the extracted SADs | |
4439 | * | |
4440 | * Looks for CEA EDID block and extracts SADs (Short Audio Descriptors) from it. | |
fe214163 | 4441 | * |
db6cf833 TR |
4442 | * Note: The returned pointer needs to be freed using kfree(). |
4443 | * | |
4444 | * Return: The number of found SADs or negative number on error. | |
fe214163 RM |
4445 | */ |
4446 | int drm_edid_to_sad(struct edid *edid, struct cea_sad **sads) | |
4447 | { | |
4448 | int count = 0; | |
4449 | int i, start, end, dbl; | |
4450 | u8 *cea; | |
4451 | ||
4452 | cea = drm_find_cea_extension(edid); | |
4453 | if (!cea) { | |
4454 | DRM_DEBUG_KMS("SAD: no CEA Extension found\n"); | |
42908007 | 4455 | return 0; |
fe214163 RM |
4456 | } |
4457 | ||
4458 | if (cea_revision(cea) < 3) { | |
4459 | DRM_DEBUG_KMS("SAD: wrong CEA revision\n"); | |
42908007 | 4460 | return 0; |
fe214163 RM |
4461 | } |
4462 | ||
4463 | if (cea_db_offsets(cea, &start, &end)) { | |
4464 | DRM_DEBUG_KMS("SAD: invalid data block offsets\n"); | |
4465 | return -EPROTO; | |
4466 | } | |
4467 | ||
4468 | for_each_cea_db(cea, i, start, end) { | |
4469 | u8 *db = &cea[i]; | |
4470 | ||
4471 | if (cea_db_tag(db) == AUDIO_BLOCK) { | |
4472 | int j; | |
4473 | dbl = cea_db_payload_len(db); | |
4474 | ||
4475 | count = dbl / 3; /* SAD is 3B */ | |
4476 | *sads = kcalloc(count, sizeof(**sads), GFP_KERNEL); | |
4477 | if (!*sads) | |
4478 | return -ENOMEM; | |
4479 | for (j = 0; j < count; j++) { | |
4480 | u8 *sad = &db[1 + j * 3]; | |
4481 | ||
4482 | (*sads)[j].format = (sad[0] & 0x78) >> 3; | |
4483 | (*sads)[j].channels = sad[0] & 0x7; | |
4484 | (*sads)[j].freq = sad[1] & 0x7F; | |
4485 | (*sads)[j].byte2 = sad[2]; | |
4486 | } | |
4487 | break; | |
4488 | } | |
4489 | } | |
4490 | ||
4491 | return count; | |
4492 | } | |
4493 | EXPORT_SYMBOL(drm_edid_to_sad); | |
4494 | ||
d105f476 AD |
4495 | /** |
4496 | * drm_edid_to_speaker_allocation - extracts Speaker Allocation Data Blocks from EDID | |
4497 | * @edid: EDID to parse | |
4498 | * @sadb: pointer to the speaker block | |
4499 | * | |
4500 | * Looks for CEA EDID block and extracts the Speaker Allocation Data Block from it. | |
d105f476 | 4501 | * |
db6cf833 TR |
4502 | * Note: The returned pointer needs to be freed using kfree(). |
4503 | * | |
4504 | * Return: The number of found Speaker Allocation Blocks or negative number on | |
4505 | * error. | |
d105f476 AD |
4506 | */ |
4507 | int drm_edid_to_speaker_allocation(struct edid *edid, u8 **sadb) | |
4508 | { | |
4509 | int count = 0; | |
4510 | int i, start, end, dbl; | |
4511 | const u8 *cea; | |
4512 | ||
4513 | cea = drm_find_cea_extension(edid); | |
4514 | if (!cea) { | |
4515 | DRM_DEBUG_KMS("SAD: no CEA Extension found\n"); | |
42908007 | 4516 | return 0; |
d105f476 AD |
4517 | } |
4518 | ||
4519 | if (cea_revision(cea) < 3) { | |
4520 | DRM_DEBUG_KMS("SAD: wrong CEA revision\n"); | |
42908007 | 4521 | return 0; |
d105f476 AD |
4522 | } |
4523 | ||
4524 | if (cea_db_offsets(cea, &start, &end)) { | |
4525 | DRM_DEBUG_KMS("SAD: invalid data block offsets\n"); | |
4526 | return -EPROTO; | |
4527 | } | |
4528 | ||
4529 | for_each_cea_db(cea, i, start, end) { | |
4530 | const u8 *db = &cea[i]; | |
4531 | ||
4532 | if (cea_db_tag(db) == SPEAKER_BLOCK) { | |
4533 | dbl = cea_db_payload_len(db); | |
4534 | ||
4535 | /* Speaker Allocation Data Block */ | |
4536 | if (dbl == 3) { | |
89086bca | 4537 | *sadb = kmemdup(&db[1], dbl, GFP_KERNEL); |
618e3776 AD |
4538 | if (!*sadb) |
4539 | return -ENOMEM; | |
d105f476 AD |
4540 | count = dbl; |
4541 | break; | |
4542 | } | |
4543 | } | |
4544 | } | |
4545 | ||
4546 | return count; | |
4547 | } | |
4548 | EXPORT_SYMBOL(drm_edid_to_speaker_allocation); | |
4549 | ||
76adaa34 | 4550 | /** |
db6cf833 | 4551 | * drm_av_sync_delay - compute the HDMI/DP sink audio-video sync delay |
76adaa34 WF |
4552 | * @connector: connector associated with the HDMI/DP sink |
4553 | * @mode: the display mode | |
db6cf833 TR |
4554 | * |
4555 | * Return: The HDMI/DP sink's audio-video sync delay in milliseconds or 0 if | |
4556 | * the sink doesn't support audio or video. | |
76adaa34 WF |
4557 | */ |
4558 | int drm_av_sync_delay(struct drm_connector *connector, | |
3a818d35 | 4559 | const struct drm_display_mode *mode) |
76adaa34 WF |
4560 | { |
4561 | int i = !!(mode->flags & DRM_MODE_FLAG_INTERLACE); | |
4562 | int a, v; | |
4563 | ||
4564 | if (!connector->latency_present[0]) | |
4565 | return 0; | |
4566 | if (!connector->latency_present[1]) | |
4567 | i = 0; | |
4568 | ||
4569 | a = connector->audio_latency[i]; | |
4570 | v = connector->video_latency[i]; | |
4571 | ||
4572 | /* | |
4573 | * HDMI/DP sink doesn't support audio or video? | |
4574 | */ | |
4575 | if (a == 255 || v == 255) | |
4576 | return 0; | |
4577 | ||
4578 | /* | |
4579 | * Convert raw EDID values to millisecond. | |
4580 | * Treat unknown latency as 0ms. | |
4581 | */ | |
4582 | if (a) | |
4583 | a = min(2 * (a - 1), 500); | |
4584 | if (v) | |
4585 | v = min(2 * (v - 1), 500); | |
4586 | ||
4587 | return max(v - a, 0); | |
4588 | } | |
4589 | EXPORT_SYMBOL(drm_av_sync_delay); | |
4590 | ||
8fe9790d | 4591 | /** |
db6cf833 | 4592 | * drm_detect_hdmi_monitor - detect whether monitor is HDMI |
8fe9790d ZW |
4593 | * @edid: monitor EDID information |
4594 | * | |
4595 | * Parse the CEA extension according to CEA-861-B. | |
db6cf833 TR |
4596 | * |
4597 | * Return: True if the monitor is HDMI, false if not or unknown. | |
8fe9790d ZW |
4598 | */ |
4599 | bool drm_detect_hdmi_monitor(struct edid *edid) | |
4600 | { | |
4601 | u8 *edid_ext; | |
14f77fdd | 4602 | int i; |
8fe9790d | 4603 | int start_offset, end_offset; |
8fe9790d ZW |
4604 | |
4605 | edid_ext = drm_find_cea_extension(edid); | |
4606 | if (!edid_ext) | |
14f77fdd | 4607 | return false; |
f23c20c8 | 4608 | |
9e50b9d5 | 4609 | if (cea_db_offsets(edid_ext, &start_offset, &end_offset)) |
14f77fdd | 4610 | return false; |
f23c20c8 ML |
4611 | |
4612 | /* | |
4613 | * Because HDMI identifier is in Vendor Specific Block, | |
4614 | * search it from all data blocks of CEA extension. | |
4615 | */ | |
9e50b9d5 | 4616 | for_each_cea_db(edid_ext, i, start_offset, end_offset) { |
14f77fdd VS |
4617 | if (cea_db_is_hdmi_vsdb(&edid_ext[i])) |
4618 | return true; | |
f23c20c8 ML |
4619 | } |
4620 | ||
14f77fdd | 4621 | return false; |
f23c20c8 ML |
4622 | } |
4623 | EXPORT_SYMBOL(drm_detect_hdmi_monitor); | |
4624 | ||
8fe9790d ZW |
4625 | /** |
4626 | * drm_detect_monitor_audio - check monitor audio capability | |
fc66811c | 4627 | * @edid: EDID block to scan |
8fe9790d ZW |
4628 | * |
4629 | * Monitor should have CEA extension block. | |
4630 | * If monitor has 'basic audio', but no CEA audio blocks, it's 'basic | |
4631 | * audio' only. If there is any audio extension block and supported | |
4632 | * audio format, assume at least 'basic audio' support, even if 'basic | |
4633 | * audio' is not defined in EDID. | |
4634 | * | |
db6cf833 | 4635 | * Return: True if the monitor supports audio, false otherwise. |
8fe9790d ZW |
4636 | */ |
4637 | bool drm_detect_monitor_audio(struct edid *edid) | |
4638 | { | |
4639 | u8 *edid_ext; | |
4640 | int i, j; | |
4641 | bool has_audio = false; | |
4642 | int start_offset, end_offset; | |
4643 | ||
4644 | edid_ext = drm_find_cea_extension(edid); | |
4645 | if (!edid_ext) | |
4646 | goto end; | |
4647 | ||
4648 | has_audio = ((edid_ext[3] & EDID_BASIC_AUDIO) != 0); | |
4649 | ||
4650 | if (has_audio) { | |
4651 | DRM_DEBUG_KMS("Monitor has basic audio support\n"); | |
4652 | goto end; | |
4653 | } | |
4654 | ||
9e50b9d5 VS |
4655 | if (cea_db_offsets(edid_ext, &start_offset, &end_offset)) |
4656 | goto end; | |
8fe9790d | 4657 | |
9e50b9d5 VS |
4658 | for_each_cea_db(edid_ext, i, start_offset, end_offset) { |
4659 | if (cea_db_tag(&edid_ext[i]) == AUDIO_BLOCK) { | |
8fe9790d | 4660 | has_audio = true; |
9e50b9d5 | 4661 | for (j = 1; j < cea_db_payload_len(&edid_ext[i]) + 1; j += 3) |
8fe9790d ZW |
4662 | DRM_DEBUG_KMS("CEA audio format %d\n", |
4663 | (edid_ext[i + j] >> 3) & 0xf); | |
4664 | goto end; | |
4665 | } | |
4666 | } | |
4667 | end: | |
4668 | return has_audio; | |
4669 | } | |
4670 | EXPORT_SYMBOL(drm_detect_monitor_audio); | |
4671 | ||
b1edd6a6 | 4672 | |
c8127cf0 VS |
4673 | /** |
4674 | * drm_default_rgb_quant_range - default RGB quantization range | |
4675 | * @mode: display mode | |
4676 | * | |
4677 | * Determine the default RGB quantization range for the mode, | |
4678 | * as specified in CEA-861. | |
4679 | * | |
4680 | * Return: The default RGB quantization range for the mode | |
4681 | */ | |
4682 | enum hdmi_quantization_range | |
4683 | drm_default_rgb_quant_range(const struct drm_display_mode *mode) | |
4684 | { | |
4685 | /* All CEA modes other than VIC 1 use limited quantization range. */ | |
4686 | return drm_match_cea_mode(mode) > 1 ? | |
4687 | HDMI_QUANTIZATION_RANGE_LIMITED : | |
4688 | HDMI_QUANTIZATION_RANGE_FULL; | |
4689 | } | |
4690 | EXPORT_SYMBOL(drm_default_rgb_quant_range); | |
4691 | ||
1581b2df VS |
4692 | static void drm_parse_vcdb(struct drm_connector *connector, const u8 *db) |
4693 | { | |
4694 | struct drm_display_info *info = &connector->display_info; | |
4695 | ||
4696 | DRM_DEBUG_KMS("CEA VCDB 0x%02x\n", db[2]); | |
4697 | ||
4698 | if (db[2] & EDID_CEA_VCDB_QS) | |
4699 | info->rgb_quant_range_selectable = true; | |
4700 | } | |
4701 | ||
e6a9a2c3 SS |
4702 | static void drm_parse_ycbcr420_deep_color_info(struct drm_connector *connector, |
4703 | const u8 *db) | |
4704 | { | |
4705 | u8 dc_mask; | |
4706 | struct drm_hdmi_info *hdmi = &connector->display_info.hdmi; | |
4707 | ||
4708 | dc_mask = db[7] & DRM_EDID_YCBCR420_DC_MASK; | |
9068e02f | 4709 | hdmi->y420_dc_modes = dc_mask; |
e6a9a2c3 SS |
4710 | } |
4711 | ||
afa1c763 SS |
4712 | static void drm_parse_hdmi_forum_vsdb(struct drm_connector *connector, |
4713 | const u8 *hf_vsdb) | |
4714 | { | |
62c58af3 SS |
4715 | struct drm_display_info *display = &connector->display_info; |
4716 | struct drm_hdmi_info *hdmi = &display->hdmi; | |
afa1c763 | 4717 | |
f1781e9b VS |
4718 | display->has_hdmi_infoframe = true; |
4719 | ||
afa1c763 SS |
4720 | if (hf_vsdb[6] & 0x80) { |
4721 | hdmi->scdc.supported = true; | |
4722 | if (hf_vsdb[6] & 0x40) | |
4723 | hdmi->scdc.read_request = true; | |
4724 | } | |
62c58af3 SS |
4725 | |
4726 | /* | |
4727 | * All HDMI 2.0 monitors must support scrambling at rates > 340 MHz. | |
4728 | * And as per the spec, three factors confirm this: | |
4729 | * * Availability of a HF-VSDB block in EDID (check) | |
4730 | * * Non zero Max_TMDS_Char_Rate filed in HF-VSDB (let's check) | |
4731 | * * SCDC support available (let's check) | |
4732 | * Lets check it out. | |
4733 | */ | |
4734 | ||
4735 | if (hf_vsdb[5]) { | |
4736 | /* max clock is 5000 KHz times block value */ | |
4737 | u32 max_tmds_clock = hf_vsdb[5] * 5000; | |
4738 | struct drm_scdc *scdc = &hdmi->scdc; | |
4739 | ||
4740 | if (max_tmds_clock > 340000) { | |
4741 | display->max_tmds_clock = max_tmds_clock; | |
4742 | DRM_DEBUG_KMS("HF-VSDB: max TMDS clock %d kHz\n", | |
4743 | display->max_tmds_clock); | |
4744 | } | |
4745 | ||
4746 | if (scdc->supported) { | |
4747 | scdc->scrambling.supported = true; | |
4748 | ||
dbe2d2bf | 4749 | /* Few sinks support scrambling for clocks < 340M */ |
62c58af3 SS |
4750 | if ((hf_vsdb[6] & 0x8)) |
4751 | scdc->scrambling.low_rates = true; | |
4752 | } | |
4753 | } | |
e6a9a2c3 SS |
4754 | |
4755 | drm_parse_ycbcr420_deep_color_info(connector, hf_vsdb); | |
afa1c763 SS |
4756 | } |
4757 | ||
1cea146a VS |
4758 | static void drm_parse_hdmi_deep_color_info(struct drm_connector *connector, |
4759 | const u8 *hdmi) | |
d0c94692 | 4760 | { |
1826750f | 4761 | struct drm_display_info *info = &connector->display_info; |
d0c94692 MK |
4762 | unsigned int dc_bpc = 0; |
4763 | ||
1cea146a VS |
4764 | /* HDMI supports at least 8 bpc */ |
4765 | info->bpc = 8; | |
d0c94692 | 4766 | |
1cea146a VS |
4767 | if (cea_db_payload_len(hdmi) < 6) |
4768 | return; | |
4769 | ||
4770 | if (hdmi[6] & DRM_EDID_HDMI_DC_30) { | |
4771 | dc_bpc = 10; | |
4772 | info->edid_hdmi_dc_modes |= DRM_EDID_HDMI_DC_30; | |
4773 | DRM_DEBUG("%s: HDMI sink does deep color 30.\n", | |
4774 | connector->name); | |
4775 | } | |
4776 | ||
4777 | if (hdmi[6] & DRM_EDID_HDMI_DC_36) { | |
4778 | dc_bpc = 12; | |
4779 | info->edid_hdmi_dc_modes |= DRM_EDID_HDMI_DC_36; | |
4780 | DRM_DEBUG("%s: HDMI sink does deep color 36.\n", | |
4781 | connector->name); | |
4782 | } | |
4783 | ||
4784 | if (hdmi[6] & DRM_EDID_HDMI_DC_48) { | |
4785 | dc_bpc = 16; | |
4786 | info->edid_hdmi_dc_modes |= DRM_EDID_HDMI_DC_48; | |
4787 | DRM_DEBUG("%s: HDMI sink does deep color 48.\n", | |
4788 | connector->name); | |
4789 | } | |
4790 | ||
4791 | if (dc_bpc == 0) { | |
4792 | DRM_DEBUG("%s: No deep color support on this HDMI sink.\n", | |
4793 | connector->name); | |
4794 | return; | |
4795 | } | |
4796 | ||
4797 | DRM_DEBUG("%s: Assigning HDMI sink color depth as %d bpc.\n", | |
4798 | connector->name, dc_bpc); | |
4799 | info->bpc = dc_bpc; | |
d0c94692 MK |
4800 | |
4801 | /* | |
1cea146a VS |
4802 | * Deep color support mandates RGB444 support for all video |
4803 | * modes and forbids YCRCB422 support for all video modes per | |
4804 | * HDMI 1.3 spec. | |
d0c94692 | 4805 | */ |
1cea146a | 4806 | info->color_formats = DRM_COLOR_FORMAT_RGB444; |
d0c94692 | 4807 | |
1cea146a VS |
4808 | /* YCRCB444 is optional according to spec. */ |
4809 | if (hdmi[6] & DRM_EDID_HDMI_DC_Y444) { | |
4810 | info->color_formats |= DRM_COLOR_FORMAT_YCRCB444; | |
4811 | DRM_DEBUG("%s: HDMI sink does YCRCB444 in deep color.\n", | |
4812 | connector->name); | |
4813 | } | |
d0c94692 | 4814 | |
1cea146a VS |
4815 | /* |
4816 | * Spec says that if any deep color mode is supported at all, | |
4817 | * then deep color 36 bit must be supported. | |
4818 | */ | |
4819 | if (!(hdmi[6] & DRM_EDID_HDMI_DC_36)) { | |
4820 | DRM_DEBUG("%s: HDMI sink should do DC_36, but does not!\n", | |
4821 | connector->name); | |
4822 | } | |
4823 | } | |
d0c94692 | 4824 | |
23ebf8b9 VS |
4825 | static void |
4826 | drm_parse_hdmi_vsdb_video(struct drm_connector *connector, const u8 *db) | |
4827 | { | |
4828 | struct drm_display_info *info = &connector->display_info; | |
4829 | u8 len = cea_db_payload_len(db); | |
4830 | ||
4831 | if (len >= 6) | |
4832 | info->dvi_dual = db[6] & 1; | |
4833 | if (len >= 7) | |
4834 | info->max_tmds_clock = db[7] * 5000; | |
4835 | ||
4836 | DRM_DEBUG_KMS("HDMI: DVI dual %d, " | |
4837 | "max TMDS clock %d kHz\n", | |
4838 | info->dvi_dual, | |
4839 | info->max_tmds_clock); | |
4840 | ||
4841 | drm_parse_hdmi_deep_color_info(connector, db); | |
4842 | } | |
4843 | ||
1cea146a | 4844 | static void drm_parse_cea_ext(struct drm_connector *connector, |
170178fe | 4845 | const struct edid *edid) |
1cea146a VS |
4846 | { |
4847 | struct drm_display_info *info = &connector->display_info; | |
4848 | const u8 *edid_ext; | |
4849 | int i, start, end; | |
d0c94692 | 4850 | |
1cea146a VS |
4851 | edid_ext = drm_find_cea_extension(edid); |
4852 | if (!edid_ext) | |
4853 | return; | |
d0c94692 | 4854 | |
1cea146a | 4855 | info->cea_rev = edid_ext[1]; |
d0c94692 | 4856 | |
1cea146a VS |
4857 | /* The existence of a CEA block should imply RGB support */ |
4858 | info->color_formats = DRM_COLOR_FORMAT_RGB444; | |
4859 | if (edid_ext[3] & EDID_CEA_YCRCB444) | |
4860 | info->color_formats |= DRM_COLOR_FORMAT_YCRCB444; | |
4861 | if (edid_ext[3] & EDID_CEA_YCRCB422) | |
4862 | info->color_formats |= DRM_COLOR_FORMAT_YCRCB422; | |
4863 | ||
4864 | if (cea_db_offsets(edid_ext, &start, &end)) | |
4865 | return; | |
4866 | ||
4867 | for_each_cea_db(edid_ext, i, start, end) { | |
4868 | const u8 *db = &edid_ext[i]; | |
4869 | ||
23ebf8b9 VS |
4870 | if (cea_db_is_hdmi_vsdb(db)) |
4871 | drm_parse_hdmi_vsdb_video(connector, db); | |
afa1c763 SS |
4872 | if (cea_db_is_hdmi_forum_vsdb(db)) |
4873 | drm_parse_hdmi_forum_vsdb(connector, db); | |
832d4f2f SS |
4874 | if (cea_db_is_y420cmdb(db)) |
4875 | drm_parse_y420cmdb_bitmap(connector, db); | |
1581b2df VS |
4876 | if (cea_db_is_vcdb(db)) |
4877 | drm_parse_vcdb(connector, db); | |
e85959d6 US |
4878 | if (cea_db_is_hdmi_hdr_metadata_block(db)) |
4879 | drm_parse_hdr_metadata_block(connector, db); | |
1cea146a | 4880 | } |
d0c94692 MK |
4881 | } |
4882 | ||
170178fe KP |
4883 | /* A connector has no EDID information, so we've got no EDID to compute quirks from. Reset |
4884 | * all of the values which would have been set from EDID | |
4885 | */ | |
4886 | void | |
4887 | drm_reset_display_info(struct drm_connector *connector) | |
4888 | { | |
4889 | struct drm_display_info *info = &connector->display_info; | |
4890 | ||
4891 | info->width_mm = 0; | |
4892 | info->height_mm = 0; | |
4893 | ||
4894 | info->bpc = 0; | |
4895 | info->color_formats = 0; | |
4896 | info->cea_rev = 0; | |
4897 | info->max_tmds_clock = 0; | |
4898 | info->dvi_dual = false; | |
4899 | info->has_hdmi_infoframe = false; | |
1581b2df | 4900 | info->rgb_quant_range_selectable = false; |
1f6b8eef | 4901 | memset(&info->hdmi, 0, sizeof(info->hdmi)); |
170178fe KP |
4902 | |
4903 | info->non_desktop = 0; | |
4904 | } | |
170178fe KP |
4905 | |
4906 | u32 drm_add_display_info(struct drm_connector *connector, const struct edid *edid) | |
3b11228b | 4907 | { |
1826750f | 4908 | struct drm_display_info *info = &connector->display_info; |
ebec9a7b | 4909 | |
170178fe KP |
4910 | u32 quirks = edid_get_quirks(edid); |
4911 | ||
1f6b8eef VS |
4912 | drm_reset_display_info(connector); |
4913 | ||
3b11228b JB |
4914 | info->width_mm = edid->width_cm * 10; |
4915 | info->height_mm = edid->height_cm * 10; | |
4916 | ||
66660d4c DA |
4917 | info->non_desktop = !!(quirks & EDID_QUIRK_NON_DESKTOP); |
4918 | ||
170178fe KP |
4919 | DRM_DEBUG_KMS("non_desktop set to %d\n", info->non_desktop); |
4920 | ||
a988bc72 | 4921 | if (edid->revision < 3) |
170178fe | 4922 | return quirks; |
3b11228b JB |
4923 | |
4924 | if (!(edid->input & DRM_EDID_INPUT_DIGITAL)) | |
170178fe | 4925 | return quirks; |
3b11228b | 4926 | |
1cea146a | 4927 | drm_parse_cea_ext(connector, edid); |
d0c94692 | 4928 | |
210a021d MK |
4929 | /* |
4930 | * Digital sink with "DFP 1.x compliant TMDS" according to EDID 1.3? | |
4931 | * | |
4932 | * For such displays, the DFP spec 1.0, section 3.10 "EDID support" | |
4933 | * tells us to assume 8 bpc color depth if the EDID doesn't have | |
4934 | * extensions which tell otherwise. | |
4935 | */ | |
3bde449f VS |
4936 | if (info->bpc == 0 && edid->revision == 3 && |
4937 | edid->input & DRM_EDID_DIGITAL_DFP_1_X) { | |
210a021d MK |
4938 | info->bpc = 8; |
4939 | DRM_DEBUG("%s: Assigning DFP sink color depth as %d bpc.\n", | |
4940 | connector->name, info->bpc); | |
4941 | } | |
4942 | ||
a988bc72 LPC |
4943 | /* Only defined for 1.4 with digital displays */ |
4944 | if (edid->revision < 4) | |
170178fe | 4945 | return quirks; |
a988bc72 | 4946 | |
3b11228b JB |
4947 | switch (edid->input & DRM_EDID_DIGITAL_DEPTH_MASK) { |
4948 | case DRM_EDID_DIGITAL_DEPTH_6: | |
4949 | info->bpc = 6; | |
4950 | break; | |
4951 | case DRM_EDID_DIGITAL_DEPTH_8: | |
4952 | info->bpc = 8; | |
4953 | break; | |
4954 | case DRM_EDID_DIGITAL_DEPTH_10: | |
4955 | info->bpc = 10; | |
4956 | break; | |
4957 | case DRM_EDID_DIGITAL_DEPTH_12: | |
4958 | info->bpc = 12; | |
4959 | break; | |
4960 | case DRM_EDID_DIGITAL_DEPTH_14: | |
4961 | info->bpc = 14; | |
4962 | break; | |
4963 | case DRM_EDID_DIGITAL_DEPTH_16: | |
4964 | info->bpc = 16; | |
4965 | break; | |
4966 | case DRM_EDID_DIGITAL_DEPTH_UNDEF: | |
4967 | default: | |
4968 | info->bpc = 0; | |
4969 | break; | |
4970 | } | |
da05a5a7 | 4971 | |
d0c94692 | 4972 | DRM_DEBUG("%s: Assigning EDID-1.4 digital sink color depth as %d bpc.\n", |
25933820 | 4973 | connector->name, info->bpc); |
d0c94692 | 4974 | |
a988bc72 | 4975 | info->color_formats |= DRM_COLOR_FORMAT_RGB444; |
ee58808d LPC |
4976 | if (edid->features & DRM_EDID_FEATURE_RGB_YCRCB444) |
4977 | info->color_formats |= DRM_COLOR_FORMAT_YCRCB444; | |
4978 | if (edid->features & DRM_EDID_FEATURE_RGB_YCRCB422) | |
4979 | info->color_formats |= DRM_COLOR_FORMAT_YCRCB422; | |
170178fe | 4980 | return quirks; |
3b11228b JB |
4981 | } |
4982 | ||
c9729177 DA |
4983 | static int validate_displayid(u8 *displayid, int length, int idx) |
4984 | { | |
4985 | int i; | |
4986 | u8 csum = 0; | |
4987 | struct displayid_hdr *base; | |
4988 | ||
4989 | base = (struct displayid_hdr *)&displayid[idx]; | |
4990 | ||
4991 | DRM_DEBUG_KMS("base revision 0x%x, length %d, %d %d\n", | |
4992 | base->rev, base->bytes, base->prod_id, base->ext_count); | |
4993 | ||
4994 | if (base->bytes + 5 > length - idx) | |
4995 | return -EINVAL; | |
4996 | for (i = idx; i <= base->bytes + 5; i++) { | |
4997 | csum += displayid[i]; | |
4998 | } | |
4999 | if (csum) { | |
813a7878 | 5000 | DRM_NOTE("DisplayID checksum invalid, remainder is %d\n", csum); |
c9729177 DA |
5001 | return -EINVAL; |
5002 | } | |
5003 | return 0; | |
5004 | } | |
5005 | ||
a39ed680 DA |
5006 | static struct drm_display_mode *drm_mode_displayid_detailed(struct drm_device *dev, |
5007 | struct displayid_detailed_timings_1 *timings) | |
5008 | { | |
5009 | struct drm_display_mode *mode; | |
5010 | unsigned pixel_clock = (timings->pixel_clock[0] | | |
5011 | (timings->pixel_clock[1] << 8) | | |
5012 | (timings->pixel_clock[2] << 16)); | |
5013 | unsigned hactive = (timings->hactive[0] | timings->hactive[1] << 8) + 1; | |
5014 | unsigned hblank = (timings->hblank[0] | timings->hblank[1] << 8) + 1; | |
5015 | unsigned hsync = (timings->hsync[0] | (timings->hsync[1] & 0x7f) << 8) + 1; | |
5016 | unsigned hsync_width = (timings->hsw[0] | timings->hsw[1] << 8) + 1; | |
5017 | unsigned vactive = (timings->vactive[0] | timings->vactive[1] << 8) + 1; | |
5018 | unsigned vblank = (timings->vblank[0] | timings->vblank[1] << 8) + 1; | |
5019 | unsigned vsync = (timings->vsync[0] | (timings->vsync[1] & 0x7f) << 8) + 1; | |
5020 | unsigned vsync_width = (timings->vsw[0] | timings->vsw[1] << 8) + 1; | |
5021 | bool hsync_positive = (timings->hsync[1] >> 7) & 0x1; | |
5022 | bool vsync_positive = (timings->vsync[1] >> 7) & 0x1; | |
5023 | mode = drm_mode_create(dev); | |
5024 | if (!mode) | |
5025 | return NULL; | |
5026 | ||
5027 | mode->clock = pixel_clock * 10; | |
5028 | mode->hdisplay = hactive; | |
5029 | mode->hsync_start = mode->hdisplay + hsync; | |
5030 | mode->hsync_end = mode->hsync_start + hsync_width; | |
5031 | mode->htotal = mode->hdisplay + hblank; | |
5032 | ||
5033 | mode->vdisplay = vactive; | |
5034 | mode->vsync_start = mode->vdisplay + vsync; | |
5035 | mode->vsync_end = mode->vsync_start + vsync_width; | |
5036 | mode->vtotal = mode->vdisplay + vblank; | |
5037 | ||
5038 | mode->flags = 0; | |
5039 | mode->flags |= hsync_positive ? DRM_MODE_FLAG_PHSYNC : DRM_MODE_FLAG_NHSYNC; | |
5040 | mode->flags |= vsync_positive ? DRM_MODE_FLAG_PVSYNC : DRM_MODE_FLAG_NVSYNC; | |
5041 | mode->type = DRM_MODE_TYPE_DRIVER; | |
5042 | ||
5043 | if (timings->flags & 0x80) | |
5044 | mode->type |= DRM_MODE_TYPE_PREFERRED; | |
5045 | mode->vrefresh = drm_mode_vrefresh(mode); | |
5046 | drm_mode_set_name(mode); | |
5047 | ||
5048 | return mode; | |
5049 | } | |
5050 | ||
5051 | static int add_displayid_detailed_1_modes(struct drm_connector *connector, | |
5052 | struct displayid_block *block) | |
5053 | { | |
5054 | struct displayid_detailed_timing_block *det = (struct displayid_detailed_timing_block *)block; | |
5055 | int i; | |
5056 | int num_timings; | |
5057 | struct drm_display_mode *newmode; | |
5058 | int num_modes = 0; | |
5059 | /* blocks must be multiple of 20 bytes length */ | |
5060 | if (block->num_bytes % 20) | |
5061 | return 0; | |
5062 | ||
5063 | num_timings = block->num_bytes / 20; | |
5064 | for (i = 0; i < num_timings; i++) { | |
5065 | struct displayid_detailed_timings_1 *timings = &det->timings[i]; | |
5066 | ||
5067 | newmode = drm_mode_displayid_detailed(connector->dev, timings); | |
5068 | if (!newmode) | |
5069 | continue; | |
5070 | ||
5071 | drm_mode_probed_add(connector, newmode); | |
5072 | num_modes++; | |
5073 | } | |
5074 | return num_modes; | |
5075 | } | |
5076 | ||
5077 | static int add_displayid_detailed_modes(struct drm_connector *connector, | |
5078 | struct edid *edid) | |
5079 | { | |
5080 | u8 *displayid; | |
5081 | int ret; | |
5082 | int idx = 1; | |
5083 | int length = EDID_LENGTH; | |
5084 | struct displayid_block *block; | |
5085 | int num_modes = 0; | |
5086 | ||
5087 | displayid = drm_find_displayid_extension(edid); | |
5088 | if (!displayid) | |
5089 | return 0; | |
5090 | ||
5091 | ret = validate_displayid(displayid, length, idx); | |
5092 | if (ret) | |
5093 | return 0; | |
5094 | ||
5095 | idx += sizeof(struct displayid_hdr); | |
80d42db0 | 5096 | for_each_displayid_db(displayid, block, idx, length) { |
a39ed680 DA |
5097 | switch (block->tag) { |
5098 | case DATA_BLOCK_TYPE_1_DETAILED_TIMING: | |
5099 | num_modes += add_displayid_detailed_1_modes(connector, block); | |
5100 | break; | |
5101 | } | |
5102 | } | |
5103 | return num_modes; | |
5104 | } | |
5105 | ||
f453ba04 DA |
5106 | /** |
5107 | * drm_add_edid_modes - add modes from EDID data, if available | |
5108 | * @connector: connector we're probing | |
db6cf833 | 5109 | * @edid: EDID data |
f453ba04 | 5110 | * |
b3c6c8bf | 5111 | * Add the specified modes to the connector's mode list. Also fills out the |
c945b8c1 JN |
5112 | * &drm_display_info structure and ELD in @connector with any information which |
5113 | * can be derived from the edid. | |
f453ba04 | 5114 | * |
db6cf833 | 5115 | * Return: The number of modes added or 0 if we couldn't find any. |
f453ba04 DA |
5116 | */ |
5117 | int drm_add_edid_modes(struct drm_connector *connector, struct edid *edid) | |
5118 | { | |
5119 | int num_modes = 0; | |
5120 | u32 quirks; | |
5121 | ||
5122 | if (edid == NULL) { | |
c945b8c1 | 5123 | clear_eld(connector); |
f453ba04 DA |
5124 | return 0; |
5125 | } | |
3c537889 | 5126 | if (!drm_edid_is_valid(edid)) { |
c945b8c1 | 5127 | clear_eld(connector); |
dcdb1674 | 5128 | dev_warn(connector->dev->dev, "%s: EDID invalid.\n", |
25933820 | 5129 | connector->name); |
f453ba04 DA |
5130 | return 0; |
5131 | } | |
5132 | ||
c945b8c1 JN |
5133 | drm_edid_to_eld(connector, edid); |
5134 | ||
0f0f8708 SS |
5135 | /* |
5136 | * CEA-861-F adds ycbcr capability map block, for HDMI 2.0 sinks. | |
5137 | * To avoid multiple parsing of same block, lets parse that map | |
5138 | * from sink info, before parsing CEA modes. | |
5139 | */ | |
170178fe | 5140 | quirks = drm_add_display_info(connector, edid); |
0f0f8708 | 5141 | |
c867df70 AJ |
5142 | /* |
5143 | * EDID spec says modes should be preferred in this order: | |
5144 | * - preferred detailed mode | |
5145 | * - other detailed modes from base block | |
5146 | * - detailed modes from extension blocks | |
5147 | * - CVT 3-byte code modes | |
5148 | * - standard timing codes | |
5149 | * - established timing codes | |
5150 | * - modes inferred from GTF or CVT range information | |
5151 | * | |
13931579 | 5152 | * We get this pretty much right. |
c867df70 AJ |
5153 | * |
5154 | * XXX order for additional mode types in extension blocks? | |
5155 | */ | |
13931579 AJ |
5156 | num_modes += add_detailed_modes(connector, edid, quirks); |
5157 | num_modes += add_cvt_modes(connector, edid); | |
c867df70 AJ |
5158 | num_modes += add_standard_modes(connector, edid); |
5159 | num_modes += add_established_modes(connector, edid); | |
54ac76f8 | 5160 | num_modes += add_cea_modes(connector, edid); |
e6e79209 | 5161 | num_modes += add_alternate_cea_modes(connector, edid); |
a39ed680 | 5162 | num_modes += add_displayid_detailed_modes(connector, edid); |
4d53dc0c VS |
5163 | if (edid->features & DRM_EDID_FEATURE_DEFAULT_GTF) |
5164 | num_modes += add_inferred_modes(connector, edid); | |
f453ba04 DA |
5165 | |
5166 | if (quirks & (EDID_QUIRK_PREFER_LARGE_60 | EDID_QUIRK_PREFER_LARGE_75)) | |
5167 | edid_fixup_preferred(connector, quirks); | |
5168 | ||
e10aec65 MK |
5169 | if (quirks & EDID_QUIRK_FORCE_6BPC) |
5170 | connector->display_info.bpc = 6; | |
5171 | ||
49d45a31 RM |
5172 | if (quirks & EDID_QUIRK_FORCE_8BPC) |
5173 | connector->display_info.bpc = 8; | |
5174 | ||
e345da82 MK |
5175 | if (quirks & EDID_QUIRK_FORCE_10BPC) |
5176 | connector->display_info.bpc = 10; | |
5177 | ||
bc5b9641 MK |
5178 | if (quirks & EDID_QUIRK_FORCE_12BPC) |
5179 | connector->display_info.bpc = 12; | |
5180 | ||
f453ba04 DA |
5181 | return num_modes; |
5182 | } | |
5183 | EXPORT_SYMBOL(drm_add_edid_modes); | |
f0fda0a4 ZY |
5184 | |
5185 | /** | |
5186 | * drm_add_modes_noedid - add modes for the connectors without EDID | |
5187 | * @connector: connector we're probing | |
5188 | * @hdisplay: the horizontal display limit | |
5189 | * @vdisplay: the vertical display limit | |
5190 | * | |
5191 | * Add the specified modes to the connector's mode list. Only when the | |
5192 | * hdisplay/vdisplay is not beyond the given limit, it will be added. | |
5193 | * | |
db6cf833 | 5194 | * Return: The number of modes added or 0 if we couldn't find any. |
f0fda0a4 ZY |
5195 | */ |
5196 | int drm_add_modes_noedid(struct drm_connector *connector, | |
5197 | int hdisplay, int vdisplay) | |
5198 | { | |
5199 | int i, count, num_modes = 0; | |
b1f559ec | 5200 | struct drm_display_mode *mode; |
f0fda0a4 ZY |
5201 | struct drm_device *dev = connector->dev; |
5202 | ||
fbb40b28 | 5203 | count = ARRAY_SIZE(drm_dmt_modes); |
f0fda0a4 ZY |
5204 | if (hdisplay < 0) |
5205 | hdisplay = 0; | |
5206 | if (vdisplay < 0) | |
5207 | vdisplay = 0; | |
5208 | ||
5209 | for (i = 0; i < count; i++) { | |
b1f559ec | 5210 | const struct drm_display_mode *ptr = &drm_dmt_modes[i]; |
f0fda0a4 ZY |
5211 | if (hdisplay && vdisplay) { |
5212 | /* | |
5213 | * Only when two are valid, they will be used to check | |
5214 | * whether the mode should be added to the mode list of | |
5215 | * the connector. | |
5216 | */ | |
5217 | if (ptr->hdisplay > hdisplay || | |
5218 | ptr->vdisplay > vdisplay) | |
5219 | continue; | |
5220 | } | |
f985dedb AJ |
5221 | if (drm_mode_vrefresh(ptr) > 61) |
5222 | continue; | |
f0fda0a4 ZY |
5223 | mode = drm_mode_duplicate(dev, ptr); |
5224 | if (mode) { | |
5225 | drm_mode_probed_add(connector, mode); | |
5226 | num_modes++; | |
5227 | } | |
5228 | } | |
5229 | return num_modes; | |
5230 | } | |
5231 | EXPORT_SYMBOL(drm_add_modes_noedid); | |
10a85120 | 5232 | |
db6cf833 TR |
5233 | /** |
5234 | * drm_set_preferred_mode - Sets the preferred mode of a connector | |
5235 | * @connector: connector whose mode list should be processed | |
5236 | * @hpref: horizontal resolution of preferred mode | |
5237 | * @vpref: vertical resolution of preferred mode | |
5238 | * | |
5239 | * Marks a mode as preferred if it matches the resolution specified by @hpref | |
5240 | * and @vpref. | |
5241 | */ | |
3cf70daf GH |
5242 | void drm_set_preferred_mode(struct drm_connector *connector, |
5243 | int hpref, int vpref) | |
5244 | { | |
5245 | struct drm_display_mode *mode; | |
5246 | ||
5247 | list_for_each_entry(mode, &connector->probed_modes, head) { | |
db6cf833 | 5248 | if (mode->hdisplay == hpref && |
9d3de138 | 5249 | mode->vdisplay == vpref) |
3cf70daf GH |
5250 | mode->type |= DRM_MODE_TYPE_PREFERRED; |
5251 | } | |
5252 | } | |
5253 | EXPORT_SYMBOL(drm_set_preferred_mode); | |
5254 | ||
13d0add3 VS |
5255 | static bool is_hdmi2_sink(struct drm_connector *connector) |
5256 | { | |
5257 | /* | |
5258 | * FIXME: sil-sii8620 doesn't have a connector around when | |
5259 | * we need one, so we have to be prepared for a NULL connector. | |
5260 | */ | |
5261 | if (!connector) | |
5262 | return true; | |
5263 | ||
5264 | return connector->display_info.hdmi.scdc.supported || | |
5265 | connector->display_info.color_formats & DRM_COLOR_FORMAT_YCRCB420; | |
5266 | } | |
5267 | ||
2cdbfd66 US |
5268 | static inline bool is_eotf_supported(u8 output_eotf, u8 sink_eotf) |
5269 | { | |
5270 | return sink_eotf & BIT(output_eotf); | |
5271 | } | |
5272 | ||
5273 | /** | |
5274 | * drm_hdmi_infoframe_set_hdr_metadata() - fill an HDMI DRM infoframe with | |
5275 | * HDR metadata from userspace | |
5276 | * @frame: HDMI DRM infoframe | |
6ac98829 | 5277 | * @conn_state: Connector state containing HDR metadata |
2cdbfd66 US |
5278 | * |
5279 | * Return: 0 on success or a negative error code on failure. | |
5280 | */ | |
5281 | int | |
5282 | drm_hdmi_infoframe_set_hdr_metadata(struct hdmi_drm_infoframe *frame, | |
5283 | const struct drm_connector_state *conn_state) | |
5284 | { | |
5285 | struct drm_connector *connector; | |
5286 | struct hdr_output_metadata *hdr_metadata; | |
5287 | int err; | |
5288 | ||
5289 | if (!frame || !conn_state) | |
5290 | return -EINVAL; | |
5291 | ||
5292 | connector = conn_state->connector; | |
5293 | ||
5294 | if (!conn_state->hdr_output_metadata) | |
5295 | return -EINVAL; | |
5296 | ||
5297 | hdr_metadata = conn_state->hdr_output_metadata->data; | |
5298 | ||
5299 | if (!hdr_metadata || !connector) | |
5300 | return -EINVAL; | |
5301 | ||
5302 | /* Sink EOTF is Bit map while infoframe is absolute values */ | |
5303 | if (!is_eotf_supported(hdr_metadata->hdmi_metadata_type1.eotf, | |
5304 | connector->hdr_sink_metadata.hdmi_type1.eotf)) { | |
5305 | DRM_DEBUG_KMS("EOTF Not Supported\n"); | |
5306 | return -EINVAL; | |
5307 | } | |
5308 | ||
5309 | err = hdmi_drm_infoframe_init(frame); | |
5310 | if (err < 0) | |
5311 | return err; | |
5312 | ||
5313 | frame->eotf = hdr_metadata->hdmi_metadata_type1.eotf; | |
5314 | frame->metadata_type = hdr_metadata->hdmi_metadata_type1.metadata_type; | |
5315 | ||
5316 | BUILD_BUG_ON(sizeof(frame->display_primaries) != | |
5317 | sizeof(hdr_metadata->hdmi_metadata_type1.display_primaries)); | |
5318 | BUILD_BUG_ON(sizeof(frame->white_point) != | |
5319 | sizeof(hdr_metadata->hdmi_metadata_type1.white_point)); | |
5320 | ||
5321 | memcpy(&frame->display_primaries, | |
5322 | &hdr_metadata->hdmi_metadata_type1.display_primaries, | |
5323 | sizeof(frame->display_primaries)); | |
5324 | ||
5325 | memcpy(&frame->white_point, | |
5326 | &hdr_metadata->hdmi_metadata_type1.white_point, | |
5327 | sizeof(frame->white_point)); | |
5328 | ||
5329 | frame->max_display_mastering_luminance = | |
5330 | hdr_metadata->hdmi_metadata_type1.max_display_mastering_luminance; | |
5331 | frame->min_display_mastering_luminance = | |
5332 | hdr_metadata->hdmi_metadata_type1.min_display_mastering_luminance; | |
5333 | frame->max_fall = hdr_metadata->hdmi_metadata_type1.max_fall; | |
5334 | frame->max_cll = hdr_metadata->hdmi_metadata_type1.max_cll; | |
5335 | ||
5336 | return 0; | |
5337 | } | |
5338 | EXPORT_SYMBOL(drm_hdmi_infoframe_set_hdr_metadata); | |
5339 | ||
949561eb VS |
5340 | static u8 drm_mode_hdmi_vic(struct drm_connector *connector, |
5341 | const struct drm_display_mode *mode) | |
5342 | { | |
5343 | bool has_hdmi_infoframe = connector ? | |
5344 | connector->display_info.has_hdmi_infoframe : false; | |
5345 | ||
5346 | if (!has_hdmi_infoframe) | |
5347 | return 0; | |
5348 | ||
5349 | /* No HDMI VIC when signalling 3D video format */ | |
5350 | if (mode->flags & DRM_MODE_FLAG_3D_MASK) | |
5351 | return 0; | |
5352 | ||
5353 | return drm_match_hdmi_mode(mode); | |
5354 | } | |
5355 | ||
cfd6f8c3 VS |
5356 | static u8 drm_mode_cea_vic(struct drm_connector *connector, |
5357 | const struct drm_display_mode *mode) | |
5358 | { | |
cfd6f8c3 VS |
5359 | u8 vic; |
5360 | ||
5361 | /* | |
5362 | * HDMI spec says if a mode is found in HDMI 1.4b 4K modes | |
5363 | * we should send its VIC in vendor infoframes, else send the | |
5364 | * VIC in AVI infoframes. Lets check if this mode is present in | |
5365 | * HDMI 1.4b 4K modes | |
5366 | */ | |
949561eb | 5367 | if (drm_mode_hdmi_vic(connector, mode)) |
cfd6f8c3 VS |
5368 | return 0; |
5369 | ||
5370 | vic = drm_match_cea_mode(mode); | |
5371 | ||
5372 | /* | |
5373 | * HDMI 1.4 VIC range: 1 <= VIC <= 64 (CEA-861-D) but | |
5374 | * HDMI 2.0 VIC range: 1 <= VIC <= 107 (CEA-861-F). So we | |
5375 | * have to make sure we dont break HDMI 1.4 sinks. | |
5376 | */ | |
5377 | if (!is_hdmi2_sink(connector) && vic > 64) | |
5378 | return 0; | |
5379 | ||
5380 | return vic; | |
5381 | } | |
5382 | ||
10a85120 TR |
5383 | /** |
5384 | * drm_hdmi_avi_infoframe_from_display_mode() - fill an HDMI AVI infoframe with | |
5385 | * data from a DRM display mode | |
5386 | * @frame: HDMI AVI infoframe | |
13d0add3 | 5387 | * @connector: the connector |
10a85120 TR |
5388 | * @mode: DRM display mode |
5389 | * | |
db6cf833 | 5390 | * Return: 0 on success or a negative error code on failure. |
10a85120 TR |
5391 | */ |
5392 | int | |
5393 | drm_hdmi_avi_infoframe_from_display_mode(struct hdmi_avi_infoframe *frame, | |
13d0add3 VS |
5394 | struct drm_connector *connector, |
5395 | const struct drm_display_mode *mode) | |
10a85120 | 5396 | { |
a9c266c2 | 5397 | enum hdmi_picture_aspect picture_aspect; |
d2b43473 | 5398 | u8 vic, hdmi_vic; |
10a85120 TR |
5399 | int err; |
5400 | ||
5401 | if (!frame || !mode) | |
5402 | return -EINVAL; | |
5403 | ||
5404 | err = hdmi_avi_infoframe_init(frame); | |
5405 | if (err < 0) | |
5406 | return err; | |
5407 | ||
bf02db99 DL |
5408 | if (mode->flags & DRM_MODE_FLAG_DBLCLK) |
5409 | frame->pixel_repeat = 1; | |
5410 | ||
d2b43473 WL |
5411 | vic = drm_mode_cea_vic(connector, mode); |
5412 | hdmi_vic = drm_mode_hdmi_vic(connector, mode); | |
0c1f528c | 5413 | |
10a85120 | 5414 | frame->picture_aspect = HDMI_PICTURE_ASPECT_NONE; |
0967e6a5 | 5415 | |
50525c33 SL |
5416 | /* |
5417 | * As some drivers don't support atomic, we can't use connector state. | |
5418 | * So just initialize the frame with default values, just the same way | |
5419 | * as it's done with other properties here. | |
5420 | */ | |
5421 | frame->content_type = HDMI_CONTENT_TYPE_GRAPHICS; | |
5422 | frame->itc = 0; | |
5423 | ||
69ab6d35 VK |
5424 | /* |
5425 | * Populate picture aspect ratio from either | |
d2b43473 | 5426 | * user input (if specified) or from the CEA/HDMI mode lists. |
69ab6d35 | 5427 | */ |
a9c266c2 | 5428 | picture_aspect = mode->picture_aspect_ratio; |
d2b43473 WL |
5429 | if (picture_aspect == HDMI_PICTURE_ASPECT_NONE) { |
5430 | if (vic) | |
5431 | picture_aspect = drm_get_cea_aspect_ratio(vic); | |
5432 | else if (hdmi_vic) | |
5433 | picture_aspect = drm_get_hdmi_aspect_ratio(hdmi_vic); | |
5434 | } | |
0967e6a5 | 5435 | |
a9c266c2 VS |
5436 | /* |
5437 | * The infoframe can't convey anything but none, 4:3 | |
5438 | * and 16:9, so if the user has asked for anything else | |
5439 | * we can only satisfy it by specifying the right VIC. | |
5440 | */ | |
5441 | if (picture_aspect > HDMI_PICTURE_ASPECT_16_9) { | |
d2b43473 WL |
5442 | if (vic) { |
5443 | if (picture_aspect != drm_get_cea_aspect_ratio(vic)) | |
5444 | return -EINVAL; | |
5445 | } else if (hdmi_vic) { | |
5446 | if (picture_aspect != drm_get_hdmi_aspect_ratio(hdmi_vic)) | |
5447 | return -EINVAL; | |
5448 | } else { | |
a9c266c2 | 5449 | return -EINVAL; |
d2b43473 WL |
5450 | } |
5451 | ||
a9c266c2 VS |
5452 | picture_aspect = HDMI_PICTURE_ASPECT_NONE; |
5453 | } | |
5454 | ||
d2b43473 | 5455 | frame->video_code = vic; |
a9c266c2 | 5456 | frame->picture_aspect = picture_aspect; |
10a85120 | 5457 | frame->active_aspect = HDMI_ACTIVE_ASPECT_PICTURE; |
24d01805 | 5458 | frame->scan_mode = HDMI_SCAN_MODE_UNDERSCAN; |
10a85120 TR |
5459 | |
5460 | return 0; | |
5461 | } | |
5462 | EXPORT_SYMBOL(drm_hdmi_avi_infoframe_from_display_mode); | |
83dd0008 | 5463 | |
0d68b887 US |
5464 | /* HDMI Colorspace Spec Definitions */ |
5465 | #define FULL_COLORIMETRY_MASK 0x1FF | |
5466 | #define NORMAL_COLORIMETRY_MASK 0x3 | |
5467 | #define EXTENDED_COLORIMETRY_MASK 0x7 | |
5468 | #define EXTENDED_ACE_COLORIMETRY_MASK 0xF | |
5469 | ||
5470 | #define C(x) ((x) << 0) | |
5471 | #define EC(x) ((x) << 2) | |
5472 | #define ACE(x) ((x) << 5) | |
5473 | ||
5474 | #define HDMI_COLORIMETRY_NO_DATA 0x0 | |
5475 | #define HDMI_COLORIMETRY_SMPTE_170M_YCC (C(1) | EC(0) | ACE(0)) | |
5476 | #define HDMI_COLORIMETRY_BT709_YCC (C(2) | EC(0) | ACE(0)) | |
5477 | #define HDMI_COLORIMETRY_XVYCC_601 (C(3) | EC(0) | ACE(0)) | |
5478 | #define HDMI_COLORIMETRY_XVYCC_709 (C(3) | EC(1) | ACE(0)) | |
5479 | #define HDMI_COLORIMETRY_SYCC_601 (C(3) | EC(2) | ACE(0)) | |
5480 | #define HDMI_COLORIMETRY_OPYCC_601 (C(3) | EC(3) | ACE(0)) | |
5481 | #define HDMI_COLORIMETRY_OPRGB (C(3) | EC(4) | ACE(0)) | |
5482 | #define HDMI_COLORIMETRY_BT2020_CYCC (C(3) | EC(5) | ACE(0)) | |
5483 | #define HDMI_COLORIMETRY_BT2020_RGB (C(3) | EC(6) | ACE(0)) | |
5484 | #define HDMI_COLORIMETRY_BT2020_YCC (C(3) | EC(6) | ACE(0)) | |
5485 | #define HDMI_COLORIMETRY_DCI_P3_RGB_D65 (C(3) | EC(7) | ACE(0)) | |
5486 | #define HDMI_COLORIMETRY_DCI_P3_RGB_THEATER (C(3) | EC(7) | ACE(1)) | |
5487 | ||
5488 | static const u32 hdmi_colorimetry_val[] = { | |
5489 | [DRM_MODE_COLORIMETRY_NO_DATA] = HDMI_COLORIMETRY_NO_DATA, | |
5490 | [DRM_MODE_COLORIMETRY_SMPTE_170M_YCC] = HDMI_COLORIMETRY_SMPTE_170M_YCC, | |
5491 | [DRM_MODE_COLORIMETRY_BT709_YCC] = HDMI_COLORIMETRY_BT709_YCC, | |
5492 | [DRM_MODE_COLORIMETRY_XVYCC_601] = HDMI_COLORIMETRY_XVYCC_601, | |
5493 | [DRM_MODE_COLORIMETRY_XVYCC_709] = HDMI_COLORIMETRY_XVYCC_709, | |
5494 | [DRM_MODE_COLORIMETRY_SYCC_601] = HDMI_COLORIMETRY_SYCC_601, | |
5495 | [DRM_MODE_COLORIMETRY_OPYCC_601] = HDMI_COLORIMETRY_OPYCC_601, | |
5496 | [DRM_MODE_COLORIMETRY_OPRGB] = HDMI_COLORIMETRY_OPRGB, | |
5497 | [DRM_MODE_COLORIMETRY_BT2020_CYCC] = HDMI_COLORIMETRY_BT2020_CYCC, | |
5498 | [DRM_MODE_COLORIMETRY_BT2020_RGB] = HDMI_COLORIMETRY_BT2020_RGB, | |
5499 | [DRM_MODE_COLORIMETRY_BT2020_YCC] = HDMI_COLORIMETRY_BT2020_YCC, | |
5500 | }; | |
5501 | ||
5502 | #undef C | |
5503 | #undef EC | |
5504 | #undef ACE | |
5505 | ||
5506 | /** | |
5507 | * drm_hdmi_avi_infoframe_colorspace() - fill the HDMI AVI infoframe | |
5508 | * colorspace information | |
5509 | * @frame: HDMI AVI infoframe | |
5510 | * @conn_state: connector state | |
5511 | */ | |
5512 | void | |
5513 | drm_hdmi_avi_infoframe_colorspace(struct hdmi_avi_infoframe *frame, | |
5514 | const struct drm_connector_state *conn_state) | |
5515 | { | |
5516 | u32 colorimetry_val; | |
5517 | u32 colorimetry_index = conn_state->colorspace & FULL_COLORIMETRY_MASK; | |
5518 | ||
5519 | if (colorimetry_index >= ARRAY_SIZE(hdmi_colorimetry_val)) | |
5520 | colorimetry_val = HDMI_COLORIMETRY_NO_DATA; | |
5521 | else | |
5522 | colorimetry_val = hdmi_colorimetry_val[colorimetry_index]; | |
5523 | ||
5524 | frame->colorimetry = colorimetry_val & NORMAL_COLORIMETRY_MASK; | |
5525 | /* | |
5526 | * ToDo: Extend it for ACE formats as well. Modify the infoframe | |
5527 | * structure and extend it in drivers/video/hdmi | |
5528 | */ | |
5529 | frame->extended_colorimetry = (colorimetry_val >> 2) & | |
5530 | EXTENDED_COLORIMETRY_MASK; | |
5531 | } | |
5532 | EXPORT_SYMBOL(drm_hdmi_avi_infoframe_colorspace); | |
5533 | ||
a2ce26f8 VS |
5534 | /** |
5535 | * drm_hdmi_avi_infoframe_quant_range() - fill the HDMI AVI infoframe | |
5536 | * quantization range information | |
5537 | * @frame: HDMI AVI infoframe | |
13d0add3 | 5538 | * @connector: the connector |
779c4c28 | 5539 | * @mode: DRM display mode |
a2ce26f8 | 5540 | * @rgb_quant_range: RGB quantization range (Q) |
a2ce26f8 VS |
5541 | */ |
5542 | void | |
5543 | drm_hdmi_avi_infoframe_quant_range(struct hdmi_avi_infoframe *frame, | |
13d0add3 | 5544 | struct drm_connector *connector, |
779c4c28 | 5545 | const struct drm_display_mode *mode, |
1581b2df | 5546 | enum hdmi_quantization_range rgb_quant_range) |
a2ce26f8 | 5547 | { |
1581b2df VS |
5548 | const struct drm_display_info *info = &connector->display_info; |
5549 | ||
a2ce26f8 VS |
5550 | /* |
5551 | * CEA-861: | |
5552 | * "A Source shall not send a non-zero Q value that does not correspond | |
5553 | * to the default RGB Quantization Range for the transmitted Picture | |
5554 | * unless the Sink indicates support for the Q bit in a Video | |
5555 | * Capabilities Data Block." | |
779c4c28 VS |
5556 | * |
5557 | * HDMI 2.0 recommends sending non-zero Q when it does match the | |
5558 | * default RGB quantization range for the mode, even when QS=0. | |
a2ce26f8 | 5559 | */ |
1581b2df | 5560 | if (info->rgb_quant_range_selectable || |
779c4c28 | 5561 | rgb_quant_range == drm_default_rgb_quant_range(mode)) |
a2ce26f8 VS |
5562 | frame->quantization_range = rgb_quant_range; |
5563 | else | |
5564 | frame->quantization_range = HDMI_QUANTIZATION_RANGE_DEFAULT; | |
fcc8a22c VS |
5565 | |
5566 | /* | |
5567 | * CEA-861-F: | |
5568 | * "When transmitting any RGB colorimetry, the Source should set the | |
5569 | * YQ-field to match the RGB Quantization Range being transmitted | |
5570 | * (e.g., when Limited Range RGB, set YQ=0 or when Full Range RGB, | |
5571 | * set YQ=1) and the Sink shall ignore the YQ-field." | |
9271c0ca VS |
5572 | * |
5573 | * Unfortunate certain sinks (eg. VIZ Model 67/E261VA) get confused | |
5574 | * by non-zero YQ when receiving RGB. There doesn't seem to be any | |
5575 | * good way to tell which version of CEA-861 the sink supports, so | |
5576 | * we limit non-zero YQ to HDMI 2.0 sinks only as HDMI 2.0 is based | |
5577 | * on on CEA-861-F. | |
fcc8a22c | 5578 | */ |
13d0add3 | 5579 | if (!is_hdmi2_sink(connector) || |
9271c0ca | 5580 | rgb_quant_range == HDMI_QUANTIZATION_RANGE_LIMITED) |
fcc8a22c VS |
5581 | frame->ycc_quantization_range = |
5582 | HDMI_YCC_QUANTIZATION_RANGE_LIMITED; | |
5583 | else | |
5584 | frame->ycc_quantization_range = | |
5585 | HDMI_YCC_QUANTIZATION_RANGE_FULL; | |
a2ce26f8 VS |
5586 | } |
5587 | EXPORT_SYMBOL(drm_hdmi_avi_infoframe_quant_range); | |
5588 | ||
076d9a5d VS |
5589 | /** |
5590 | * drm_hdmi_avi_infoframe_bars() - fill the HDMI AVI infoframe | |
5591 | * bar information | |
5592 | * @frame: HDMI AVI infoframe | |
5593 | * @conn_state: connector state | |
5594 | */ | |
5595 | void | |
5596 | drm_hdmi_avi_infoframe_bars(struct hdmi_avi_infoframe *frame, | |
5597 | const struct drm_connector_state *conn_state) | |
5598 | { | |
5599 | frame->right_bar = conn_state->tv.margins.right; | |
5600 | frame->left_bar = conn_state->tv.margins.left; | |
5601 | frame->top_bar = conn_state->tv.margins.top; | |
5602 | frame->bottom_bar = conn_state->tv.margins.bottom; | |
5603 | } | |
5604 | EXPORT_SYMBOL(drm_hdmi_avi_infoframe_bars); | |
5605 | ||
4eed4a0a DL |
5606 | static enum hdmi_3d_structure |
5607 | s3d_structure_from_display_mode(const struct drm_display_mode *mode) | |
5608 | { | |
5609 | u32 layout = mode->flags & DRM_MODE_FLAG_3D_MASK; | |
5610 | ||
5611 | switch (layout) { | |
5612 | case DRM_MODE_FLAG_3D_FRAME_PACKING: | |
5613 | return HDMI_3D_STRUCTURE_FRAME_PACKING; | |
5614 | case DRM_MODE_FLAG_3D_FIELD_ALTERNATIVE: | |
5615 | return HDMI_3D_STRUCTURE_FIELD_ALTERNATIVE; | |
5616 | case DRM_MODE_FLAG_3D_LINE_ALTERNATIVE: | |
5617 | return HDMI_3D_STRUCTURE_LINE_ALTERNATIVE; | |
5618 | case DRM_MODE_FLAG_3D_SIDE_BY_SIDE_FULL: | |
5619 | return HDMI_3D_STRUCTURE_SIDE_BY_SIDE_FULL; | |
5620 | case DRM_MODE_FLAG_3D_L_DEPTH: | |
5621 | return HDMI_3D_STRUCTURE_L_DEPTH; | |
5622 | case DRM_MODE_FLAG_3D_L_DEPTH_GFX_GFX_DEPTH: | |
5623 | return HDMI_3D_STRUCTURE_L_DEPTH_GFX_GFX_DEPTH; | |
5624 | case DRM_MODE_FLAG_3D_TOP_AND_BOTTOM: | |
5625 | return HDMI_3D_STRUCTURE_TOP_AND_BOTTOM; | |
5626 | case DRM_MODE_FLAG_3D_SIDE_BY_SIDE_HALF: | |
5627 | return HDMI_3D_STRUCTURE_SIDE_BY_SIDE_HALF; | |
5628 | default: | |
5629 | return HDMI_3D_STRUCTURE_INVALID; | |
5630 | } | |
5631 | } | |
5632 | ||
83dd0008 LD |
5633 | /** |
5634 | * drm_hdmi_vendor_infoframe_from_display_mode() - fill an HDMI infoframe with | |
5635 | * data from a DRM display mode | |
5636 | * @frame: HDMI vendor infoframe | |
f1781e9b | 5637 | * @connector: the connector |
83dd0008 LD |
5638 | * @mode: DRM display mode |
5639 | * | |
5640 | * Note that there's is a need to send HDMI vendor infoframes only when using a | |
5641 | * 4k or stereoscopic 3D mode. So when giving any other mode as input this | |
5642 | * function will return -EINVAL, error that can be safely ignored. | |
5643 | * | |
db6cf833 | 5644 | * Return: 0 on success or a negative error code on failure. |
83dd0008 LD |
5645 | */ |
5646 | int | |
5647 | drm_hdmi_vendor_infoframe_from_display_mode(struct hdmi_vendor_infoframe *frame, | |
f1781e9b | 5648 | struct drm_connector *connector, |
83dd0008 LD |
5649 | const struct drm_display_mode *mode) |
5650 | { | |
f1781e9b VS |
5651 | /* |
5652 | * FIXME: sil-sii8620 doesn't have a connector around when | |
5653 | * we need one, so we have to be prepared for a NULL connector. | |
5654 | */ | |
5655 | bool has_hdmi_infoframe = connector ? | |
5656 | connector->display_info.has_hdmi_infoframe : false; | |
83dd0008 | 5657 | int err; |
83dd0008 LD |
5658 | |
5659 | if (!frame || !mode) | |
5660 | return -EINVAL; | |
5661 | ||
f1781e9b VS |
5662 | if (!has_hdmi_infoframe) |
5663 | return -EINVAL; | |
5664 | ||
949561eb VS |
5665 | err = hdmi_vendor_infoframe_init(frame); |
5666 | if (err < 0) | |
5667 | return err; | |
4eed4a0a | 5668 | |
f1781e9b VS |
5669 | /* |
5670 | * Even if it's not absolutely necessary to send the infoframe | |
5671 | * (ie.vic==0 and s3d_struct==0) we will still send it if we | |
5672 | * know that the sink can handle it. This is based on a | |
5673 | * suggestion in HDMI 2.0 Appendix F. Apparently some sinks | |
5674 | * have trouble realizing that they shuld switch from 3D to 2D | |
5675 | * mode if the source simply stops sending the infoframe when | |
5676 | * it wants to switch from 3D to 2D. | |
5677 | */ | |
949561eb | 5678 | frame->vic = drm_mode_hdmi_vic(connector, mode); |
f1781e9b | 5679 | frame->s3d_struct = s3d_structure_from_display_mode(mode); |
83dd0008 LD |
5680 | |
5681 | return 0; | |
5682 | } | |
5683 | EXPORT_SYMBOL(drm_hdmi_vendor_infoframe_from_display_mode); | |
40d9b043 | 5684 | |
5e546cd5 DA |
5685 | static int drm_parse_tiled_block(struct drm_connector *connector, |
5686 | struct displayid_block *block) | |
5687 | { | |
5688 | struct displayid_tiled_block *tile = (struct displayid_tiled_block *)block; | |
5689 | u16 w, h; | |
5690 | u8 tile_v_loc, tile_h_loc; | |
5691 | u8 num_v_tile, num_h_tile; | |
5692 | struct drm_tile_group *tg; | |
5693 | ||
5694 | w = tile->tile_size[0] | tile->tile_size[1] << 8; | |
5695 | h = tile->tile_size[2] | tile->tile_size[3] << 8; | |
5696 | ||
5697 | num_v_tile = (tile->topo[0] & 0xf) | (tile->topo[2] & 0x30); | |
5698 | num_h_tile = (tile->topo[0] >> 4) | ((tile->topo[2] >> 2) & 0x30); | |
5699 | tile_v_loc = (tile->topo[1] & 0xf) | ((tile->topo[2] & 0x3) << 4); | |
5700 | tile_h_loc = (tile->topo[1] >> 4) | (((tile->topo[2] >> 2) & 0x3) << 4); | |
5701 | ||
5702 | connector->has_tile = true; | |
5703 | if (tile->tile_cap & 0x80) | |
5704 | connector->tile_is_single_monitor = true; | |
5705 | ||
5706 | connector->num_h_tile = num_h_tile + 1; | |
5707 | connector->num_v_tile = num_v_tile + 1; | |
5708 | connector->tile_h_loc = tile_h_loc; | |
5709 | connector->tile_v_loc = tile_v_loc; | |
5710 | connector->tile_h_size = w + 1; | |
5711 | connector->tile_v_size = h + 1; | |
5712 | ||
5713 | DRM_DEBUG_KMS("tile cap 0x%x\n", tile->tile_cap); | |
5714 | DRM_DEBUG_KMS("tile_size %d x %d\n", w + 1, h + 1); | |
5715 | DRM_DEBUG_KMS("topo num tiles %dx%d, location %dx%d\n", | |
5716 | num_h_tile + 1, num_v_tile + 1, tile_h_loc, tile_v_loc); | |
5717 | DRM_DEBUG_KMS("vend %c%c%c\n", tile->topology_id[0], tile->topology_id[1], tile->topology_id[2]); | |
5718 | ||
5719 | tg = drm_mode_get_tile_group(connector->dev, tile->topology_id); | |
5720 | if (!tg) { | |
5721 | tg = drm_mode_create_tile_group(connector->dev, tile->topology_id); | |
5722 | } | |
5723 | if (!tg) | |
5724 | return -ENOMEM; | |
5725 | ||
5726 | if (connector->tile_group != tg) { | |
5727 | /* if we haven't got a pointer, | |
5728 | take the reference, drop ref to old tile group */ | |
5729 | if (connector->tile_group) { | |
5730 | drm_mode_put_tile_group(connector->dev, connector->tile_group); | |
5731 | } | |
5732 | connector->tile_group = tg; | |
5733 | } else | |
5734 | /* if same tile group, then release the ref we just took. */ | |
5735 | drm_mode_put_tile_group(connector->dev, tg); | |
5736 | return 0; | |
5737 | } | |
5738 | ||
40d9b043 DA |
5739 | static int drm_parse_display_id(struct drm_connector *connector, |
5740 | u8 *displayid, int length, | |
5741 | bool is_edid_extension) | |
5742 | { | |
5743 | /* if this is an EDID extension the first byte will be 0x70 */ | |
5744 | int idx = 0; | |
40d9b043 | 5745 | struct displayid_block *block; |
5e546cd5 | 5746 | int ret; |
40d9b043 DA |
5747 | |
5748 | if (is_edid_extension) | |
5749 | idx = 1; | |
5750 | ||
c9729177 DA |
5751 | ret = validate_displayid(displayid, length, idx); |
5752 | if (ret) | |
5753 | return ret; | |
40d9b043 | 5754 | |
3a4a2ea3 | 5755 | idx += sizeof(struct displayid_hdr); |
80d42db0 | 5756 | for_each_displayid_db(displayid, block, idx, length) { |
3a4a2ea3 TB |
5757 | DRM_DEBUG_KMS("block id 0x%x, rev %d, len %d\n", |
5758 | block->tag, block->rev, block->num_bytes); | |
5759 | ||
5760 | switch (block->tag) { | |
5761 | case DATA_BLOCK_TILED_DISPLAY: | |
5762 | ret = drm_parse_tiled_block(connector, block); | |
5763 | if (ret) | |
5764 | return ret; | |
5765 | break; | |
a39ed680 DA |
5766 | case DATA_BLOCK_TYPE_1_DETAILED_TIMING: |
5767 | /* handled in mode gathering code. */ | |
5768 | break; | |
e28ad544 AR |
5769 | case DATA_BLOCK_CTA: |
5770 | /* handled in the cea parser code. */ | |
5771 | break; | |
3a4a2ea3 TB |
5772 | default: |
5773 | DRM_DEBUG_KMS("found DisplayID tag 0x%x, unhandled\n", block->tag); | |
5774 | break; | |
5775 | } | |
40d9b043 DA |
5776 | } |
5777 | return 0; | |
5778 | } | |
5779 | ||
5780 | static void drm_get_displayid(struct drm_connector *connector, | |
5781 | struct edid *edid) | |
5782 | { | |
5783 | void *displayid = NULL; | |
5784 | int ret; | |
5785 | connector->has_tile = false; | |
5786 | displayid = drm_find_displayid_extension(edid); | |
5787 | if (!displayid) { | |
5788 | /* drop reference to any tile group we had */ | |
5789 | goto out_drop_ref; | |
5790 | } | |
5791 | ||
5792 | ret = drm_parse_display_id(connector, displayid, EDID_LENGTH, true); | |
5793 | if (ret < 0) | |
5794 | goto out_drop_ref; | |
5795 | if (!connector->has_tile) | |
5796 | goto out_drop_ref; | |
5797 | return; | |
5798 | out_drop_ref: | |
5799 | if (connector->tile_group) { | |
5800 | drm_mode_put_tile_group(connector->dev, connector->tile_group); | |
5801 | connector->tile_group = NULL; | |
5802 | } | |
5803 | return; | |
5804 | } |