Commit | Line | Data |
---|---|---|
72fdb40c DV |
1 | /* |
2 | * Copyright (C) 2014 Red Hat | |
3 | * Copyright (C) 2014 Intel Corp. | |
4 | * Copyright (C) 2018 Intel Corp. | |
a4324a7a | 5 | * Copyright (c) 2020, The Linux Foundation. All rights reserved. |
72fdb40c DV |
6 | * |
7 | * Permission is hereby granted, free of charge, to any person obtaining a | |
8 | * copy of this software and associated documentation files (the "Software"), | |
9 | * to deal in the Software without restriction, including without limitation | |
10 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
11 | * and/or sell copies of the Software, and to permit persons to whom the | |
12 | * Software is furnished to do so, subject to the following conditions: | |
13 | * | |
14 | * The above copyright notice and this permission notice shall be included in | |
15 | * all copies or substantial portions of the Software. | |
16 | * | |
17 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
18 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
19 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
20 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR | |
21 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | |
22 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
23 | * OTHER DEALINGS IN THE SOFTWARE. | |
24 | * | |
25 | * Authors: | |
26 | * Rob Clark <robdclark@gmail.com> | |
27 | * Daniel Vetter <daniel.vetter@ffwll.ch> | |
28 | */ | |
29 | ||
30 | #include <drm/drm_atomic_uapi.h> | |
31 | #include <drm/drm_atomic.h> | |
720cf96d | 32 | #include <drm/drm_framebuffer.h> |
72fdb40c DV |
33 | #include <drm/drm_print.h> |
34 | #include <drm/drm_drv.h> | |
35 | #include <drm/drm_writeback.h> | |
36 | #include <drm/drm_vblank.h> | |
37 | ||
38 | #include <linux/dma-fence.h> | |
39 | #include <linux/uaccess.h> | |
40 | #include <linux/sync_file.h> | |
41 | #include <linux/file.h> | |
42 | ||
43 | #include "drm_crtc_internal.h" | |
44 | ||
45 | /** | |
46 | * DOC: overview | |
47 | * | |
48 | * This file contains the marshalling and demarshalling glue for the atomic UAPI | |
1e55a53a MR |
49 | * in all its forms: The monster ATOMIC IOCTL itself, code for GET_PROPERTY and |
50 | * SET_PROPERTY IOCTLs. Plus interface functions for compatibility helpers and | |
72fdb40c | 51 | * drivers which have special needs to construct their own atomic updates, e.g. |
0ae865ef | 52 | * for load detect or similar. |
72fdb40c DV |
53 | */ |
54 | ||
55 | /** | |
56 | * drm_atomic_set_mode_for_crtc - set mode for CRTC | |
57 | * @state: the CRTC whose incoming state to update | |
58 | * @mode: kernel-internal mode to use for the CRTC, or NULL to disable | |
59 | * | |
60 | * Set a mode (originating from the kernel) on the desired CRTC state and update | |
61 | * the enable property. | |
62 | * | |
63 | * RETURNS: | |
64 | * Zero on success, error code on failure. Cannot return -EDEADLK. | |
65 | */ | |
66 | int drm_atomic_set_mode_for_crtc(struct drm_crtc_state *state, | |
67 | const struct drm_display_mode *mode) | |
68 | { | |
69 | struct drm_crtc *crtc = state->crtc; | |
70 | struct drm_mode_modeinfo umode; | |
71 | ||
72 | /* Early return for no change. */ | |
73 | if (mode && memcmp(&state->mode, mode, sizeof(*mode)) == 0) | |
74 | return 0; | |
75 | ||
76 | drm_property_blob_put(state->mode_blob); | |
77 | state->mode_blob = NULL; | |
78 | ||
79 | if (mode) { | |
439cf34c VS |
80 | struct drm_property_blob *blob; |
81 | ||
72fdb40c | 82 | drm_mode_convert_to_umode(&umode, mode); |
439cf34c VS |
83 | blob = drm_property_create_blob(crtc->dev, |
84 | sizeof(umode), &umode); | |
85 | if (IS_ERR(blob)) | |
86 | return PTR_ERR(blob); | |
72fdb40c DV |
87 | |
88 | drm_mode_copy(&state->mode, mode); | |
439cf34c VS |
89 | |
90 | state->mode_blob = blob; | |
72fdb40c | 91 | state->enable = true; |
e3aae683 SS |
92 | drm_dbg_atomic(crtc->dev, |
93 | "Set [MODE:%s] for [CRTC:%d:%s] state %p\n", | |
94 | mode->name, crtc->base.id, crtc->name, state); | |
72fdb40c DV |
95 | } else { |
96 | memset(&state->mode, 0, sizeof(state->mode)); | |
97 | state->enable = false; | |
e3aae683 SS |
98 | drm_dbg_atomic(crtc->dev, |
99 | "Set [NOMODE] for [CRTC:%d:%s] state %p\n", | |
100 | crtc->base.id, crtc->name, state); | |
72fdb40c DV |
101 | } |
102 | ||
103 | return 0; | |
104 | } | |
105 | EXPORT_SYMBOL(drm_atomic_set_mode_for_crtc); | |
106 | ||
107 | /** | |
108 | * drm_atomic_set_mode_prop_for_crtc - set mode for CRTC | |
109 | * @state: the CRTC whose incoming state to update | |
110 | * @blob: pointer to blob property to use for mode | |
111 | * | |
112 | * Set a mode (originating from a blob property) on the desired CRTC state. | |
113 | * This function will take a reference on the blob property for the CRTC state, | |
114 | * and release the reference held on the state's existing mode property, if any | |
115 | * was set. | |
116 | * | |
117 | * RETURNS: | |
118 | * Zero on success, error code on failure. Cannot return -EDEADLK. | |
119 | */ | |
120 | int drm_atomic_set_mode_prop_for_crtc(struct drm_crtc_state *state, | |
e8b05876 | 121 | struct drm_property_blob *blob) |
72fdb40c DV |
122 | { |
123 | struct drm_crtc *crtc = state->crtc; | |
124 | ||
125 | if (blob == state->mode_blob) | |
126 | return 0; | |
127 | ||
128 | drm_property_blob_put(state->mode_blob); | |
129 | state->mode_blob = NULL; | |
130 | ||
131 | memset(&state->mode, 0, sizeof(state->mode)); | |
132 | ||
133 | if (blob) { | |
134 | int ret; | |
135 | ||
136 | if (blob->length != sizeof(struct drm_mode_modeinfo)) { | |
e3aae683 SS |
137 | drm_dbg_atomic(crtc->dev, |
138 | "[CRTC:%d:%s] bad mode blob length: %zu\n", | |
139 | crtc->base.id, crtc->name, | |
140 | blob->length); | |
72fdb40c DV |
141 | return -EINVAL; |
142 | } | |
143 | ||
144 | ret = drm_mode_convert_umode(crtc->dev, | |
145 | &state->mode, blob->data); | |
146 | if (ret) { | |
e3aae683 SS |
147 | drm_dbg_atomic(crtc->dev, |
148 | "[CRTC:%d:%s] invalid mode (ret=%d, status=%s):\n", | |
149 | crtc->base.id, crtc->name, | |
150 | ret, drm_get_mode_status_name(state->mode.status)); | |
72fdb40c DV |
151 | drm_mode_debug_printmodeline(&state->mode); |
152 | return -EINVAL; | |
153 | } | |
154 | ||
155 | state->mode_blob = drm_property_blob_get(blob); | |
156 | state->enable = true; | |
e3aae683 SS |
157 | drm_dbg_atomic(crtc->dev, |
158 | "Set [MODE:%s] for [CRTC:%d:%s] state %p\n", | |
159 | state->mode.name, crtc->base.id, crtc->name, | |
160 | state); | |
72fdb40c DV |
161 | } else { |
162 | state->enable = false; | |
e3aae683 SS |
163 | drm_dbg_atomic(crtc->dev, |
164 | "Set [NOMODE] for [CRTC:%d:%s] state %p\n", | |
165 | crtc->base.id, crtc->name, state); | |
72fdb40c DV |
166 | } |
167 | ||
168 | return 0; | |
169 | } | |
170 | EXPORT_SYMBOL(drm_atomic_set_mode_prop_for_crtc); | |
171 | ||
172 | /** | |
42240c90 | 173 | * drm_atomic_set_crtc_for_plane - set CRTC for plane |
72fdb40c | 174 | * @plane_state: the plane whose incoming state to update |
42240c90 | 175 | * @crtc: CRTC to use for the plane |
72fdb40c | 176 | * |
42240c90 TR |
177 | * Changing the assigned CRTC for a plane requires us to grab the lock and state |
178 | * for the new CRTC, as needed. This function takes care of all these details | |
72fdb40c DV |
179 | * besides updating the pointer in the state object itself. |
180 | * | |
181 | * Returns: | |
182 | * 0 on success or can fail with -EDEADLK or -ENOMEM. When the error is EDEADLK | |
183 | * then the w/w mutex code has detected a deadlock and the entire atomic | |
184 | * sequence must be restarted. All other errors are fatal. | |
185 | */ | |
186 | int | |
187 | drm_atomic_set_crtc_for_plane(struct drm_plane_state *plane_state, | |
188 | struct drm_crtc *crtc) | |
189 | { | |
190 | struct drm_plane *plane = plane_state->plane; | |
191 | struct drm_crtc_state *crtc_state; | |
192 | /* Nothing to do for same crtc*/ | |
193 | if (plane_state->crtc == crtc) | |
194 | return 0; | |
195 | if (plane_state->crtc) { | |
196 | crtc_state = drm_atomic_get_crtc_state(plane_state->state, | |
197 | plane_state->crtc); | |
198 | if (WARN_ON(IS_ERR(crtc_state))) | |
199 | return PTR_ERR(crtc_state); | |
200 | ||
201 | crtc_state->plane_mask &= ~drm_plane_mask(plane); | |
202 | } | |
203 | ||
204 | plane_state->crtc = crtc; | |
205 | ||
206 | if (crtc) { | |
207 | crtc_state = drm_atomic_get_crtc_state(plane_state->state, | |
208 | crtc); | |
209 | if (IS_ERR(crtc_state)) | |
210 | return PTR_ERR(crtc_state); | |
211 | crtc_state->plane_mask |= drm_plane_mask(plane); | |
212 | } | |
213 | ||
214 | if (crtc) | |
e3aae683 SS |
215 | drm_dbg_atomic(plane->dev, |
216 | "Link [PLANE:%d:%s] state %p to [CRTC:%d:%s]\n", | |
217 | plane->base.id, plane->name, plane_state, | |
218 | crtc->base.id, crtc->name); | |
72fdb40c | 219 | else |
e3aae683 SS |
220 | drm_dbg_atomic(plane->dev, |
221 | "Link [PLANE:%d:%s] state %p to [NOCRTC]\n", | |
222 | plane->base.id, plane->name, plane_state); | |
72fdb40c DV |
223 | |
224 | return 0; | |
225 | } | |
226 | EXPORT_SYMBOL(drm_atomic_set_crtc_for_plane); | |
227 | ||
228 | /** | |
229 | * drm_atomic_set_fb_for_plane - set framebuffer for plane | |
230 | * @plane_state: atomic state object for the plane | |
231 | * @fb: fb to use for the plane | |
232 | * | |
233 | * Changing the assigned framebuffer for a plane requires us to grab a reference | |
234 | * to the new fb and drop the reference to the old fb, if there is one. This | |
235 | * function takes care of all these details besides updating the pointer in the | |
236 | * state object itself. | |
237 | */ | |
238 | void | |
239 | drm_atomic_set_fb_for_plane(struct drm_plane_state *plane_state, | |
240 | struct drm_framebuffer *fb) | |
241 | { | |
242 | struct drm_plane *plane = plane_state->plane; | |
243 | ||
244 | if (fb) | |
e3aae683 SS |
245 | drm_dbg_atomic(plane->dev, |
246 | "Set [FB:%d] for [PLANE:%d:%s] state %p\n", | |
247 | fb->base.id, plane->base.id, plane->name, | |
248 | plane_state); | |
72fdb40c | 249 | else |
e3aae683 SS |
250 | drm_dbg_atomic(plane->dev, |
251 | "Set [NOFB] for [PLANE:%d:%s] state %p\n", | |
252 | plane->base.id, plane->name, plane_state); | |
72fdb40c DV |
253 | |
254 | drm_framebuffer_assign(&plane_state->fb, fb); | |
255 | } | |
256 | EXPORT_SYMBOL(drm_atomic_set_fb_for_plane); | |
257 | ||
72fdb40c | 258 | /** |
42240c90 | 259 | * drm_atomic_set_crtc_for_connector - set CRTC for connector |
72fdb40c | 260 | * @conn_state: atomic state object for the connector |
42240c90 | 261 | * @crtc: CRTC to use for the connector |
72fdb40c | 262 | * |
42240c90 TR |
263 | * Changing the assigned CRTC for a connector requires us to grab the lock and |
264 | * state for the new CRTC, as needed. This function takes care of all these | |
72fdb40c DV |
265 | * details besides updating the pointer in the state object itself. |
266 | * | |
267 | * Returns: | |
268 | * 0 on success or can fail with -EDEADLK or -ENOMEM. When the error is EDEADLK | |
269 | * then the w/w mutex code has detected a deadlock and the entire atomic | |
270 | * sequence must be restarted. All other errors are fatal. | |
271 | */ | |
272 | int | |
273 | drm_atomic_set_crtc_for_connector(struct drm_connector_state *conn_state, | |
274 | struct drm_crtc *crtc) | |
275 | { | |
276 | struct drm_connector *connector = conn_state->connector; | |
277 | struct drm_crtc_state *crtc_state; | |
278 | ||
279 | if (conn_state->crtc == crtc) | |
280 | return 0; | |
281 | ||
282 | if (conn_state->crtc) { | |
283 | crtc_state = drm_atomic_get_new_crtc_state(conn_state->state, | |
284 | conn_state->crtc); | |
285 | ||
286 | crtc_state->connector_mask &= | |
287 | ~drm_connector_mask(conn_state->connector); | |
288 | ||
289 | drm_connector_put(conn_state->connector); | |
290 | conn_state->crtc = NULL; | |
291 | } | |
292 | ||
293 | if (crtc) { | |
294 | crtc_state = drm_atomic_get_crtc_state(conn_state->state, crtc); | |
295 | if (IS_ERR(crtc_state)) | |
296 | return PTR_ERR(crtc_state); | |
297 | ||
298 | crtc_state->connector_mask |= | |
299 | drm_connector_mask(conn_state->connector); | |
300 | ||
301 | drm_connector_get(conn_state->connector); | |
302 | conn_state->crtc = crtc; | |
303 | ||
0003b687 | 304 | drm_dbg_atomic(connector->dev, |
e3aae683 SS |
305 | "Link [CONNECTOR:%d:%s] state %p to [CRTC:%d:%s]\n", |
306 | connector->base.id, connector->name, | |
307 | conn_state, crtc->base.id, crtc->name); | |
72fdb40c | 308 | } else { |
0003b687 | 309 | drm_dbg_atomic(connector->dev, |
e3aae683 SS |
310 | "Link [CONNECTOR:%d:%s] state %p to [NOCRTC]\n", |
311 | connector->base.id, connector->name, | |
312 | conn_state); | |
72fdb40c DV |
313 | } |
314 | ||
315 | return 0; | |
316 | } | |
317 | EXPORT_SYMBOL(drm_atomic_set_crtc_for_connector); | |
318 | ||
319 | static void set_out_fence_for_crtc(struct drm_atomic_state *state, | |
320 | struct drm_crtc *crtc, s32 __user *fence_ptr) | |
321 | { | |
322 | state->crtcs[drm_crtc_index(crtc)].out_fence_ptr = fence_ptr; | |
323 | } | |
324 | ||
325 | static s32 __user *get_out_fence_for_crtc(struct drm_atomic_state *state, | |
326 | struct drm_crtc *crtc) | |
327 | { | |
328 | s32 __user *fence_ptr; | |
329 | ||
330 | fence_ptr = state->crtcs[drm_crtc_index(crtc)].out_fence_ptr; | |
331 | state->crtcs[drm_crtc_index(crtc)].out_fence_ptr = NULL; | |
332 | ||
333 | return fence_ptr; | |
334 | } | |
335 | ||
336 | static int set_out_fence_for_connector(struct drm_atomic_state *state, | |
337 | struct drm_connector *connector, | |
338 | s32 __user *fence_ptr) | |
339 | { | |
340 | unsigned int index = drm_connector_index(connector); | |
341 | ||
342 | if (!fence_ptr) | |
343 | return 0; | |
344 | ||
345 | if (put_user(-1, fence_ptr)) | |
346 | return -EFAULT; | |
347 | ||
348 | state->connectors[index].out_fence_ptr = fence_ptr; | |
349 | ||
350 | return 0; | |
351 | } | |
352 | ||
353 | static s32 __user *get_out_fence_for_connector(struct drm_atomic_state *state, | |
354 | struct drm_connector *connector) | |
355 | { | |
356 | unsigned int index = drm_connector_index(connector); | |
357 | s32 __user *fence_ptr; | |
358 | ||
359 | fence_ptr = state->connectors[index].out_fence_ptr; | |
360 | state->connectors[index].out_fence_ptr = NULL; | |
361 | ||
362 | return fence_ptr; | |
363 | } | |
364 | ||
365 | static int | |
366 | drm_atomic_replace_property_blob_from_id(struct drm_device *dev, | |
367 | struct drm_property_blob **blob, | |
368 | uint64_t blob_id, | |
369 | ssize_t expected_size, | |
370 | ssize_t expected_elem_size, | |
371 | bool *replaced) | |
372 | { | |
373 | struct drm_property_blob *new_blob = NULL; | |
374 | ||
375 | if (blob_id != 0) { | |
376 | new_blob = drm_property_lookup_blob(dev, blob_id); | |
377 | if (new_blob == NULL) | |
378 | return -EINVAL; | |
379 | ||
380 | if (expected_size > 0 && | |
381 | new_blob->length != expected_size) { | |
382 | drm_property_blob_put(new_blob); | |
383 | return -EINVAL; | |
384 | } | |
385 | if (expected_elem_size > 0 && | |
386 | new_blob->length % expected_elem_size != 0) { | |
387 | drm_property_blob_put(new_blob); | |
388 | return -EINVAL; | |
389 | } | |
390 | } | |
391 | ||
392 | *replaced |= drm_property_replace_blob(blob, new_blob); | |
393 | drm_property_blob_put(new_blob); | |
394 | ||
395 | return 0; | |
396 | } | |
397 | ||
398 | static int drm_atomic_crtc_set_property(struct drm_crtc *crtc, | |
399 | struct drm_crtc_state *state, struct drm_property *property, | |
400 | uint64_t val) | |
401 | { | |
402 | struct drm_device *dev = crtc->dev; | |
403 | struct drm_mode_config *config = &dev->mode_config; | |
404 | bool replaced = false; | |
405 | int ret; | |
406 | ||
407 | if (property == config->prop_active) | |
408 | state->active = val; | |
409 | else if (property == config->prop_mode_id) { | |
410 | struct drm_property_blob *mode = | |
411 | drm_property_lookup_blob(dev, val); | |
412 | ret = drm_atomic_set_mode_prop_for_crtc(state, mode); | |
413 | drm_property_blob_put(mode); | |
414 | return ret; | |
1398958c NK |
415 | } else if (property == config->prop_vrr_enabled) { |
416 | state->vrr_enabled = val; | |
72fdb40c DV |
417 | } else if (property == config->degamma_lut_property) { |
418 | ret = drm_atomic_replace_property_blob_from_id(dev, | |
419 | &state->degamma_lut, | |
420 | val, | |
421 | -1, sizeof(struct drm_color_lut), | |
422 | &replaced); | |
423 | state->color_mgmt_changed |= replaced; | |
424 | return ret; | |
425 | } else if (property == config->ctm_property) { | |
426 | ret = drm_atomic_replace_property_blob_from_id(dev, | |
427 | &state->ctm, | |
428 | val, | |
429 | sizeof(struct drm_color_ctm), -1, | |
430 | &replaced); | |
431 | state->color_mgmt_changed |= replaced; | |
432 | return ret; | |
433 | } else if (property == config->gamma_lut_property) { | |
434 | ret = drm_atomic_replace_property_blob_from_id(dev, | |
435 | &state->gamma_lut, | |
436 | val, | |
437 | -1, sizeof(struct drm_color_lut), | |
438 | &replaced); | |
439 | state->color_mgmt_changed |= replaced; | |
440 | return ret; | |
441 | } else if (property == config->prop_out_fence_ptr) { | |
442 | s32 __user *fence_ptr = u64_to_user_ptr(val); | |
443 | ||
444 | if (!fence_ptr) | |
445 | return 0; | |
446 | ||
447 | if (put_user(-1, fence_ptr)) | |
448 | return -EFAULT; | |
449 | ||
450 | set_out_fence_for_crtc(state->state, crtc, fence_ptr); | |
5c759eda PB |
451 | } else if (property == crtc->scaling_filter_property) { |
452 | state->scaling_filter = val; | |
72fdb40c DV |
453 | } else if (crtc->funcs->atomic_set_property) { |
454 | return crtc->funcs->atomic_set_property(crtc, state, property, val); | |
455 | } else { | |
e3aae683 SS |
456 | drm_dbg_atomic(crtc->dev, |
457 | "[CRTC:%d:%s] unknown property [PROP:%d:%s]]\n", | |
458 | crtc->base.id, crtc->name, | |
459 | property->base.id, property->name); | |
72fdb40c DV |
460 | return -EINVAL; |
461 | } | |
462 | ||
463 | return 0; | |
464 | } | |
465 | ||
466 | static int | |
467 | drm_atomic_crtc_get_property(struct drm_crtc *crtc, | |
468 | const struct drm_crtc_state *state, | |
469 | struct drm_property *property, uint64_t *val) | |
470 | { | |
471 | struct drm_device *dev = crtc->dev; | |
472 | struct drm_mode_config *config = &dev->mode_config; | |
473 | ||
474 | if (property == config->prop_active) | |
1452c25b | 475 | *val = drm_atomic_crtc_effectively_active(state); |
72fdb40c DV |
476 | else if (property == config->prop_mode_id) |
477 | *val = (state->mode_blob) ? state->mode_blob->base.id : 0; | |
1398958c NK |
478 | else if (property == config->prop_vrr_enabled) |
479 | *val = state->vrr_enabled; | |
72fdb40c DV |
480 | else if (property == config->degamma_lut_property) |
481 | *val = (state->degamma_lut) ? state->degamma_lut->base.id : 0; | |
482 | else if (property == config->ctm_property) | |
483 | *val = (state->ctm) ? state->ctm->base.id : 0; | |
484 | else if (property == config->gamma_lut_property) | |
485 | *val = (state->gamma_lut) ? state->gamma_lut->base.id : 0; | |
486 | else if (property == config->prop_out_fence_ptr) | |
487 | *val = 0; | |
5c759eda PB |
488 | else if (property == crtc->scaling_filter_property) |
489 | *val = state->scaling_filter; | |
72fdb40c DV |
490 | else if (crtc->funcs->atomic_get_property) |
491 | return crtc->funcs->atomic_get_property(crtc, state, property, val); | |
492 | else | |
493 | return -EINVAL; | |
494 | ||
495 | return 0; | |
496 | } | |
497 | ||
498 | static int drm_atomic_plane_set_property(struct drm_plane *plane, | |
36e4523a DV |
499 | struct drm_plane_state *state, struct drm_file *file_priv, |
500 | struct drm_property *property, uint64_t val) | |
72fdb40c DV |
501 | { |
502 | struct drm_device *dev = plane->dev; | |
503 | struct drm_mode_config *config = &dev->mode_config; | |
d3b21767 LS |
504 | bool replaced = false; |
505 | int ret; | |
72fdb40c DV |
506 | |
507 | if (property == config->prop_fb_id) { | |
36e4523a | 508 | struct drm_framebuffer *fb; |
948de842 | 509 | |
36e4523a | 510 | fb = drm_framebuffer_lookup(dev, file_priv, val); |
72fdb40c DV |
511 | drm_atomic_set_fb_for_plane(state, fb); |
512 | if (fb) | |
513 | drm_framebuffer_put(fb); | |
514 | } else if (property == config->prop_in_fence_fd) { | |
515 | if (state->fence) | |
516 | return -EINVAL; | |
517 | ||
518 | if (U642I64(val) == -1) | |
519 | return 0; | |
520 | ||
521 | state->fence = sync_file_get_fence(val); | |
522 | if (!state->fence) | |
523 | return -EINVAL; | |
524 | ||
525 | } else if (property == config->prop_crtc_id) { | |
36e4523a | 526 | struct drm_crtc *crtc = drm_crtc_find(dev, file_priv, val); |
948de842 | 527 | |
b8c7d7bc DV |
528 | if (val && !crtc) |
529 | return -EACCES; | |
72fdb40c DV |
530 | return drm_atomic_set_crtc_for_plane(state, crtc); |
531 | } else if (property == config->prop_crtc_x) { | |
532 | state->crtc_x = U642I64(val); | |
533 | } else if (property == config->prop_crtc_y) { | |
534 | state->crtc_y = U642I64(val); | |
535 | } else if (property == config->prop_crtc_w) { | |
536 | state->crtc_w = val; | |
537 | } else if (property == config->prop_crtc_h) { | |
538 | state->crtc_h = val; | |
539 | } else if (property == config->prop_src_x) { | |
540 | state->src_x = val; | |
541 | } else if (property == config->prop_src_y) { | |
542 | state->src_y = val; | |
543 | } else if (property == config->prop_src_w) { | |
544 | state->src_w = val; | |
545 | } else if (property == config->prop_src_h) { | |
546 | state->src_h = val; | |
547 | } else if (property == plane->alpha_property) { | |
548 | state->alpha = val; | |
549 | } else if (property == plane->blend_mode_property) { | |
550 | state->pixel_blend_mode = val; | |
551 | } else if (property == plane->rotation_property) { | |
552 | if (!is_power_of_2(val & DRM_MODE_ROTATE_MASK)) { | |
e3aae683 SS |
553 | drm_dbg_atomic(plane->dev, |
554 | "[PLANE:%d:%s] bad rotation bitmask: 0x%llx\n", | |
555 | plane->base.id, plane->name, val); | |
72fdb40c DV |
556 | return -EINVAL; |
557 | } | |
558 | state->rotation = val; | |
559 | } else if (property == plane->zpos_property) { | |
560 | state->zpos = val; | |
561 | } else if (property == plane->color_encoding_property) { | |
562 | state->color_encoding = val; | |
563 | } else if (property == plane->color_range_property) { | |
564 | state->color_range = val; | |
d3b21767 LS |
565 | } else if (property == config->prop_fb_damage_clips) { |
566 | ret = drm_atomic_replace_property_blob_from_id(dev, | |
567 | &state->fb_damage_clips, | |
568 | val, | |
569 | -1, | |
570 | sizeof(struct drm_rect), | |
571 | &replaced); | |
572 | return ret; | |
5c759eda PB |
573 | } else if (property == plane->scaling_filter_property) { |
574 | state->scaling_filter = val; | |
72fdb40c DV |
575 | } else if (plane->funcs->atomic_set_property) { |
576 | return plane->funcs->atomic_set_property(plane, state, | |
577 | property, val); | |
578 | } else { | |
e3aae683 SS |
579 | drm_dbg_atomic(plane->dev, |
580 | "[PLANE:%d:%s] unknown property [PROP:%d:%s]]\n", | |
581 | plane->base.id, plane->name, | |
582 | property->base.id, property->name); | |
72fdb40c DV |
583 | return -EINVAL; |
584 | } | |
585 | ||
586 | return 0; | |
587 | } | |
588 | ||
589 | static int | |
590 | drm_atomic_plane_get_property(struct drm_plane *plane, | |
591 | const struct drm_plane_state *state, | |
592 | struct drm_property *property, uint64_t *val) | |
593 | { | |
594 | struct drm_device *dev = plane->dev; | |
595 | struct drm_mode_config *config = &dev->mode_config; | |
596 | ||
597 | if (property == config->prop_fb_id) { | |
598 | *val = (state->fb) ? state->fb->base.id : 0; | |
599 | } else if (property == config->prop_in_fence_fd) { | |
600 | *val = -1; | |
601 | } else if (property == config->prop_crtc_id) { | |
602 | *val = (state->crtc) ? state->crtc->base.id : 0; | |
603 | } else if (property == config->prop_crtc_x) { | |
604 | *val = I642U64(state->crtc_x); | |
605 | } else if (property == config->prop_crtc_y) { | |
606 | *val = I642U64(state->crtc_y); | |
607 | } else if (property == config->prop_crtc_w) { | |
608 | *val = state->crtc_w; | |
609 | } else if (property == config->prop_crtc_h) { | |
610 | *val = state->crtc_h; | |
611 | } else if (property == config->prop_src_x) { | |
612 | *val = state->src_x; | |
613 | } else if (property == config->prop_src_y) { | |
614 | *val = state->src_y; | |
615 | } else if (property == config->prop_src_w) { | |
616 | *val = state->src_w; | |
617 | } else if (property == config->prop_src_h) { | |
618 | *val = state->src_h; | |
619 | } else if (property == plane->alpha_property) { | |
620 | *val = state->alpha; | |
621 | } else if (property == plane->blend_mode_property) { | |
622 | *val = state->pixel_blend_mode; | |
623 | } else if (property == plane->rotation_property) { | |
624 | *val = state->rotation; | |
625 | } else if (property == plane->zpos_property) { | |
626 | *val = state->zpos; | |
627 | } else if (property == plane->color_encoding_property) { | |
628 | *val = state->color_encoding; | |
629 | } else if (property == plane->color_range_property) { | |
630 | *val = state->color_range; | |
d3b21767 LS |
631 | } else if (property == config->prop_fb_damage_clips) { |
632 | *val = (state->fb_damage_clips) ? | |
633 | state->fb_damage_clips->base.id : 0; | |
5c759eda PB |
634 | } else if (property == plane->scaling_filter_property) { |
635 | *val = state->scaling_filter; | |
72fdb40c DV |
636 | } else if (plane->funcs->atomic_get_property) { |
637 | return plane->funcs->atomic_get_property(plane, state, property, val); | |
638 | } else { | |
639 | return -EINVAL; | |
640 | } | |
641 | ||
642 | return 0; | |
643 | } | |
644 | ||
72fdb40c DV |
645 | static int drm_atomic_set_writeback_fb_for_connector( |
646 | struct drm_connector_state *conn_state, | |
647 | struct drm_framebuffer *fb) | |
648 | { | |
9d2230dc | 649 | int ret; |
e3aae683 | 650 | struct drm_connector *conn = conn_state->connector; |
72fdb40c | 651 | |
9d2230dc LP |
652 | ret = drm_writeback_set_fb(conn_state, fb); |
653 | if (ret < 0) | |
654 | return ret; | |
72fdb40c DV |
655 | |
656 | if (fb) | |
e3aae683 SS |
657 | drm_dbg_atomic(conn->dev, |
658 | "Set [FB:%d] for connector state %p\n", | |
659 | fb->base.id, conn_state); | |
72fdb40c | 660 | else |
e3aae683 SS |
661 | drm_dbg_atomic(conn->dev, |
662 | "Set [NOFB] for connector state %p\n", | |
663 | conn_state); | |
72fdb40c DV |
664 | |
665 | return 0; | |
666 | } | |
667 | ||
668 | static int drm_atomic_connector_set_property(struct drm_connector *connector, | |
36e4523a DV |
669 | struct drm_connector_state *state, struct drm_file *file_priv, |
670 | struct drm_property *property, uint64_t val) | |
72fdb40c DV |
671 | { |
672 | struct drm_device *dev = connector->dev; | |
673 | struct drm_mode_config *config = &dev->mode_config; | |
fbb5d035 US |
674 | bool replaced = false; |
675 | int ret; | |
72fdb40c DV |
676 | |
677 | if (property == config->prop_crtc_id) { | |
36e4523a | 678 | struct drm_crtc *crtc = drm_crtc_find(dev, file_priv, val); |
948de842 | 679 | |
b8c7d7bc DV |
680 | if (val && !crtc) |
681 | return -EACCES; | |
72fdb40c DV |
682 | return drm_atomic_set_crtc_for_connector(state, crtc); |
683 | } else if (property == config->dpms_property) { | |
684 | /* setting DPMS property requires special handling, which | |
685 | * is done in legacy setprop path for us. Disallow (for | |
686 | * now?) atomic writes to DPMS property: | |
687 | */ | |
688 | return -EINVAL; | |
689 | } else if (property == config->tv_select_subconnector_property) { | |
d0236008 | 690 | state->tv.select_subconnector = val; |
941731a2 MR |
691 | } else if (property == config->tv_subconnector_property) { |
692 | state->tv.subconnector = val; | |
72fdb40c DV |
693 | } else if (property == config->tv_left_margin_property) { |
694 | state->tv.margins.left = val; | |
695 | } else if (property == config->tv_right_margin_property) { | |
696 | state->tv.margins.right = val; | |
697 | } else if (property == config->tv_top_margin_property) { | |
698 | state->tv.margins.top = val; | |
699 | } else if (property == config->tv_bottom_margin_property) { | |
700 | state->tv.margins.bottom = val; | |
1fd4a5a3 MR |
701 | } else if (property == config->legacy_tv_mode_property) { |
702 | state->tv.legacy_mode = val; | |
72fdb40c DV |
703 | } else if (property == config->tv_brightness_property) { |
704 | state->tv.brightness = val; | |
705 | } else if (property == config->tv_contrast_property) { | |
706 | state->tv.contrast = val; | |
707 | } else if (property == config->tv_flicker_reduction_property) { | |
708 | state->tv.flicker_reduction = val; | |
709 | } else if (property == config->tv_overscan_property) { | |
710 | state->tv.overscan = val; | |
711 | } else if (property == config->tv_saturation_property) { | |
712 | state->tv.saturation = val; | |
713 | } else if (property == config->tv_hue_property) { | |
714 | state->tv.hue = val; | |
715 | } else if (property == config->link_status_property) { | |
716 | /* Never downgrade from GOOD to BAD on userspace's request here, | |
717 | * only hw issues can do that. | |
718 | * | |
719 | * For an atomic property the userspace doesn't need to be able | |
720 | * to understand all the properties, but needs to be able to | |
721 | * restore the state it wants on VT switch. So if the userspace | |
722 | * tries to change the link_status from GOOD to BAD, driver | |
723 | * silently rejects it and returns a 0. This prevents userspace | |
0ae865ef | 724 | * from accidentally breaking the display when it restores the |
72fdb40c DV |
725 | * state. |
726 | */ | |
727 | if (state->link_status != DRM_LINK_STATUS_GOOD) | |
728 | state->link_status = val; | |
fbb5d035 US |
729 | } else if (property == config->hdr_output_metadata_property) { |
730 | ret = drm_atomic_replace_property_blob_from_id(dev, | |
731 | &state->hdr_output_metadata, | |
732 | val, | |
733 | sizeof(struct hdr_output_metadata), -1, | |
734 | &replaced); | |
735 | return ret; | |
72fdb40c DV |
736 | } else if (property == config->aspect_ratio_property) { |
737 | state->picture_aspect_ratio = val; | |
738 | } else if (property == config->content_type_property) { | |
739 | state->content_type = val; | |
740 | } else if (property == connector->scaling_mode_property) { | |
741 | state->scaling_mode = val; | |
585b000d | 742 | } else if (property == config->content_protection_property) { |
72fdb40c | 743 | if (val == DRM_MODE_CONTENT_PROTECTION_ENABLED) { |
6e22dc35 | 744 | drm_dbg_kms(dev, "only drivers can set CP Enabled\n"); |
72fdb40c DV |
745 | return -EINVAL; |
746 | } | |
747 | state->content_protection = val; | |
7672dbba R |
748 | } else if (property == config->hdcp_content_type_property) { |
749 | state->hdcp_content_type = val; | |
d2c6a405 US |
750 | } else if (property == connector->colorspace_property) { |
751 | state->colorspace = val; | |
72fdb40c | 752 | } else if (property == config->writeback_fb_id_property) { |
36e4523a DV |
753 | struct drm_framebuffer *fb; |
754 | int ret; | |
948de842 | 755 | |
36e4523a DV |
756 | fb = drm_framebuffer_lookup(dev, file_priv, val); |
757 | ret = drm_atomic_set_writeback_fb_for_connector(state, fb); | |
72fdb40c DV |
758 | if (fb) |
759 | drm_framebuffer_put(fb); | |
760 | return ret; | |
761 | } else if (property == config->writeback_out_fence_ptr_property) { | |
762 | s32 __user *fence_ptr = u64_to_user_ptr(val); | |
763 | ||
764 | return set_out_fence_for_connector(state->state, connector, | |
765 | fence_ptr); | |
47e22ff1 RS |
766 | } else if (property == connector->max_bpc_property) { |
767 | state->max_requested_bpc = val; | |
107fe904 RJ |
768 | } else if (property == connector->privacy_screen_sw_state_property) { |
769 | state->privacy_screen_sw_state = val; | |
72fdb40c DV |
770 | } else if (connector->funcs->atomic_set_property) { |
771 | return connector->funcs->atomic_set_property(connector, | |
772 | state, property, val); | |
773 | } else { | |
e3aae683 SS |
774 | drm_dbg_atomic(connector->dev, |
775 | "[CONNECTOR:%d:%s] unknown property [PROP:%d:%s]]\n", | |
776 | connector->base.id, connector->name, | |
777 | property->base.id, property->name); | |
72fdb40c DV |
778 | return -EINVAL; |
779 | } | |
780 | ||
781 | return 0; | |
782 | } | |
783 | ||
784 | static int | |
785 | drm_atomic_connector_get_property(struct drm_connector *connector, | |
786 | const struct drm_connector_state *state, | |
787 | struct drm_property *property, uint64_t *val) | |
788 | { | |
789 | struct drm_device *dev = connector->dev; | |
790 | struct drm_mode_config *config = &dev->mode_config; | |
791 | ||
792 | if (property == config->prop_crtc_id) { | |
793 | *val = (state->crtc) ? state->crtc->base.id : 0; | |
794 | } else if (property == config->dpms_property) { | |
1452c25b SP |
795 | if (state->crtc && state->crtc->state->self_refresh_active) |
796 | *val = DRM_MODE_DPMS_ON; | |
797 | else | |
798 | *val = connector->dpms; | |
72fdb40c | 799 | } else if (property == config->tv_select_subconnector_property) { |
d0236008 | 800 | *val = state->tv.select_subconnector; |
941731a2 MR |
801 | } else if (property == config->tv_subconnector_property) { |
802 | *val = state->tv.subconnector; | |
72fdb40c DV |
803 | } else if (property == config->tv_left_margin_property) { |
804 | *val = state->tv.margins.left; | |
805 | } else if (property == config->tv_right_margin_property) { | |
806 | *val = state->tv.margins.right; | |
807 | } else if (property == config->tv_top_margin_property) { | |
808 | *val = state->tv.margins.top; | |
809 | } else if (property == config->tv_bottom_margin_property) { | |
810 | *val = state->tv.margins.bottom; | |
1fd4a5a3 MR |
811 | } else if (property == config->legacy_tv_mode_property) { |
812 | *val = state->tv.legacy_mode; | |
72fdb40c DV |
813 | } else if (property == config->tv_brightness_property) { |
814 | *val = state->tv.brightness; | |
815 | } else if (property == config->tv_contrast_property) { | |
816 | *val = state->tv.contrast; | |
817 | } else if (property == config->tv_flicker_reduction_property) { | |
818 | *val = state->tv.flicker_reduction; | |
819 | } else if (property == config->tv_overscan_property) { | |
820 | *val = state->tv.overscan; | |
821 | } else if (property == config->tv_saturation_property) { | |
822 | *val = state->tv.saturation; | |
823 | } else if (property == config->tv_hue_property) { | |
824 | *val = state->tv.hue; | |
825 | } else if (property == config->link_status_property) { | |
826 | *val = state->link_status; | |
827 | } else if (property == config->aspect_ratio_property) { | |
828 | *val = state->picture_aspect_ratio; | |
829 | } else if (property == config->content_type_property) { | |
830 | *val = state->content_type; | |
d2c6a405 US |
831 | } else if (property == connector->colorspace_property) { |
832 | *val = state->colorspace; | |
72fdb40c DV |
833 | } else if (property == connector->scaling_mode_property) { |
834 | *val = state->scaling_mode; | |
fbb5d035 US |
835 | } else if (property == config->hdr_output_metadata_property) { |
836 | *val = state->hdr_output_metadata ? | |
837 | state->hdr_output_metadata->base.id : 0; | |
585b000d | 838 | } else if (property == config->content_protection_property) { |
72fdb40c | 839 | *val = state->content_protection; |
7672dbba R |
840 | } else if (property == config->hdcp_content_type_property) { |
841 | *val = state->hdcp_content_type; | |
72fdb40c DV |
842 | } else if (property == config->writeback_fb_id_property) { |
843 | /* Writeback framebuffer is one-shot, write and forget */ | |
844 | *val = 0; | |
845 | } else if (property == config->writeback_out_fence_ptr_property) { | |
846 | *val = 0; | |
47e22ff1 RS |
847 | } else if (property == connector->max_bpc_property) { |
848 | *val = state->max_requested_bpc; | |
107fe904 RJ |
849 | } else if (property == connector->privacy_screen_sw_state_property) { |
850 | *val = state->privacy_screen_sw_state; | |
72fdb40c DV |
851 | } else if (connector->funcs->atomic_get_property) { |
852 | return connector->funcs->atomic_get_property(connector, | |
853 | state, property, val); | |
854 | } else { | |
855 | return -EINVAL; | |
856 | } | |
857 | ||
858 | return 0; | |
859 | } | |
860 | ||
861 | int drm_atomic_get_property(struct drm_mode_object *obj, | |
862 | struct drm_property *property, uint64_t *val) | |
863 | { | |
864 | struct drm_device *dev = property->dev; | |
865 | int ret; | |
866 | ||
867 | switch (obj->type) { | |
868 | case DRM_MODE_OBJECT_CONNECTOR: { | |
869 | struct drm_connector *connector = obj_to_connector(obj); | |
948de842 | 870 | |
72fdb40c DV |
871 | WARN_ON(!drm_modeset_is_locked(&dev->mode_config.connection_mutex)); |
872 | ret = drm_atomic_connector_get_property(connector, | |
873 | connector->state, property, val); | |
874 | break; | |
875 | } | |
876 | case DRM_MODE_OBJECT_CRTC: { | |
877 | struct drm_crtc *crtc = obj_to_crtc(obj); | |
948de842 | 878 | |
72fdb40c DV |
879 | WARN_ON(!drm_modeset_is_locked(&crtc->mutex)); |
880 | ret = drm_atomic_crtc_get_property(crtc, | |
881 | crtc->state, property, val); | |
882 | break; | |
883 | } | |
884 | case DRM_MODE_OBJECT_PLANE: { | |
885 | struct drm_plane *plane = obj_to_plane(obj); | |
948de842 | 886 | |
72fdb40c DV |
887 | WARN_ON(!drm_modeset_is_locked(&plane->mutex)); |
888 | ret = drm_atomic_plane_get_property(plane, | |
889 | plane->state, property, val); | |
890 | break; | |
891 | } | |
892 | default: | |
893 | ret = -EINVAL; | |
894 | break; | |
895 | } | |
896 | ||
897 | return ret; | |
898 | } | |
899 | ||
900 | /* | |
901 | * The big monster ioctl | |
902 | */ | |
903 | ||
904 | static struct drm_pending_vblank_event *create_vblank_event( | |
905 | struct drm_crtc *crtc, uint64_t user_data) | |
906 | { | |
907 | struct drm_pending_vblank_event *e = NULL; | |
908 | ||
909 | e = kzalloc(sizeof *e, GFP_KERNEL); | |
910 | if (!e) | |
911 | return NULL; | |
912 | ||
913 | e->event.base.type = DRM_EVENT_FLIP_COMPLETE; | |
914 | e->event.base.length = sizeof(e->event); | |
915 | e->event.vbl.crtc_id = crtc->base.id; | |
916 | e->event.vbl.user_data = user_data; | |
917 | ||
918 | return e; | |
919 | } | |
920 | ||
921 | int drm_atomic_connector_commit_dpms(struct drm_atomic_state *state, | |
922 | struct drm_connector *connector, | |
923 | int mode) | |
924 | { | |
925 | struct drm_connector *tmp_connector; | |
926 | struct drm_connector_state *new_conn_state; | |
927 | struct drm_crtc *crtc; | |
928 | struct drm_crtc_state *crtc_state; | |
929 | int i, ret, old_mode = connector->dpms; | |
930 | bool active = false; | |
931 | ||
932 | ret = drm_modeset_lock(&state->dev->mode_config.connection_mutex, | |
933 | state->acquire_ctx); | |
934 | if (ret) | |
935 | return ret; | |
936 | ||
937 | if (mode != DRM_MODE_DPMS_ON) | |
938 | mode = DRM_MODE_DPMS_OFF; | |
939 | connector->dpms = mode; | |
940 | ||
941 | crtc = connector->state->crtc; | |
942 | if (!crtc) | |
943 | goto out; | |
944 | ret = drm_atomic_add_affected_connectors(state, crtc); | |
945 | if (ret) | |
946 | goto out; | |
947 | ||
948 | crtc_state = drm_atomic_get_crtc_state(state, crtc); | |
949 | if (IS_ERR(crtc_state)) { | |
950 | ret = PTR_ERR(crtc_state); | |
951 | goto out; | |
952 | } | |
953 | ||
954 | for_each_new_connector_in_state(state, tmp_connector, new_conn_state, i) { | |
955 | if (new_conn_state->crtc != crtc) | |
956 | continue; | |
957 | if (tmp_connector->dpms == DRM_MODE_DPMS_ON) { | |
958 | active = true; | |
959 | break; | |
960 | } | |
961 | } | |
962 | ||
963 | crtc_state->active = active; | |
964 | ret = drm_atomic_commit(state); | |
965 | out: | |
966 | if (ret != 0) | |
967 | connector->dpms = old_mode; | |
968 | return ret; | |
969 | } | |
970 | ||
971 | int drm_atomic_set_property(struct drm_atomic_state *state, | |
36e4523a | 972 | struct drm_file *file_priv, |
72fdb40c DV |
973 | struct drm_mode_object *obj, |
974 | struct drm_property *prop, | |
975 | uint64_t prop_value) | |
976 | { | |
977 | struct drm_mode_object *ref; | |
978 | int ret; | |
979 | ||
980 | if (!drm_property_change_valid_get(prop, prop_value, &ref)) | |
981 | return -EINVAL; | |
982 | ||
983 | switch (obj->type) { | |
984 | case DRM_MODE_OBJECT_CONNECTOR: { | |
985 | struct drm_connector *connector = obj_to_connector(obj); | |
986 | struct drm_connector_state *connector_state; | |
987 | ||
988 | connector_state = drm_atomic_get_connector_state(state, connector); | |
989 | if (IS_ERR(connector_state)) { | |
990 | ret = PTR_ERR(connector_state); | |
991 | break; | |
992 | } | |
993 | ||
994 | ret = drm_atomic_connector_set_property(connector, | |
36e4523a DV |
995 | connector_state, file_priv, |
996 | prop, prop_value); | |
72fdb40c DV |
997 | break; |
998 | } | |
999 | case DRM_MODE_OBJECT_CRTC: { | |
1000 | struct drm_crtc *crtc = obj_to_crtc(obj); | |
1001 | struct drm_crtc_state *crtc_state; | |
1002 | ||
1003 | crtc_state = drm_atomic_get_crtc_state(state, crtc); | |
1004 | if (IS_ERR(crtc_state)) { | |
1005 | ret = PTR_ERR(crtc_state); | |
1006 | break; | |
1007 | } | |
1008 | ||
1009 | ret = drm_atomic_crtc_set_property(crtc, | |
1010 | crtc_state, prop, prop_value); | |
1011 | break; | |
1012 | } | |
1013 | case DRM_MODE_OBJECT_PLANE: { | |
1014 | struct drm_plane *plane = obj_to_plane(obj); | |
1015 | struct drm_plane_state *plane_state; | |
1016 | ||
1017 | plane_state = drm_atomic_get_plane_state(state, plane); | |
1018 | if (IS_ERR(plane_state)) { | |
1019 | ret = PTR_ERR(plane_state); | |
1020 | break; | |
1021 | } | |
1022 | ||
1023 | ret = drm_atomic_plane_set_property(plane, | |
36e4523a DV |
1024 | plane_state, file_priv, |
1025 | prop, prop_value); | |
72fdb40c DV |
1026 | break; |
1027 | } | |
1028 | default: | |
1029 | ret = -EINVAL; | |
1030 | break; | |
1031 | } | |
1032 | ||
1033 | drm_property_change_valid_put(prop, ref); | |
1034 | return ret; | |
1035 | } | |
1036 | ||
1037 | /** | |
1038 | * DOC: explicit fencing properties | |
1039 | * | |
1040 | * Explicit fencing allows userspace to control the buffer synchronization | |
0ae865ef | 1041 | * between devices. A Fence or a group of fences are transferred to/from |
72fdb40c DV |
1042 | * userspace using Sync File fds and there are two DRM properties for that. |
1043 | * IN_FENCE_FD on each DRM Plane to send fences to the kernel and | |
1044 | * OUT_FENCE_PTR on each DRM CRTC to receive fences from the kernel. | |
1045 | * | |
1046 | * As a contrast, with implicit fencing the kernel keeps track of any | |
1047 | * ongoing rendering, and automatically ensures that the atomic update waits | |
1ea28bc5 CK |
1048 | * for any pending rendering to complete. This is usually tracked in &struct |
1049 | * dma_resv which can also contain mandatory kernel fences. Implicit syncing | |
1050 | * is how Linux traditionally worked (e.g. DRI2/3 on X.org), whereas explicit | |
1051 | * fencing is what Android wants. | |
72fdb40c DV |
1052 | * |
1053 | * "IN_FENCE_FD”: | |
1054 | * Use this property to pass a fence that DRM should wait on before | |
1055 | * proceeding with the Atomic Commit request and show the framebuffer for | |
1056 | * the plane on the screen. The fence can be either a normal fence or a | |
1057 | * merged one, the sync_file framework will handle both cases and use a | |
1058 | * fence_array if a merged fence is received. Passing -1 here means no | |
1059 | * fences to wait on. | |
1060 | * | |
1061 | * If the Atomic Commit request has the DRM_MODE_ATOMIC_TEST_ONLY flag | |
1062 | * it will only check if the Sync File is a valid one. | |
1063 | * | |
1064 | * On the driver side the fence is stored on the @fence parameter of | |
1065 | * &struct drm_plane_state. Drivers which also support implicit fencing | |
1ea28bc5 | 1066 | * should extract the implicit fence using drm_gem_plane_helper_prepare_fb(), |
72fdb40c DV |
1067 | * to make sure there's consistent behaviour between drivers in precedence |
1068 | * of implicit vs. explicit fencing. | |
1069 | * | |
1070 | * "OUT_FENCE_PTR”: | |
1071 | * Use this property to pass a file descriptor pointer to DRM. Once the | |
1072 | * Atomic Commit request call returns OUT_FENCE_PTR will be filled with | |
1073 | * the file descriptor number of a Sync File. This Sync File contains the | |
1074 | * CRTC fence that will be signaled when all framebuffers present on the | |
1075 | * Atomic Commit * request for that given CRTC are scanned out on the | |
1076 | * screen. | |
1077 | * | |
1078 | * The Atomic Commit request fails if a invalid pointer is passed. If the | |
1079 | * Atomic Commit request fails for any other reason the out fence fd | |
1080 | * returned will be -1. On a Atomic Commit with the | |
1081 | * DRM_MODE_ATOMIC_TEST_ONLY flag the out fence will also be set to -1. | |
1082 | * | |
1083 | * Note that out-fences don't have a special interface to drivers and are | |
1084 | * internally represented by a &struct drm_pending_vblank_event in struct | |
1085 | * &drm_crtc_state, which is also used by the nonblocking atomic commit | |
1086 | * helpers and for the DRM event handling for existing userspace. | |
1087 | */ | |
1088 | ||
1089 | struct drm_out_fence_state { | |
1090 | s32 __user *out_fence_ptr; | |
1091 | struct sync_file *sync_file; | |
1092 | int fd; | |
1093 | }; | |
1094 | ||
1095 | static int setup_out_fence(struct drm_out_fence_state *fence_state, | |
1096 | struct dma_fence *fence) | |
1097 | { | |
1098 | fence_state->fd = get_unused_fd_flags(O_CLOEXEC); | |
1099 | if (fence_state->fd < 0) | |
1100 | return fence_state->fd; | |
1101 | ||
1102 | if (put_user(fence_state->fd, fence_state->out_fence_ptr)) | |
1103 | return -EFAULT; | |
1104 | ||
1105 | fence_state->sync_file = sync_file_create(fence); | |
1106 | if (!fence_state->sync_file) | |
1107 | return -ENOMEM; | |
1108 | ||
1109 | return 0; | |
1110 | } | |
1111 | ||
1112 | static int prepare_signaling(struct drm_device *dev, | |
1113 | struct drm_atomic_state *state, | |
1114 | struct drm_mode_atomic *arg, | |
1115 | struct drm_file *file_priv, | |
1116 | struct drm_out_fence_state **fence_state, | |
1117 | unsigned int *num_fences) | |
1118 | { | |
1119 | struct drm_crtc *crtc; | |
1120 | struct drm_crtc_state *crtc_state; | |
1121 | struct drm_connector *conn; | |
1122 | struct drm_connector_state *conn_state; | |
1123 | int i, c = 0, ret; | |
1124 | ||
1125 | if (arg->flags & DRM_MODE_ATOMIC_TEST_ONLY) | |
1126 | return 0; | |
1127 | ||
1128 | for_each_new_crtc_in_state(state, crtc, crtc_state, i) { | |
1129 | s32 __user *fence_ptr; | |
1130 | ||
1131 | fence_ptr = get_out_fence_for_crtc(crtc_state->state, crtc); | |
1132 | ||
1133 | if (arg->flags & DRM_MODE_PAGE_FLIP_EVENT || fence_ptr) { | |
1134 | struct drm_pending_vblank_event *e; | |
1135 | ||
1136 | e = create_vblank_event(crtc, arg->user_data); | |
1137 | if (!e) | |
1138 | return -ENOMEM; | |
1139 | ||
1140 | crtc_state->event = e; | |
1141 | } | |
1142 | ||
1143 | if (arg->flags & DRM_MODE_PAGE_FLIP_EVENT) { | |
1144 | struct drm_pending_vblank_event *e = crtc_state->event; | |
1145 | ||
1146 | if (!file_priv) | |
1147 | continue; | |
1148 | ||
1149 | ret = drm_event_reserve_init(dev, file_priv, &e->base, | |
1150 | &e->event.base); | |
1151 | if (ret) { | |
1152 | kfree(e); | |
1153 | crtc_state->event = NULL; | |
1154 | return ret; | |
1155 | } | |
1156 | } | |
1157 | ||
1158 | if (fence_ptr) { | |
1159 | struct dma_fence *fence; | |
1160 | struct drm_out_fence_state *f; | |
1161 | ||
1162 | f = krealloc(*fence_state, sizeof(**fence_state) * | |
1163 | (*num_fences + 1), GFP_KERNEL); | |
1164 | if (!f) | |
1165 | return -ENOMEM; | |
1166 | ||
1167 | memset(&f[*num_fences], 0, sizeof(*f)); | |
1168 | ||
1169 | f[*num_fences].out_fence_ptr = fence_ptr; | |
1170 | *fence_state = f; | |
1171 | ||
1172 | fence = drm_crtc_create_fence(crtc); | |
1173 | if (!fence) | |
1174 | return -ENOMEM; | |
1175 | ||
1176 | ret = setup_out_fence(&f[(*num_fences)++], fence); | |
1177 | if (ret) { | |
1178 | dma_fence_put(fence); | |
1179 | return ret; | |
1180 | } | |
1181 | ||
1182 | crtc_state->event->base.fence = fence; | |
1183 | } | |
1184 | ||
1185 | c++; | |
1186 | } | |
1187 | ||
1188 | for_each_new_connector_in_state(state, conn, conn_state, i) { | |
1189 | struct drm_writeback_connector *wb_conn; | |
72fdb40c DV |
1190 | struct drm_out_fence_state *f; |
1191 | struct dma_fence *fence; | |
1192 | s32 __user *fence_ptr; | |
1193 | ||
9d2230dc LP |
1194 | if (!conn_state->writeback_job) |
1195 | continue; | |
1196 | ||
72fdb40c DV |
1197 | fence_ptr = get_out_fence_for_connector(state, conn); |
1198 | if (!fence_ptr) | |
1199 | continue; | |
1200 | ||
72fdb40c DV |
1201 | f = krealloc(*fence_state, sizeof(**fence_state) * |
1202 | (*num_fences + 1), GFP_KERNEL); | |
1203 | if (!f) | |
1204 | return -ENOMEM; | |
1205 | ||
1206 | memset(&f[*num_fences], 0, sizeof(*f)); | |
1207 | ||
1208 | f[*num_fences].out_fence_ptr = fence_ptr; | |
1209 | *fence_state = f; | |
1210 | ||
1211 | wb_conn = drm_connector_to_writeback(conn); | |
1212 | fence = drm_writeback_get_out_fence(wb_conn); | |
1213 | if (!fence) | |
1214 | return -ENOMEM; | |
1215 | ||
1216 | ret = setup_out_fence(&f[(*num_fences)++], fence); | |
1217 | if (ret) { | |
1218 | dma_fence_put(fence); | |
1219 | return ret; | |
1220 | } | |
1221 | ||
9d2230dc | 1222 | conn_state->writeback_job->out_fence = fence; |
72fdb40c DV |
1223 | } |
1224 | ||
1225 | /* | |
1226 | * Having this flag means user mode pends on event which will never | |
1227 | * reach due to lack of at least one CRTC for signaling | |
1228 | */ | |
1229 | if (c == 0 && (arg->flags & DRM_MODE_PAGE_FLIP_EVENT)) | |
1230 | return -EINVAL; | |
1231 | ||
1232 | return 0; | |
1233 | } | |
1234 | ||
1235 | static void complete_signaling(struct drm_device *dev, | |
1236 | struct drm_atomic_state *state, | |
1237 | struct drm_out_fence_state *fence_state, | |
1238 | unsigned int num_fences, | |
1239 | bool install_fds) | |
1240 | { | |
1241 | struct drm_crtc *crtc; | |
1242 | struct drm_crtc_state *crtc_state; | |
1243 | int i; | |
1244 | ||
1245 | if (install_fds) { | |
1246 | for (i = 0; i < num_fences; i++) | |
1247 | fd_install(fence_state[i].fd, | |
1248 | fence_state[i].sync_file->file); | |
1249 | ||
1250 | kfree(fence_state); | |
1251 | return; | |
1252 | } | |
1253 | ||
1254 | for_each_new_crtc_in_state(state, crtc, crtc_state, i) { | |
1255 | struct drm_pending_vblank_event *event = crtc_state->event; | |
1256 | /* | |
1257 | * Free the allocated event. drm_atomic_helper_setup_commit | |
1258 | * can allocate an event too, so only free it if it's ours | |
1259 | * to prevent a double free in drm_atomic_state_clear. | |
1260 | */ | |
1261 | if (event && (event->base.fence || event->base.file_priv)) { | |
1262 | drm_event_cancel_free(dev, &event->base); | |
1263 | crtc_state->event = NULL; | |
1264 | } | |
1265 | } | |
1266 | ||
1267 | if (!fence_state) | |
1268 | return; | |
1269 | ||
1270 | for (i = 0; i < num_fences; i++) { | |
1271 | if (fence_state[i].sync_file) | |
1272 | fput(fence_state[i].sync_file->file); | |
1273 | if (fence_state[i].fd >= 0) | |
1274 | put_unused_fd(fence_state[i].fd); | |
1275 | ||
1276 | /* If this fails log error to the user */ | |
1277 | if (fence_state[i].out_fence_ptr && | |
1278 | put_user(-1, fence_state[i].out_fence_ptr)) | |
e3aae683 | 1279 | drm_dbg_atomic(dev, "Couldn't clear out_fence_ptr\n"); |
72fdb40c DV |
1280 | } |
1281 | ||
1282 | kfree(fence_state); | |
1283 | } | |
1284 | ||
1285 | int drm_mode_atomic_ioctl(struct drm_device *dev, | |
1286 | void *data, struct drm_file *file_priv) | |
1287 | { | |
1288 | struct drm_mode_atomic *arg = data; | |
1289 | uint32_t __user *objs_ptr = (uint32_t __user *)(unsigned long)(arg->objs_ptr); | |
1290 | uint32_t __user *count_props_ptr = (uint32_t __user *)(unsigned long)(arg->count_props_ptr); | |
1291 | uint32_t __user *props_ptr = (uint32_t __user *)(unsigned long)(arg->props_ptr); | |
1292 | uint64_t __user *prop_values_ptr = (uint64_t __user *)(unsigned long)(arg->prop_values_ptr); | |
1293 | unsigned int copied_objs, copied_props; | |
1294 | struct drm_atomic_state *state; | |
1295 | struct drm_modeset_acquire_ctx ctx; | |
1296 | struct drm_out_fence_state *fence_state; | |
1297 | int ret = 0; | |
1298 | unsigned int i, j, num_fences; | |
1299 | ||
1300 | /* disallow for drivers not supporting atomic: */ | |
1301 | if (!drm_core_check_feature(dev, DRIVER_ATOMIC)) | |
69fdf420 | 1302 | return -EOPNOTSUPP; |
72fdb40c DV |
1303 | |
1304 | /* disallow for userspace that has not enabled atomic cap (even | |
1305 | * though this may be a bit overkill, since legacy userspace | |
1306 | * wouldn't know how to call this ioctl) | |
1307 | */ | |
50f3d412 SS |
1308 | if (!file_priv->atomic) { |
1309 | drm_dbg_atomic(dev, | |
1310 | "commit failed: atomic cap not enabled\n"); | |
72fdb40c | 1311 | return -EINVAL; |
50f3d412 | 1312 | } |
72fdb40c | 1313 | |
50f3d412 SS |
1314 | if (arg->flags & ~DRM_MODE_ATOMIC_FLAGS) { |
1315 | drm_dbg_atomic(dev, "commit failed: invalid flag\n"); | |
72fdb40c | 1316 | return -EINVAL; |
50f3d412 | 1317 | } |
72fdb40c | 1318 | |
50f3d412 SS |
1319 | if (arg->reserved) { |
1320 | drm_dbg_atomic(dev, "commit failed: reserved field set\n"); | |
72fdb40c | 1321 | return -EINVAL; |
50f3d412 | 1322 | } |
72fdb40c | 1323 | |
50f3d412 SS |
1324 | if (arg->flags & DRM_MODE_PAGE_FLIP_ASYNC) { |
1325 | drm_dbg_atomic(dev, | |
1326 | "commit failed: invalid flag DRM_MODE_PAGE_FLIP_ASYNC\n"); | |
72fdb40c | 1327 | return -EINVAL; |
50f3d412 | 1328 | } |
72fdb40c DV |
1329 | |
1330 | /* can't test and expect an event at the same time. */ | |
1331 | if ((arg->flags & DRM_MODE_ATOMIC_TEST_ONLY) && | |
50f3d412 SS |
1332 | (arg->flags & DRM_MODE_PAGE_FLIP_EVENT)) { |
1333 | drm_dbg_atomic(dev, | |
1334 | "commit failed: page-flip event requested with test-only commit\n"); | |
72fdb40c | 1335 | return -EINVAL; |
50f3d412 | 1336 | } |
72fdb40c | 1337 | |
72fdb40c DV |
1338 | state = drm_atomic_state_alloc(dev); |
1339 | if (!state) | |
1340 | return -ENOMEM; | |
1341 | ||
4089e272 | 1342 | drm_modeset_acquire_init(&ctx, DRM_MODESET_ACQUIRE_INTERRUPTIBLE); |
72fdb40c DV |
1343 | state->acquire_ctx = &ctx; |
1344 | state->allow_modeset = !!(arg->flags & DRM_MODE_ATOMIC_ALLOW_MODESET); | |
1345 | ||
1346 | retry: | |
1347 | copied_objs = 0; | |
1348 | copied_props = 0; | |
1349 | fence_state = NULL; | |
1350 | num_fences = 0; | |
1351 | ||
1352 | for (i = 0; i < arg->count_objs; i++) { | |
1353 | uint32_t obj_id, count_props; | |
1354 | struct drm_mode_object *obj; | |
1355 | ||
1356 | if (get_user(obj_id, objs_ptr + copied_objs)) { | |
1357 | ret = -EFAULT; | |
1358 | goto out; | |
1359 | } | |
1360 | ||
1361 | obj = drm_mode_object_find(dev, file_priv, obj_id, DRM_MODE_OBJECT_ANY); | |
1362 | if (!obj) { | |
1363 | ret = -ENOENT; | |
1364 | goto out; | |
1365 | } | |
1366 | ||
1367 | if (!obj->properties) { | |
1368 | drm_mode_object_put(obj); | |
1369 | ret = -ENOENT; | |
1370 | goto out; | |
1371 | } | |
1372 | ||
1373 | if (get_user(count_props, count_props_ptr + copied_objs)) { | |
1374 | drm_mode_object_put(obj); | |
1375 | ret = -EFAULT; | |
1376 | goto out; | |
1377 | } | |
1378 | ||
1379 | copied_objs++; | |
1380 | ||
1381 | for (j = 0; j < count_props; j++) { | |
1382 | uint32_t prop_id; | |
1383 | uint64_t prop_value; | |
1384 | struct drm_property *prop; | |
1385 | ||
1386 | if (get_user(prop_id, props_ptr + copied_props)) { | |
1387 | drm_mode_object_put(obj); | |
1388 | ret = -EFAULT; | |
1389 | goto out; | |
1390 | } | |
1391 | ||
1392 | prop = drm_mode_obj_find_prop_id(obj, prop_id); | |
1393 | if (!prop) { | |
1394 | drm_mode_object_put(obj); | |
1395 | ret = -ENOENT; | |
1396 | goto out; | |
1397 | } | |
1398 | ||
1399 | if (copy_from_user(&prop_value, | |
1400 | prop_values_ptr + copied_props, | |
1401 | sizeof(prop_value))) { | |
1402 | drm_mode_object_put(obj); | |
1403 | ret = -EFAULT; | |
1404 | goto out; | |
1405 | } | |
1406 | ||
36e4523a DV |
1407 | ret = drm_atomic_set_property(state, file_priv, |
1408 | obj, prop, prop_value); | |
72fdb40c DV |
1409 | if (ret) { |
1410 | drm_mode_object_put(obj); | |
1411 | goto out; | |
1412 | } | |
1413 | ||
1414 | copied_props++; | |
1415 | } | |
1416 | ||
1417 | drm_mode_object_put(obj); | |
1418 | } | |
1419 | ||
1420 | ret = prepare_signaling(dev, state, arg, file_priv, &fence_state, | |
1421 | &num_fences); | |
1422 | if (ret) | |
1423 | goto out; | |
1424 | ||
1425 | if (arg->flags & DRM_MODE_ATOMIC_TEST_ONLY) { | |
1426 | ret = drm_atomic_check_only(state); | |
1427 | } else if (arg->flags & DRM_MODE_ATOMIC_NONBLOCK) { | |
1428 | ret = drm_atomic_nonblocking_commit(state); | |
1429 | } else { | |
72fdb40c DV |
1430 | ret = drm_atomic_commit(state); |
1431 | } | |
1432 | ||
1433 | out: | |
1434 | complete_signaling(dev, state, fence_state, num_fences, !ret); | |
1435 | ||
1436 | if (ret == -EDEADLK) { | |
1437 | drm_atomic_state_clear(state); | |
1438 | ret = drm_modeset_backoff(&ctx); | |
1439 | if (!ret) | |
1440 | goto retry; | |
1441 | } | |
1442 | ||
1443 | drm_atomic_state_put(state); | |
1444 | ||
1445 | drm_modeset_drop_locks(&ctx); | |
1446 | drm_modeset_acquire_fini(&ctx); | |
1447 | ||
1448 | return ret; | |
1449 | } |