drm/modes: Prevent division by zero htotal
[linux-2.6-block.git] / drivers / gpu / drm / arc / arcpgu_drv.c
CommitLineData
51dacf20
CP
1/*
2 * ARC PGU DRM driver.
3 *
4 * Copyright (C) 2016 Synopsys, Inc. (www.synopsys.com)
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
14 *
15 */
16
17#include <linux/clk.h>
18#include <drm/drm_crtc_helper.h>
19#include <drm/drm_fb_cma_helper.h>
c638f341 20#include <drm/drm_fb_helper.h>
51dacf20 21#include <drm/drm_gem_cma_helper.h>
1cdea74e 22#include <drm/drm_gem_framebuffer_helper.h>
51dacf20 23#include <drm/drm_atomic_helper.h>
8aeab995 24#include <linux/of_reserved_mem.h>
51dacf20
CP
25
26#include "arcpgu.h"
27#include "arcpgu_regs.h"
28
a5cb37d8 29static const struct drm_mode_config_funcs arcpgu_drm_modecfg_funcs = {
1cdea74e 30 .fb_create = drm_gem_fb_create,
51dacf20 31 .atomic_check = drm_atomic_helper_check,
17b58b23 32 .atomic_commit = drm_atomic_helper_commit,
51dacf20
CP
33};
34
35static void arcpgu_setup_mode_config(struct drm_device *drm)
36{
37 drm_mode_config_init(drm);
38 drm->mode_config.min_width = 0;
39 drm->mode_config.min_height = 0;
40 drm->mode_config.max_width = 1920;
41 drm->mode_config.max_height = 1080;
42 drm->mode_config.funcs = &arcpgu_drm_modecfg_funcs;
43}
44
a8f8fb20 45DEFINE_DRM_GEM_CMA_FOPS(arcpgu_drm_ops);
51dacf20 46
51dacf20
CP
47static int arcpgu_load(struct drm_device *drm)
48{
49 struct platform_device *pdev = to_platform_device(drm->dev);
50 struct arcpgu_drm_private *arcpgu;
51 struct device_node *encoder_node;
52 struct resource *res;
53 int ret;
54
55 arcpgu = devm_kzalloc(&pdev->dev, sizeof(*arcpgu), GFP_KERNEL);
56 if (arcpgu == NULL)
57 return -ENOMEM;
58
59 drm->dev_private = arcpgu;
60
61 arcpgu->clk = devm_clk_get(drm->dev, "pxlclk");
62 if (IS_ERR(arcpgu->clk))
63 return PTR_ERR(arcpgu->clk);
64
51dacf20
CP
65 arcpgu_setup_mode_config(drm);
66
67 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
68 arcpgu->regs = devm_ioremap_resource(&pdev->dev, res);
7725936e 69 if (IS_ERR(arcpgu->regs))
51dacf20 70 return PTR_ERR(arcpgu->regs);
51dacf20
CP
71
72 dev_info(drm->dev, "arc_pgu ID: 0x%x\n",
73 arc_pgu_read(arcpgu, ARCPGU_REG_ID));
74
8aeab995
AB
75 /* Get the optional framebuffer memory resource */
76 ret = of_reserved_mem_device_init(drm->dev);
77 if (ret && ret != -ENODEV)
78 return ret;
79
51dacf20
CP
80 if (dma_set_mask_and_coherent(drm->dev, DMA_BIT_MASK(32)))
81 return -ENODEV;
82
83 if (arc_pgu_setup_crtc(drm) < 0)
84 return -ENODEV;
85
86 /* find the encoder node and initialize it */
87 encoder_node = of_parse_phandle(drm->dev->of_node, "encoder-slave", 0);
a189d28e
RD
88 if (encoder_node) {
89 ret = arcpgu_drm_hdmi_init(drm, encoder_node);
8e7446c3 90 of_node_put(encoder_node);
a189d28e
RD
91 if (ret < 0)
92 return ret;
93 } else {
ee29a9ea 94 ret = arcpgu_drm_sim_init(drm, NULL);
a189d28e
RD
95 if (ret < 0)
96 return ret;
51dacf20
CP
97 }
98
51dacf20
CP
99 drm_mode_config_reset(drm);
100 drm_kms_helper_poll_init(drm);
101
0c43ff59 102 platform_set_drvdata(pdev, drm);
51dacf20
CP
103 return 0;
104}
105
ee29a9ea 106static int arcpgu_unload(struct drm_device *drm)
51dacf20 107{
51dacf20 108 drm_kms_helper_poll_fini(drm);
b3e90917 109 drm_atomic_helper_shutdown(drm);
51dacf20
CP
110 drm_mode_config_cleanup(drm);
111
112 return 0;
113}
114
13eee770
AB
115#ifdef CONFIG_DEBUG_FS
116static int arcpgu_show_pxlclock(struct seq_file *m, void *arg)
117{
118 struct drm_info_node *node = (struct drm_info_node *)m->private;
119 struct drm_device *drm = node->minor->dev;
120 struct arcpgu_drm_private *arcpgu = drm->dev_private;
121 unsigned long clkrate = clk_get_rate(arcpgu->clk);
122 unsigned long mode_clock = arcpgu->crtc.mode.crtc_clock * 1000;
123
124 seq_printf(m, "hw : %lu\n", clkrate);
125 seq_printf(m, "mode: %lu\n", mode_clock);
126 return 0;
127}
128
129static struct drm_info_list arcpgu_debugfs_list[] = {
130 { "clocks", arcpgu_show_pxlclock, 0 },
13eee770
AB
131};
132
133static int arcpgu_debugfs_init(struct drm_minor *minor)
134{
135 return drm_debugfs_create_files(arcpgu_debugfs_list,
136 ARRAY_SIZE(arcpgu_debugfs_list), minor->debugfs_root, minor);
137}
138#endif
139
51dacf20
CP
140static struct drm_driver arcpgu_drm_driver = {
141 .driver_features = DRIVER_MODESET | DRIVER_GEM | DRIVER_PRIME |
142 DRIVER_ATOMIC,
429ff616 143 .name = "arcpgu",
51dacf20
CP
144 .desc = "ARC PGU Controller",
145 .date = "20160219",
146 .major = 1,
147 .minor = 0,
148 .patchlevel = 0,
149 .fops = &arcpgu_drm_ops,
150 .dumb_create = drm_gem_cma_dumb_create,
51dacf20
CP
151 .prime_handle_to_fd = drm_gem_prime_handle_to_fd,
152 .prime_fd_to_handle = drm_gem_prime_fd_to_handle,
e1512ee0 153 .gem_free_object_unlocked = drm_gem_cma_free_object,
80c7f714 154 .gem_print_info = drm_gem_cma_print_info,
51dacf20
CP
155 .gem_vm_ops = &drm_gem_cma_vm_ops,
156 .gem_prime_export = drm_gem_prime_export,
157 .gem_prime_import = drm_gem_prime_import,
158 .gem_prime_get_sg_table = drm_gem_cma_prime_get_sg_table,
159 .gem_prime_import_sg_table = drm_gem_cma_prime_import_sg_table,
160 .gem_prime_vmap = drm_gem_cma_prime_vmap,
161 .gem_prime_vunmap = drm_gem_cma_prime_vunmap,
162 .gem_prime_mmap = drm_gem_cma_prime_mmap,
13eee770
AB
163#ifdef CONFIG_DEBUG_FS
164 .debugfs_init = arcpgu_debugfs_init,
165#endif
51dacf20
CP
166};
167
168static int arcpgu_probe(struct platform_device *pdev)
169{
170 struct drm_device *drm;
171 int ret;
172
173 drm = drm_dev_alloc(&arcpgu_drm_driver, &pdev->dev);
0f288605
TG
174 if (IS_ERR(drm))
175 return PTR_ERR(drm);
51dacf20
CP
176
177 ret = arcpgu_load(drm);
178 if (ret)
179 goto err_unref;
180
181 ret = drm_dev_register(drm, 0);
182 if (ret)
183 goto err_unload;
184
c638f341
NT
185 drm_fbdev_generic_setup(drm, 16);
186
51dacf20
CP
187 return 0;
188
51dacf20
CP
189err_unload:
190 arcpgu_unload(drm);
191
192err_unref:
808bad32 193 drm_dev_put(drm);
51dacf20
CP
194
195 return ret;
196}
197
198static int arcpgu_remove(struct platform_device *pdev)
199{
200 struct drm_device *drm = platform_get_drvdata(pdev);
201
51dacf20
CP
202 drm_dev_unregister(drm);
203 arcpgu_unload(drm);
808bad32 204 drm_dev_put(drm);
51dacf20
CP
205
206 return 0;
207}
208
209static const struct of_device_id arcpgu_of_table[] = {
210 {.compatible = "snps,arcpgu"},
211 {}
212};
213
214MODULE_DEVICE_TABLE(of, arcpgu_of_table);
215
216static struct platform_driver arcpgu_platform_driver = {
217 .probe = arcpgu_probe,
218 .remove = arcpgu_remove,
219 .driver = {
220 .name = "arcpgu",
221 .of_match_table = arcpgu_of_table,
222 },
223};
224
225module_platform_driver(arcpgu_platform_driver);
226
227MODULE_AUTHOR("Carlos Palminha <palminha@synopsys.com>");
228MODULE_DESCRIPTION("ARC PGU DRM driver");
229MODULE_LICENSE("GPL");