Commit | Line | Data |
---|---|---|
7ed4e635 HW |
1 | /* |
2 | * Copyright 2016 Advanced Micro Devices, Inc. | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice shall be included in | |
12 | * all copies or substantial portions of the Software. | |
13 | * | |
14 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
15 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
16 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
17 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR | |
18 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | |
19 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
20 | * OTHER DEALINGS IN THE SOFTWARE. | |
21 | * | |
22 | * Authors: AMD | |
23 | * | |
24 | */ | |
c602b36f | 25 | #include <linux/delay.h> |
7ed4e635 HW |
26 | |
27 | #include "dm_services.h" | |
78c77382 | 28 | #include "basics/dc_common.h" |
7ed4e635 HW |
29 | #include "dm_helpers.h" |
30 | #include "core_types.h" | |
31 | #include "resource.h" | |
78c77382 | 32 | #include "dcn20_resource.h" |
7ed4e635 HW |
33 | #include "dcn20_hwseq.h" |
34 | #include "dce/dce_hwseq.h" | |
78c77382 AK |
35 | #include "dcn20_dsc.h" |
36 | #include "dcn20_optc.h" | |
7ed4e635 HW |
37 | #include "abm.h" |
38 | #include "clk_mgr.h" | |
39 | #include "dmcu.h" | |
40 | #include "hubp.h" | |
41 | #include "timing_generator.h" | |
42 | #include "opp.h" | |
43 | #include "ipp.h" | |
44 | #include "mpc.h" | |
45 | #include "mcif_wb.h" | |
78c77382 | 46 | #include "dchubbub.h" |
7ed4e635 HW |
47 | #include "reg_helper.h" |
48 | #include "dcn10/dcn10_cm_common.h" | |
7ed4e635 HW |
49 | #include "dc_link_dp.h" |
50 | #include "vm_helper.h" | |
51 | #include "dccg.h" | |
dc6e2448 WW |
52 | #include "dc_dmub_srv.h" |
53 | #include "dce/dmub_hw_lock_mgr.h" | |
60df8441 | 54 | #include "hw_sequencer.h" |
7ed4e635 HW |
55 | |
56 | #define DC_LOGGER_INIT(logger) | |
57 | ||
58 | #define CTX \ | |
59 | hws->ctx | |
60 | #define REG(reg)\ | |
61 | hws->regs->reg | |
62 | ||
63 | #undef FN | |
64 | #define FN(reg_name, field_name) \ | |
65 | hws->shifts->field_name, hws->masks->field_name | |
66 | ||
78c77382 AK |
67 | static int find_free_gsl_group(const struct dc *dc) |
68 | { | |
69 | if (dc->res_pool->gsl_groups.gsl_0 == 0) | |
70 | return 1; | |
71 | if (dc->res_pool->gsl_groups.gsl_1 == 0) | |
72 | return 2; | |
73 | if (dc->res_pool->gsl_groups.gsl_2 == 0) | |
74 | return 3; | |
75 | ||
76 | return 0; | |
77 | } | |
78 | ||
79 | /* NOTE: This is not a generic setup_gsl function (hence the suffix as_lock) | |
80 | * This is only used to lock pipes in pipe splitting case with immediate flip | |
81 | * Ordinary MPC/OTG locks suppress VUPDATE which doesn't help with immediate, | |
82 | * so we get tearing with freesync since we cannot flip multiple pipes | |
83 | * atomically. | |
84 | * We use GSL for this: | |
85 | * - immediate flip: find first available GSL group if not already assigned | |
86 | * program gsl with that group, set current OTG as master | |
87 | * and always us 0x4 = AND of flip_ready from all pipes | |
88 | * - vsync flip: disable GSL if used | |
89 | * | |
90 | * Groups in stream_res are stored as +1 from HW registers, i.e. | |
91 | * gsl_0 <=> pipe_ctx->stream_res.gsl_group == 1 | |
92 | * Using a magic value like -1 would require tracking all inits/resets | |
93 | */ | |
94 | static void dcn20_setup_gsl_group_as_lock( | |
95 | const struct dc *dc, | |
96 | struct pipe_ctx *pipe_ctx, | |
97 | bool enable) | |
98 | { | |
99 | struct gsl_params gsl; | |
100 | int group_idx; | |
101 | ||
102 | memset(&gsl, 0, sizeof(struct gsl_params)); | |
103 | ||
104 | if (enable) { | |
105 | /* return if group already assigned since GSL was set up | |
106 | * for vsync flip, we would unassign so it can't be "left over" | |
107 | */ | |
108 | if (pipe_ctx->stream_res.gsl_group > 0) | |
109 | return; | |
110 | ||
111 | group_idx = find_free_gsl_group(dc); | |
112 | ASSERT(group_idx != 0); | |
113 | pipe_ctx->stream_res.gsl_group = group_idx; | |
114 | ||
115 | /* set gsl group reg field and mark resource used */ | |
116 | switch (group_idx) { | |
117 | case 1: | |
118 | gsl.gsl0_en = 1; | |
119 | dc->res_pool->gsl_groups.gsl_0 = 1; | |
120 | break; | |
121 | case 2: | |
122 | gsl.gsl1_en = 1; | |
123 | dc->res_pool->gsl_groups.gsl_1 = 1; | |
124 | break; | |
125 | case 3: | |
126 | gsl.gsl2_en = 1; | |
127 | dc->res_pool->gsl_groups.gsl_2 = 1; | |
128 | break; | |
129 | default: | |
130 | BREAK_TO_DEBUGGER(); | |
131 | return; // invalid case | |
132 | } | |
133 | gsl.gsl_master_en = 1; | |
134 | } else { | |
135 | group_idx = pipe_ctx->stream_res.gsl_group; | |
136 | if (group_idx == 0) | |
137 | return; // if not in use, just return | |
138 | ||
139 | pipe_ctx->stream_res.gsl_group = 0; | |
140 | ||
141 | /* unset gsl group reg field and mark resource free */ | |
142 | switch (group_idx) { | |
143 | case 1: | |
144 | gsl.gsl0_en = 0; | |
145 | dc->res_pool->gsl_groups.gsl_0 = 0; | |
146 | break; | |
147 | case 2: | |
148 | gsl.gsl1_en = 0; | |
149 | dc->res_pool->gsl_groups.gsl_1 = 0; | |
150 | break; | |
151 | case 3: | |
152 | gsl.gsl2_en = 0; | |
153 | dc->res_pool->gsl_groups.gsl_2 = 0; | |
154 | break; | |
155 | default: | |
156 | BREAK_TO_DEBUGGER(); | |
157 | return; | |
158 | } | |
159 | gsl.gsl_master_en = 0; | |
160 | } | |
161 | ||
162 | /* at this point we want to program whether it's to enable or disable */ | |
163 | if (pipe_ctx->stream_res.tg->funcs->set_gsl != NULL && | |
164 | pipe_ctx->stream_res.tg->funcs->set_gsl_source_select != NULL) { | |
165 | pipe_ctx->stream_res.tg->funcs->set_gsl( | |
166 | pipe_ctx->stream_res.tg, | |
167 | &gsl); | |
168 | ||
169 | pipe_ctx->stream_res.tg->funcs->set_gsl_source_select( | |
170 | pipe_ctx->stream_res.tg, group_idx, enable ? 4 : 0); | |
171 | } else | |
172 | BREAK_TO_DEBUGGER(); | |
173 | } | |
174 | ||
175 | void dcn20_set_flip_control_gsl( | |
176 | struct pipe_ctx *pipe_ctx, | |
177 | bool flip_immediate) | |
178 | { | |
179 | if (pipe_ctx && pipe_ctx->plane_res.hubp->funcs->hubp_set_flip_control_surface_gsl) | |
180 | pipe_ctx->plane_res.hubp->funcs->hubp_set_flip_control_surface_gsl( | |
181 | pipe_ctx->plane_res.hubp, flip_immediate); | |
182 | ||
183 | } | |
184 | ||
185 | void dcn20_enable_power_gating_plane( | |
7ed4e635 HW |
186 | struct dce_hwseq *hws, |
187 | bool enable) | |
188 | { | |
0bb80369 | 189 | bool force_on = true; /* disable power gating */ |
7ed4e635 HW |
190 | |
191 | if (enable) | |
0bb80369 | 192 | force_on = false; |
7ed4e635 HW |
193 | |
194 | /* DCHUBP0/1/2/3/4/5 */ | |
195 | REG_UPDATE(DOMAIN0_PG_CONFIG, DOMAIN0_POWER_FORCEON, force_on); | |
196 | REG_UPDATE(DOMAIN2_PG_CONFIG, DOMAIN2_POWER_FORCEON, force_on); | |
197 | REG_UPDATE(DOMAIN4_PG_CONFIG, DOMAIN4_POWER_FORCEON, force_on); | |
198 | REG_UPDATE(DOMAIN6_PG_CONFIG, DOMAIN6_POWER_FORCEON, force_on); | |
46825fcf TC |
199 | if (REG(DOMAIN8_PG_CONFIG)) |
200 | REG_UPDATE(DOMAIN8_PG_CONFIG, DOMAIN8_POWER_FORCEON, force_on); | |
201 | if (REG(DOMAIN10_PG_CONFIG)) | |
202 | REG_UPDATE(DOMAIN10_PG_CONFIG, DOMAIN8_POWER_FORCEON, force_on); | |
7ed4e635 HW |
203 | |
204 | /* DPP0/1/2/3/4/5 */ | |
205 | REG_UPDATE(DOMAIN1_PG_CONFIG, DOMAIN1_POWER_FORCEON, force_on); | |
206 | REG_UPDATE(DOMAIN3_PG_CONFIG, DOMAIN3_POWER_FORCEON, force_on); | |
207 | REG_UPDATE(DOMAIN5_PG_CONFIG, DOMAIN5_POWER_FORCEON, force_on); | |
208 | REG_UPDATE(DOMAIN7_PG_CONFIG, DOMAIN7_POWER_FORCEON, force_on); | |
46825fcf TC |
209 | if (REG(DOMAIN9_PG_CONFIG)) |
210 | REG_UPDATE(DOMAIN9_PG_CONFIG, DOMAIN9_POWER_FORCEON, force_on); | |
211 | if (REG(DOMAIN11_PG_CONFIG)) | |
212 | REG_UPDATE(DOMAIN11_PG_CONFIG, DOMAIN9_POWER_FORCEON, force_on); | |
7ed4e635 | 213 | |
46825fcf | 214 | /* DCS0/1/2/3/4/5 */ |
7ed4e635 HW |
215 | REG_UPDATE(DOMAIN16_PG_CONFIG, DOMAIN16_POWER_FORCEON, force_on); |
216 | REG_UPDATE(DOMAIN17_PG_CONFIG, DOMAIN17_POWER_FORCEON, force_on); | |
217 | REG_UPDATE(DOMAIN18_PG_CONFIG, DOMAIN18_POWER_FORCEON, force_on); | |
46825fcf TC |
218 | if (REG(DOMAIN19_PG_CONFIG)) |
219 | REG_UPDATE(DOMAIN19_PG_CONFIG, DOMAIN19_POWER_FORCEON, force_on); | |
220 | if (REG(DOMAIN20_PG_CONFIG)) | |
221 | REG_UPDATE(DOMAIN20_PG_CONFIG, DOMAIN20_POWER_FORCEON, force_on); | |
222 | if (REG(DOMAIN21_PG_CONFIG)) | |
223 | REG_UPDATE(DOMAIN21_PG_CONFIG, DOMAIN21_POWER_FORCEON, force_on); | |
7ed4e635 HW |
224 | } |
225 | ||
c70b4016 | 226 | void dcn20_dccg_init(struct dce_hwseq *hws) |
7ed4e635 HW |
227 | { |
228 | /* | |
229 | * set MICROSECOND_TIME_BASE_DIV | |
230 | * 100Mhz refclk -> 0x120264 | |
231 | * 27Mhz refclk -> 0x12021b | |
232 | * 48Mhz refclk -> 0x120230 | |
233 | * | |
234 | */ | |
235 | REG_WRITE(MICROSECOND_TIME_BASE_DIV, 0x120264); | |
236 | ||
237 | /* | |
238 | * set MILLISECOND_TIME_BASE_DIV | |
239 | * 100Mhz refclk -> 0x1186a0 | |
240 | * 27Mhz refclk -> 0x106978 | |
241 | * 48Mhz refclk -> 0x10bb80 | |
242 | * | |
243 | */ | |
244 | REG_WRITE(MILLISECOND_TIME_BASE_DIV, 0x1186a0); | |
245 | ||
246 | /* This value is dependent on the hardware pipeline delay so set once per SOC */ | |
3577e167 | 247 | REG_WRITE(DISPCLK_FREQ_CHANGE_CNTL, 0xe01003c); |
7ed4e635 HW |
248 | } |
249 | ||
8a31820b | 250 | void dcn20_disable_vga( |
7ed4e635 HW |
251 | struct dce_hwseq *hws) |
252 | { | |
253 | REG_WRITE(D1VGA_CONTROL, 0); | |
254 | REG_WRITE(D2VGA_CONTROL, 0); | |
255 | REG_WRITE(D3VGA_CONTROL, 0); | |
256 | REG_WRITE(D4VGA_CONTROL, 0); | |
257 | REG_WRITE(D5VGA_CONTROL, 0); | |
258 | REG_WRITE(D6VGA_CONTROL, 0); | |
259 | } | |
260 | ||
78c77382 | 261 | void dcn20_program_triple_buffer( |
7ed4e635 HW |
262 | const struct dc *dc, |
263 | struct pipe_ctx *pipe_ctx, | |
78c77382 | 264 | bool enable_triple_buffer) |
7ed4e635 HW |
265 | { |
266 | if (pipe_ctx->plane_res.hubp && pipe_ctx->plane_res.hubp->funcs) { | |
267 | pipe_ctx->plane_res.hubp->funcs->hubp_enable_tripleBuffer( | |
268 | pipe_ctx->plane_res.hubp, | |
78c77382 | 269 | enable_triple_buffer); |
7ed4e635 HW |
270 | } |
271 | } | |
272 | ||
273 | /* Blank pixel data during initialization */ | |
c70b4016 | 274 | void dcn20_init_blank( |
7ed4e635 HW |
275 | struct dc *dc, |
276 | struct timing_generator *tg) | |
277 | { | |
f42ea55b | 278 | struct dce_hwseq *hws = dc->hwseq; |
7ed4e635 HW |
279 | enum dc_color_space color_space; |
280 | struct tg_color black_color = {0}; | |
281 | struct output_pixel_processor *opp = NULL; | |
282 | struct output_pixel_processor *bottom_opp = NULL; | |
283 | uint32_t num_opps, opp_id_src0, opp_id_src1; | |
284 | uint32_t otg_active_width, otg_active_height; | |
285 | ||
286 | /* program opp dpg blank color */ | |
287 | color_space = COLOR_SPACE_SRGB; | |
288 | color_space_to_black_color(dc, color_space, &black_color); | |
289 | ||
290 | /* get the OTG active size */ | |
291 | tg->funcs->get_otg_active_size(tg, | |
292 | &otg_active_width, | |
293 | &otg_active_height); | |
294 | ||
295 | /* get the OPTC source */ | |
296 | tg->funcs->get_optc_source(tg, &num_opps, &opp_id_src0, &opp_id_src1); | |
245a0221 AC |
297 | |
298 | if (opp_id_src0 >= dc->res_pool->res_cap->num_opp) { | |
299 | ASSERT(false); | |
300 | return; | |
301 | } | |
7ed4e635 HW |
302 | opp = dc->res_pool->opps[opp_id_src0]; |
303 | ||
304 | if (num_opps == 2) { | |
305 | otg_active_width = otg_active_width / 2; | |
245a0221 AC |
306 | |
307 | if (opp_id_src1 >= dc->res_pool->res_cap->num_opp) { | |
308 | ASSERT(false); | |
309 | return; | |
310 | } | |
7ed4e635 HW |
311 | bottom_opp = dc->res_pool->opps[opp_id_src1]; |
312 | } | |
313 | ||
314 | opp->funcs->opp_set_disp_pattern_generator( | |
315 | opp, | |
316 | CONTROLLER_DP_TEST_PATTERN_SOLID_COLOR, | |
2057b7e1 | 317 | CONTROLLER_DP_COLOR_SPACE_UDEFINED, |
7ed4e635 HW |
318 | COLOR_DEPTH_UNDEFINED, |
319 | &black_color, | |
320 | otg_active_width, | |
10b4e64e WL |
321 | otg_active_height, |
322 | 0); | |
7ed4e635 HW |
323 | |
324 | if (num_opps == 2) { | |
325 | bottom_opp->funcs->opp_set_disp_pattern_generator( | |
326 | bottom_opp, | |
327 | CONTROLLER_DP_TEST_PATTERN_SOLID_COLOR, | |
2057b7e1 | 328 | CONTROLLER_DP_COLOR_SPACE_UDEFINED, |
7ed4e635 HW |
329 | COLOR_DEPTH_UNDEFINED, |
330 | &black_color, | |
331 | otg_active_width, | |
10b4e64e WL |
332 | otg_active_height, |
333 | 0); | |
7ed4e635 HW |
334 | } |
335 | ||
f42ea55b | 336 | hws->funcs.wait_for_blank_complete(opp); |
7ed4e635 HW |
337 | } |
338 | ||
78c77382 | 339 | void dcn20_dsc_pg_control( |
97bda032 HW |
340 | struct dce_hwseq *hws, |
341 | unsigned int dsc_inst, | |
342 | bool power_on) | |
343 | { | |
344 | uint32_t power_gate = power_on ? 0 : 1; | |
345 | uint32_t pwr_status = power_on ? 0 : 2; | |
98ce8cc1 | 346 | uint32_t org_ip_request_cntl = 0; |
97bda032 HW |
347 | |
348 | if (hws->ctx->dc->debug.disable_dsc_power_gate) | |
349 | return; | |
350 | ||
351 | if (REG(DOMAIN16_PG_CONFIG) == 0) | |
352 | return; | |
353 | ||
98ce8cc1 NC |
354 | REG_GET(DC_IP_REQUEST_CNTL, IP_REQUEST_EN, &org_ip_request_cntl); |
355 | if (org_ip_request_cntl == 0) | |
356 | REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 1); | |
357 | ||
97bda032 HW |
358 | switch (dsc_inst) { |
359 | case 0: /* DSC0 */ | |
360 | REG_UPDATE(DOMAIN16_PG_CONFIG, | |
361 | DOMAIN16_POWER_GATE, power_gate); | |
362 | ||
363 | REG_WAIT(DOMAIN16_PG_STATUS, | |
364 | DOMAIN16_PGFSM_PWR_STATUS, pwr_status, | |
365 | 1, 1000); | |
366 | break; | |
367 | case 1: /* DSC1 */ | |
368 | REG_UPDATE(DOMAIN17_PG_CONFIG, | |
369 | DOMAIN17_POWER_GATE, power_gate); | |
370 | ||
371 | REG_WAIT(DOMAIN17_PG_STATUS, | |
372 | DOMAIN17_PGFSM_PWR_STATUS, pwr_status, | |
373 | 1, 1000); | |
374 | break; | |
375 | case 2: /* DSC2 */ | |
376 | REG_UPDATE(DOMAIN18_PG_CONFIG, | |
377 | DOMAIN18_POWER_GATE, power_gate); | |
378 | ||
379 | REG_WAIT(DOMAIN18_PG_STATUS, | |
380 | DOMAIN18_PGFSM_PWR_STATUS, pwr_status, | |
381 | 1, 1000); | |
382 | break; | |
383 | case 3: /* DSC3 */ | |
384 | REG_UPDATE(DOMAIN19_PG_CONFIG, | |
385 | DOMAIN19_POWER_GATE, power_gate); | |
386 | ||
387 | REG_WAIT(DOMAIN19_PG_STATUS, | |
388 | DOMAIN19_PGFSM_PWR_STATUS, pwr_status, | |
389 | 1, 1000); | |
390 | break; | |
391 | case 4: /* DSC4 */ | |
392 | REG_UPDATE(DOMAIN20_PG_CONFIG, | |
393 | DOMAIN20_POWER_GATE, power_gate); | |
394 | ||
395 | REG_WAIT(DOMAIN20_PG_STATUS, | |
396 | DOMAIN20_PGFSM_PWR_STATUS, pwr_status, | |
397 | 1, 1000); | |
398 | break; | |
399 | case 5: /* DSC5 */ | |
400 | REG_UPDATE(DOMAIN21_PG_CONFIG, | |
401 | DOMAIN21_POWER_GATE, power_gate); | |
402 | ||
403 | REG_WAIT(DOMAIN21_PG_STATUS, | |
404 | DOMAIN21_PGFSM_PWR_STATUS, pwr_status, | |
405 | 1, 1000); | |
406 | break; | |
407 | default: | |
408 | BREAK_TO_DEBUGGER(); | |
409 | break; | |
410 | } | |
98ce8cc1 NC |
411 | |
412 | if (org_ip_request_cntl == 0) | |
413 | REG_SET(DC_IP_REQUEST_CNTL, 0, IP_REQUEST_EN, 0); | |
97bda032 | 414 | } |
7ed4e635 | 415 | |
78c77382 | 416 | void dcn20_dpp_pg_control( |
7ed4e635 HW |
417 | struct dce_hwseq *hws, |
418 | unsigned int dpp_inst, | |
419 | bool power_on) | |
420 | { | |
421 | uint32_t power_gate = power_on ? 0 : 1; | |
422 | uint32_t pwr_status = power_on ? 0 : 2; | |
423 | ||
424 | if (hws->ctx->dc->debug.disable_dpp_power_gate) | |
425 | return; | |
426 | if (REG(DOMAIN1_PG_CONFIG) == 0) | |
427 | return; | |
428 | ||
429 | switch (dpp_inst) { | |
430 | case 0: /* DPP0 */ | |
431 | REG_UPDATE(DOMAIN1_PG_CONFIG, | |
432 | DOMAIN1_POWER_GATE, power_gate); | |
433 | ||
434 | REG_WAIT(DOMAIN1_PG_STATUS, | |
435 | DOMAIN1_PGFSM_PWR_STATUS, pwr_status, | |
436 | 1, 1000); | |
437 | break; | |
438 | case 1: /* DPP1 */ | |
439 | REG_UPDATE(DOMAIN3_PG_CONFIG, | |
440 | DOMAIN3_POWER_GATE, power_gate); | |
441 | ||
442 | REG_WAIT(DOMAIN3_PG_STATUS, | |
443 | DOMAIN3_PGFSM_PWR_STATUS, pwr_status, | |
444 | 1, 1000); | |
445 | break; | |
446 | case 2: /* DPP2 */ | |
447 | REG_UPDATE(DOMAIN5_PG_CONFIG, | |
448 | DOMAIN5_POWER_GATE, power_gate); | |
449 | ||
450 | REG_WAIT(DOMAIN5_PG_STATUS, | |
451 | DOMAIN5_PGFSM_PWR_STATUS, pwr_status, | |
452 | 1, 1000); | |
453 | break; | |
454 | case 3: /* DPP3 */ | |
455 | REG_UPDATE(DOMAIN7_PG_CONFIG, | |
456 | DOMAIN7_POWER_GATE, power_gate); | |
457 | ||
458 | REG_WAIT(DOMAIN7_PG_STATUS, | |
459 | DOMAIN7_PGFSM_PWR_STATUS, pwr_status, | |
460 | 1, 1000); | |
461 | break; | |
462 | case 4: /* DPP4 */ | |
463 | REG_UPDATE(DOMAIN9_PG_CONFIG, | |
464 | DOMAIN9_POWER_GATE, power_gate); | |
465 | ||
466 | REG_WAIT(DOMAIN9_PG_STATUS, | |
467 | DOMAIN9_PGFSM_PWR_STATUS, pwr_status, | |
468 | 1, 1000); | |
469 | break; | |
470 | case 5: /* DPP5 */ | |
471 | /* | |
472 | * Do not power gate DPP5, should be left at HW default, power on permanently. | |
473 | * PG on Pipe5 is De-featured, attempting to put it to PG state may result in hard | |
474 | * reset. | |
475 | * REG_UPDATE(DOMAIN11_PG_CONFIG, | |
476 | * DOMAIN11_POWER_GATE, power_gate); | |
477 | * | |
478 | * REG_WAIT(DOMAIN11_PG_STATUS, | |
479 | * DOMAIN11_PGFSM_PWR_STATUS, pwr_status, | |
480 | * 1, 1000); | |
481 | */ | |
482 | break; | |
483 | default: | |
484 | BREAK_TO_DEBUGGER(); | |
485 | break; | |
486 | } | |
487 | } | |
488 | ||
489 | ||
78c77382 | 490 | void dcn20_hubp_pg_control( |
7ed4e635 HW |
491 | struct dce_hwseq *hws, |
492 | unsigned int hubp_inst, | |
493 | bool power_on) | |
494 | { | |
495 | uint32_t power_gate = power_on ? 0 : 1; | |
496 | uint32_t pwr_status = power_on ? 0 : 2; | |
497 | ||
498 | if (hws->ctx->dc->debug.disable_hubp_power_gate) | |
499 | return; | |
500 | if (REG(DOMAIN0_PG_CONFIG) == 0) | |
501 | return; | |
502 | ||
503 | switch (hubp_inst) { | |
504 | case 0: /* DCHUBP0 */ | |
505 | REG_UPDATE(DOMAIN0_PG_CONFIG, | |
506 | DOMAIN0_POWER_GATE, power_gate); | |
507 | ||
508 | REG_WAIT(DOMAIN0_PG_STATUS, | |
509 | DOMAIN0_PGFSM_PWR_STATUS, pwr_status, | |
510 | 1, 1000); | |
511 | break; | |
512 | case 1: /* DCHUBP1 */ | |
513 | REG_UPDATE(DOMAIN2_PG_CONFIG, | |
514 | DOMAIN2_POWER_GATE, power_gate); | |
515 | ||
516 | REG_WAIT(DOMAIN2_PG_STATUS, | |
517 | DOMAIN2_PGFSM_PWR_STATUS, pwr_status, | |
518 | 1, 1000); | |
519 | break; | |
520 | case 2: /* DCHUBP2 */ | |
521 | REG_UPDATE(DOMAIN4_PG_CONFIG, | |
522 | DOMAIN4_POWER_GATE, power_gate); | |
523 | ||
524 | REG_WAIT(DOMAIN4_PG_STATUS, | |
525 | DOMAIN4_PGFSM_PWR_STATUS, pwr_status, | |
526 | 1, 1000); | |
527 | break; | |
528 | case 3: /* DCHUBP3 */ | |
529 | REG_UPDATE(DOMAIN6_PG_CONFIG, | |
530 | DOMAIN6_POWER_GATE, power_gate); | |
531 | ||
532 | REG_WAIT(DOMAIN6_PG_STATUS, | |
533 | DOMAIN6_PGFSM_PWR_STATUS, pwr_status, | |
534 | 1, 1000); | |
535 | break; | |
536 | case 4: /* DCHUBP4 */ | |
537 | REG_UPDATE(DOMAIN8_PG_CONFIG, | |
538 | DOMAIN8_POWER_GATE, power_gate); | |
539 | ||
540 | REG_WAIT(DOMAIN8_PG_STATUS, | |
541 | DOMAIN8_PGFSM_PWR_STATUS, pwr_status, | |
542 | 1, 1000); | |
543 | break; | |
544 | case 5: /* DCHUBP5 */ | |
545 | /* | |
546 | * Do not power gate DCHUB5, should be left at HW default, power on permanently. | |
547 | * PG on Pipe5 is De-featured, attempting to put it to PG state may result in hard | |
548 | * reset. | |
549 | * REG_UPDATE(DOMAIN10_PG_CONFIG, | |
550 | * DOMAIN10_POWER_GATE, power_gate); | |
551 | * | |
552 | * REG_WAIT(DOMAIN10_PG_STATUS, | |
553 | * DOMAIN10_PGFSM_PWR_STATUS, pwr_status, | |
554 | * 1, 1000); | |
555 | */ | |
556 | break; | |
557 | default: | |
558 | BREAK_TO_DEBUGGER(); | |
559 | break; | |
560 | } | |
561 | } | |
562 | ||
563 | ||
7ed4e635 HW |
564 | /* disable HW used by plane. |
565 | * note: cannot disable until disconnect is complete | |
566 | */ | |
78c77382 | 567 | void dcn20_plane_atomic_disable(struct dc *dc, struct pipe_ctx *pipe_ctx) |
7ed4e635 | 568 | { |
f42ea55b | 569 | struct dce_hwseq *hws = dc->hwseq; |
7ed4e635 HW |
570 | struct hubp *hubp = pipe_ctx->plane_res.hubp; |
571 | struct dpp *dpp = pipe_ctx->plane_res.dpp; | |
7ed4e635 HW |
572 | |
573 | dc->hwss.wait_for_mpcc_disconnect(dc, dc->res_pool, pipe_ctx); | |
574 | ||
6bd8d7d3 AC |
575 | /* In flip immediate with pipe splitting case GSL is used for |
576 | * synchronization so we must disable it when the plane is disabled. | |
577 | */ | |
578 | if (pipe_ctx->stream_res.gsl_group != 0) | |
579 | dcn20_setup_gsl_group_as_lock(dc, pipe_ctx, false); | |
580 | ||
581 | dc->hwss.set_flip_control_gsl(pipe_ctx, false); | |
582 | ||
7ed4e635 HW |
583 | hubp->funcs->hubp_clk_cntl(hubp, false); |
584 | ||
585 | dpp->funcs->dpp_dppclk_control(dpp, false, false); | |
586 | ||
7ed4e635 | 587 | hubp->power_gated = true; |
7ed4e635 | 588 | |
f42ea55b | 589 | hws->funcs.plane_atomic_power_down(dc, |
8a31820b ML |
590 | pipe_ctx->plane_res.dpp, |
591 | pipe_ctx->plane_res.hubp); | |
7ed4e635 HW |
592 | |
593 | pipe_ctx->stream = NULL; | |
594 | memset(&pipe_ctx->stream_res, 0, sizeof(pipe_ctx->stream_res)); | |
595 | memset(&pipe_ctx->plane_res, 0, sizeof(pipe_ctx->plane_res)); | |
596 | pipe_ctx->top_pipe = NULL; | |
597 | pipe_ctx->bottom_pipe = NULL; | |
598 | pipe_ctx->plane_state = NULL; | |
599 | } | |
600 | ||
601 | ||
ff344c8d | 602 | void dcn20_disable_plane(struct dc *dc, struct pipe_ctx *pipe_ctx) |
7ed4e635 HW |
603 | { |
604 | DC_LOGGER_INIT(dc->ctx->logger); | |
605 | ||
606 | if (!pipe_ctx->plane_res.hubp || pipe_ctx->plane_res.hubp->power_gated) | |
607 | return; | |
608 | ||
609 | dcn20_plane_atomic_disable(dc, pipe_ctx); | |
610 | ||
7ed4e635 HW |
611 | DC_LOG_DC("Power down front end %d\n", |
612 | pipe_ctx->pipe_idx); | |
613 | } | |
614 | ||
d99f1387 BL |
615 | static int calc_mpc_flow_ctrl_cnt(const struct dc_stream_state *stream, |
616 | int opp_cnt) | |
617 | { | |
618 | bool hblank_halved = optc2_is_two_pixels_per_containter(&stream->timing); | |
619 | int flow_ctrl_cnt; | |
620 | ||
2665fded | 621 | if (opp_cnt >= 2) |
d99f1387 BL |
622 | hblank_halved = true; |
623 | ||
624 | flow_ctrl_cnt = stream->timing.h_total - stream->timing.h_addressable - | |
625 | stream->timing.h_border_left - | |
626 | stream->timing.h_border_right; | |
627 | ||
628 | if (hblank_halved) | |
629 | flow_ctrl_cnt /= 2; | |
630 | ||
631 | /* ODM combine 4:1 case */ | |
632 | if (opp_cnt == 4) | |
633 | flow_ctrl_cnt /= 2; | |
634 | ||
635 | return flow_ctrl_cnt; | |
636 | } | |
d99f1387 | 637 | |
7ed4e635 HW |
638 | enum dc_status dcn20_enable_stream_timing( |
639 | struct pipe_ctx *pipe_ctx, | |
640 | struct dc_state *context, | |
641 | struct dc *dc) | |
642 | { | |
f42ea55b | 643 | struct dce_hwseq *hws = dc->hwseq; |
7ed4e635 | 644 | struct dc_stream_state *stream = pipe_ctx->stream; |
7ed4e635 HW |
645 | struct drr_params params = {0}; |
646 | unsigned int event_triggers = 0; | |
b1f6d01c DL |
647 | struct pipe_ctx *odm_pipe; |
648 | int opp_cnt = 1; | |
649 | int opp_inst[MAX_PIPES] = { pipe_ctx->stream_res.opp->inst }; | |
d99f1387 BL |
650 | bool interlace = stream->timing.flags.INTERLACE; |
651 | int i; | |
d99f1387 BL |
652 | struct mpc_dwb_flow_control flow_control; |
653 | struct mpc *mpc = dc->res_pool->mpc; | |
654 | bool rate_control_2x_pclk = (interlace || optc2_is_two_pixels_per_containter(&stream->timing)); | |
655 | ||
7ed4e635 HW |
656 | /* by upper caller loop, pipe0 is parent pipe and be called first. |
657 | * back end is set up by for pipe0. Other children pipe share back end | |
658 | * with pipe 0. No program is needed. | |
659 | */ | |
660 | if (pipe_ctx->top_pipe != NULL) | |
661 | return DC_OK; | |
662 | ||
663 | /* TODO check if timing_changed, disable stream if timing changed */ | |
664 | ||
b1f6d01c DL |
665 | for (odm_pipe = pipe_ctx->next_odm_pipe; odm_pipe; odm_pipe = odm_pipe->next_odm_pipe) { |
666 | opp_inst[opp_cnt] = odm_pipe->stream_res.opp->inst; | |
667 | opp_cnt++; | |
668 | } | |
2b162fd3 | 669 | |
b1f6d01c | 670 | if (opp_cnt > 1) |
7ed4e635 HW |
671 | pipe_ctx->stream_res.tg->funcs->set_odm_combine( |
672 | pipe_ctx->stream_res.tg, | |
b1f6d01c | 673 | opp_inst, opp_cnt, |
2b162fd3 | 674 | &pipe_ctx->stream->timing); |
b1f6d01c | 675 | |
7ed4e635 HW |
676 | /* HW program guide assume display already disable |
677 | * by unplug sequence. OTG assume stop. | |
678 | */ | |
679 | pipe_ctx->stream_res.tg->funcs->enable_optc_clock(pipe_ctx->stream_res.tg, true); | |
680 | ||
681 | if (false == pipe_ctx->clock_source->funcs->program_pix_clk( | |
682 | pipe_ctx->clock_source, | |
683 | &pipe_ctx->stream_res.pix_clk_params, | |
684 | &pipe_ctx->pll_settings)) { | |
685 | BREAK_TO_DEBUGGER(); | |
686 | return DC_ERROR_UNEXPECTED; | |
687 | } | |
688 | ||
1ef893e2 YS |
689 | if (dc->hwseq->funcs.PLAT_58856_wa && (!dc_is_dp_signal(stream->signal))) |
690 | dc->hwseq->funcs.PLAT_58856_wa(context, pipe_ctx); | |
691 | ||
7ed4e635 HW |
692 | pipe_ctx->stream_res.tg->funcs->program_timing( |
693 | pipe_ctx->stream_res.tg, | |
694 | &stream->timing, | |
695 | pipe_ctx->pipe_dlg_param.vready_offset, | |
696 | pipe_ctx->pipe_dlg_param.vstartup_start, | |
697 | pipe_ctx->pipe_dlg_param.vupdate_offset, | |
698 | pipe_ctx->pipe_dlg_param.vupdate_width, | |
699 | pipe_ctx->stream->signal, | |
700 | true); | |
701 | ||
d99f1387 BL |
702 | rate_control_2x_pclk = rate_control_2x_pclk || opp_cnt > 1; |
703 | flow_control.flow_ctrl_mode = 0; | |
704 | flow_control.flow_ctrl_cnt0 = 0x80; | |
705 | flow_control.flow_ctrl_cnt1 = calc_mpc_flow_ctrl_cnt(stream, opp_cnt); | |
706 | if (mpc->funcs->set_out_rate_control) { | |
707 | for (i = 0; i < opp_cnt; ++i) { | |
708 | mpc->funcs->set_out_rate_control( | |
709 | mpc, opp_inst[i], | |
710 | true, | |
711 | rate_control_2x_pclk, | |
712 | &flow_control); | |
713 | } | |
714 | } | |
20f2ffe5 | 715 | |
b1f6d01c | 716 | for (odm_pipe = pipe_ctx->next_odm_pipe; odm_pipe; odm_pipe = odm_pipe->next_odm_pipe) |
7ed4e635 HW |
717 | odm_pipe->stream_res.opp->funcs->opp_pipe_clock_control( |
718 | odm_pipe->stream_res.opp, | |
719 | true); | |
720 | ||
7ed4e635 HW |
721 | pipe_ctx->stream_res.opp->funcs->opp_pipe_clock_control( |
722 | pipe_ctx->stream_res.opp, | |
723 | true); | |
724 | ||
f42ea55b | 725 | hws->funcs.blank_pixel_data(dc, pipe_ctx, true); |
7ed4e635 HW |
726 | |
727 | /* VTG is within DCHUB command block. DCFCLK is always on */ | |
728 | if (false == pipe_ctx->stream_res.tg->funcs->enable_crtc(pipe_ctx->stream_res.tg)) { | |
729 | BREAK_TO_DEBUGGER(); | |
730 | return DC_ERROR_UNEXPECTED; | |
731 | } | |
732 | ||
f42ea55b | 733 | hws->funcs.wait_for_blank_complete(pipe_ctx->stream_res.opp); |
7ed4e635 HW |
734 | |
735 | params.vertical_total_min = stream->adjust.v_total_min; | |
736 | params.vertical_total_max = stream->adjust.v_total_max; | |
470e2ca5 BZ |
737 | params.vertical_total_mid = stream->adjust.v_total_mid; |
738 | params.vertical_total_mid_frame_num = stream->adjust.v_total_mid_frame_num; | |
7ed4e635 HW |
739 | if (pipe_ctx->stream_res.tg->funcs->set_drr) |
740 | pipe_ctx->stream_res.tg->funcs->set_drr( | |
741 | pipe_ctx->stream_res.tg, ¶ms); | |
742 | ||
743 | // DRR should set trigger event to monitor surface update event | |
744 | if (stream->adjust.v_total_min != 0 && stream->adjust.v_total_max != 0) | |
745 | event_triggers = 0x80; | |
5b5abe95 AK |
746 | /* Event triggers and num frames initialized for DRR, but can be |
747 | * later updated for PSR use. Note DRR trigger events are generated | |
748 | * regardless of whether num frames met. | |
749 | */ | |
7ed4e635 HW |
750 | if (pipe_ctx->stream_res.tg->funcs->set_static_screen_control) |
751 | pipe_ctx->stream_res.tg->funcs->set_static_screen_control( | |
5b5abe95 | 752 | pipe_ctx->stream_res.tg, event_triggers, 2); |
7ed4e635 HW |
753 | |
754 | /* TODO program crtc source select for non-virtual signal*/ | |
755 | /* TODO program FMT */ | |
756 | /* TODO setup link_enc */ | |
757 | /* TODO set stream attributes */ | |
758 | /* TODO program audio */ | |
759 | /* TODO enable stream if timing changed */ | |
760 | /* TODO unblank stream if DP */ | |
761 | ||
762 | return DC_OK; | |
763 | } | |
764 | ||
765 | void dcn20_program_output_csc(struct dc *dc, | |
766 | struct pipe_ctx *pipe_ctx, | |
767 | enum dc_color_space colorspace, | |
768 | uint16_t *matrix, | |
769 | int opp_id) | |
770 | { | |
771 | struct mpc *mpc = dc->res_pool->mpc; | |
772 | enum mpc_output_csc_mode ocsc_mode = MPC_OUTPUT_CSC_COEF_A; | |
54461859 CL |
773 | int mpcc_id = pipe_ctx->plane_res.hubp->inst; |
774 | ||
775 | if (mpc->funcs->power_on_mpc_mem_pwr) | |
776 | mpc->funcs->power_on_mpc_mem_pwr(mpc, mpcc_id, true); | |
7ed4e635 HW |
777 | |
778 | if (pipe_ctx->stream->csc_color_matrix.enable_adjustment == true) { | |
779 | if (mpc->funcs->set_output_csc != NULL) | |
780 | mpc->funcs->set_output_csc(mpc, | |
781 | opp_id, | |
782 | matrix, | |
783 | ocsc_mode); | |
784 | } else { | |
785 | if (mpc->funcs->set_ocsc_default != NULL) | |
786 | mpc->funcs->set_ocsc_default(mpc, | |
787 | opp_id, | |
788 | colorspace, | |
789 | ocsc_mode); | |
790 | } | |
791 | } | |
792 | ||
78c77382 | 793 | bool dcn20_set_output_transfer_func(struct dc *dc, struct pipe_ctx *pipe_ctx, |
7ed4e635 HW |
794 | const struct dc_stream_state *stream) |
795 | { | |
796 | int mpcc_id = pipe_ctx->plane_res.hubp->inst; | |
797 | struct mpc *mpc = pipe_ctx->stream_res.opp->ctx->dc->res_pool->mpc; | |
798 | struct pwl_params *params = NULL; | |
799 | /* | |
800 | * program OGAM only for the top pipe | |
801 | * if there is a pipe split then fix diagnostic is required: | |
802 | * how to pass OGAM parameter for stream. | |
803 | * if programming for all pipes is required then remove condition | |
804 | * pipe_ctx->top_pipe == NULL ,but then fix the diagnostic. | |
805 | */ | |
54461859 CL |
806 | if (mpc->funcs->power_on_mpc_mem_pwr) |
807 | mpc->funcs->power_on_mpc_mem_pwr(mpc, mpcc_id, true); | |
b1f6d01c | 808 | if (pipe_ctx->top_pipe == NULL |
7ed4e635 HW |
809 | && mpc->funcs->set_output_gamma && stream->out_transfer_func) { |
810 | if (stream->out_transfer_func->type == TF_TYPE_HWPWL) | |
811 | params = &stream->out_transfer_func->pwl; | |
812 | else if (pipe_ctx->stream->out_transfer_func->type == | |
813 | TF_TYPE_DISTRIBUTED_POINTS && | |
814 | cm_helper_translate_curve_to_hw_format( | |
815 | stream->out_transfer_func, | |
816 | &mpc->blender_params, false)) | |
817 | params = &mpc->blender_params; | |
818 | /* | |
819 | * there is no ROM | |
820 | */ | |
821 | if (stream->out_transfer_func->type == TF_TYPE_PREDEFINED) | |
822 | BREAK_TO_DEBUGGER(); | |
823 | } | |
824 | /* | |
825 | * if above if is not executed then 'params' equal to 0 and set in bypass | |
826 | */ | |
827 | mpc->funcs->set_output_gamma(mpc, mpcc_id, params); | |
828 | ||
829 | return true; | |
830 | } | |
831 | ||
ff344c8d | 832 | bool dcn20_set_blend_lut( |
7ed4e635 HW |
833 | struct pipe_ctx *pipe_ctx, const struct dc_plane_state *plane_state) |
834 | { | |
835 | struct dpp *dpp_base = pipe_ctx->plane_res.dpp; | |
836 | bool result = true; | |
837 | struct pwl_params *blend_lut = NULL; | |
838 | ||
839 | if (plane_state->blend_tf) { | |
840 | if (plane_state->blend_tf->type == TF_TYPE_HWPWL) | |
841 | blend_lut = &plane_state->blend_tf->pwl; | |
842 | else if (plane_state->blend_tf->type == TF_TYPE_DISTRIBUTED_POINTS) { | |
843 | cm_helper_translate_curve_to_hw_format( | |
844 | plane_state->blend_tf, | |
845 | &dpp_base->regamma_params, false); | |
846 | blend_lut = &dpp_base->regamma_params; | |
847 | } | |
848 | } | |
849 | result = dpp_base->funcs->dpp_program_blnd_lut(dpp_base, blend_lut); | |
850 | ||
851 | return result; | |
852 | } | |
853 | ||
ff344c8d | 854 | bool dcn20_set_shaper_3dlut( |
7ed4e635 HW |
855 | struct pipe_ctx *pipe_ctx, const struct dc_plane_state *plane_state) |
856 | { | |
857 | struct dpp *dpp_base = pipe_ctx->plane_res.dpp; | |
858 | bool result = true; | |
859 | struct pwl_params *shaper_lut = NULL; | |
860 | ||
861 | if (plane_state->in_shaper_func) { | |
862 | if (plane_state->in_shaper_func->type == TF_TYPE_HWPWL) | |
863 | shaper_lut = &plane_state->in_shaper_func->pwl; | |
864 | else if (plane_state->in_shaper_func->type == TF_TYPE_DISTRIBUTED_POINTS) { | |
865 | cm_helper_translate_curve_to_hw_format( | |
866 | plane_state->in_shaper_func, | |
867 | &dpp_base->shaper_params, true); | |
868 | shaper_lut = &dpp_base->shaper_params; | |
869 | } | |
870 | } | |
871 | ||
872 | result = dpp_base->funcs->dpp_program_shaper_lut(dpp_base, shaper_lut); | |
873 | if (plane_state->lut3d_func && | |
a2080098 | 874 | plane_state->lut3d_func->state.bits.initialized == 1) |
7ed4e635 HW |
875 | result = dpp_base->funcs->dpp_program_3dlut(dpp_base, |
876 | &plane_state->lut3d_func->lut_3d); | |
877 | else | |
878 | result = dpp_base->funcs->dpp_program_3dlut(dpp_base, NULL); | |
879 | ||
7ed4e635 HW |
880 | return result; |
881 | } | |
882 | ||
78c77382 AK |
883 | bool dcn20_set_input_transfer_func(struct dc *dc, |
884 | struct pipe_ctx *pipe_ctx, | |
885 | const struct dc_plane_state *plane_state) | |
7ed4e635 | 886 | { |
f42ea55b | 887 | struct dce_hwseq *hws = dc->hwseq; |
7ed4e635 HW |
888 | struct dpp *dpp_base = pipe_ctx->plane_res.dpp; |
889 | const struct dc_transfer_func *tf = NULL; | |
890 | bool result = true; | |
891 | bool use_degamma_ram = false; | |
892 | ||
893 | if (dpp_base == NULL || plane_state == NULL) | |
894 | return false; | |
895 | ||
f42ea55b AK |
896 | hws->funcs.set_shaper_3dlut(pipe_ctx, plane_state); |
897 | hws->funcs.set_blend_lut(pipe_ctx, plane_state); | |
7ed4e635 HW |
898 | |
899 | if (plane_state->in_transfer_func) | |
900 | tf = plane_state->in_transfer_func; | |
901 | ||
902 | ||
903 | if (tf == NULL) { | |
904 | dpp_base->funcs->dpp_set_degamma(dpp_base, | |
905 | IPP_DEGAMMA_MODE_BYPASS); | |
906 | return true; | |
907 | } | |
908 | ||
909 | if (tf->type == TF_TYPE_HWPWL || tf->type == TF_TYPE_DISTRIBUTED_POINTS) | |
910 | use_degamma_ram = true; | |
911 | ||
912 | if (use_degamma_ram == true) { | |
913 | if (tf->type == TF_TYPE_HWPWL) | |
914 | dpp_base->funcs->dpp_program_degamma_pwl(dpp_base, | |
915 | &tf->pwl); | |
916 | else if (tf->type == TF_TYPE_DISTRIBUTED_POINTS) { | |
917 | cm_helper_translate_curve_to_degamma_hw_format(tf, | |
918 | &dpp_base->degamma_params); | |
919 | dpp_base->funcs->dpp_program_degamma_pwl(dpp_base, | |
920 | &dpp_base->degamma_params); | |
921 | } | |
922 | return true; | |
923 | } | |
924 | /* handle here the optimized cases when de-gamma ROM could be used. | |
925 | * | |
926 | */ | |
927 | if (tf->type == TF_TYPE_PREDEFINED) { | |
928 | switch (tf->tf) { | |
929 | case TRANSFER_FUNCTION_SRGB: | |
930 | dpp_base->funcs->dpp_set_degamma(dpp_base, | |
931 | IPP_DEGAMMA_MODE_HW_sRGB); | |
932 | break; | |
933 | case TRANSFER_FUNCTION_BT709: | |
934 | dpp_base->funcs->dpp_set_degamma(dpp_base, | |
935 | IPP_DEGAMMA_MODE_HW_xvYCC); | |
936 | break; | |
937 | case TRANSFER_FUNCTION_LINEAR: | |
938 | dpp_base->funcs->dpp_set_degamma(dpp_base, | |
939 | IPP_DEGAMMA_MODE_BYPASS); | |
940 | break; | |
941 | case TRANSFER_FUNCTION_PQ: | |
e6616410 RA |
942 | dpp_base->funcs->dpp_set_degamma(dpp_base, IPP_DEGAMMA_MODE_USER_PWL); |
943 | cm_helper_translate_curve_to_degamma_hw_format(tf, &dpp_base->degamma_params); | |
944 | dpp_base->funcs->dpp_program_degamma_pwl(dpp_base, &dpp_base->degamma_params); | |
945 | result = true; | |
946 | break; | |
7ed4e635 HW |
947 | default: |
948 | result = false; | |
949 | break; | |
950 | } | |
951 | } else if (tf->type == TF_TYPE_BYPASS) | |
952 | dpp_base->funcs->dpp_set_degamma(dpp_base, | |
953 | IPP_DEGAMMA_MODE_BYPASS); | |
954 | else { | |
955 | /* | |
956 | * if we are here, we did not handle correctly. | |
957 | * fix is required for this use case | |
958 | */ | |
959 | BREAK_TO_DEBUGGER(); | |
960 | dpp_base->funcs->dpp_set_degamma(dpp_base, | |
961 | IPP_DEGAMMA_MODE_BYPASS); | |
962 | } | |
963 | ||
964 | return result; | |
965 | } | |
966 | ||
78c77382 | 967 | void dcn20_update_odm(struct dc *dc, struct dc_state *context, struct pipe_ctx *pipe_ctx) |
7ed4e635 | 968 | { |
b1f6d01c DL |
969 | struct pipe_ctx *odm_pipe; |
970 | int opp_cnt = 1; | |
971 | int opp_inst[MAX_PIPES] = { pipe_ctx->stream_res.opp->inst }; | |
7ed4e635 | 972 | |
b1f6d01c DL |
973 | for (odm_pipe = pipe_ctx->next_odm_pipe; odm_pipe; odm_pipe = odm_pipe->next_odm_pipe) { |
974 | opp_inst[opp_cnt] = odm_pipe->stream_res.opp->inst; | |
975 | opp_cnt++; | |
976 | } | |
2b162fd3 | 977 | |
b1f6d01c | 978 | if (opp_cnt > 1) |
7ed4e635 HW |
979 | pipe_ctx->stream_res.tg->funcs->set_odm_combine( |
980 | pipe_ctx->stream_res.tg, | |
b1f6d01c | 981 | opp_inst, opp_cnt, |
2b162fd3 | 982 | &pipe_ctx->stream->timing); |
b1f6d01c | 983 | else |
7ed4e635 HW |
984 | pipe_ctx->stream_res.tg->funcs->set_odm_bypass( |
985 | pipe_ctx->stream_res.tg, &pipe_ctx->stream->timing); | |
986 | } | |
987 | ||
988 | void dcn20_blank_pixel_data( | |
989 | struct dc *dc, | |
990 | struct pipe_ctx *pipe_ctx, | |
991 | bool blank) | |
992 | { | |
7ed4e635 HW |
993 | struct tg_color black_color = {0}; |
994 | struct stream_resource *stream_res = &pipe_ctx->stream_res; | |
995 | struct dc_stream_state *stream = pipe_ctx->stream; | |
324707fd | 996 | enum dc_color_space color_space = stream->output_color_space; |
7ed4e635 | 997 | enum controller_dp_test_pattern test_pattern = CONTROLLER_DP_TEST_PATTERN_SOLID_COLOR; |
2057b7e1 | 998 | enum controller_dp_color_space test_pattern_color_space = CONTROLLER_DP_COLOR_SPACE_UDEFINED; |
b1f6d01c DL |
999 | struct pipe_ctx *odm_pipe; |
1000 | int odm_cnt = 1; | |
7ed4e635 | 1001 | |
7ed4e635 HW |
1002 | int width = stream->timing.h_addressable + stream->timing.h_border_left + stream->timing.h_border_right; |
1003 | int height = stream->timing.v_addressable + stream->timing.v_border_bottom + stream->timing.v_border_top; | |
1004 | ||
31635887 WL |
1005 | if (stream->link->test_pattern_enabled) |
1006 | return; | |
1007 | ||
324707fd | 1008 | /* get opp dpg blank color */ |
7ed4e635 HW |
1009 | color_space_to_black_color(dc, color_space, &black_color); |
1010 | ||
b1f6d01c DL |
1011 | for (odm_pipe = pipe_ctx->next_odm_pipe; odm_pipe; odm_pipe = odm_pipe->next_odm_pipe) |
1012 | odm_cnt++; | |
1013 | ||
1014 | width = width / odm_cnt; | |
7ed4e635 HW |
1015 | |
1016 | if (blank) { | |
3ba01817 | 1017 | dc->hwss.set_abm_immediate_disable(pipe_ctx); |
7ed4e635 | 1018 | |
2057b7e1 | 1019 | if (dc->debug.visual_confirm != VISUAL_CONFIRM_DISABLE) { |
324707fd | 1020 | test_pattern = CONTROLLER_DP_TEST_PATTERN_COLORSQUARES; |
2057b7e1 WL |
1021 | test_pattern_color_space = CONTROLLER_DP_COLOR_SPACE_RGB; |
1022 | } | |
324707fd JA |
1023 | } else { |
1024 | test_pattern = CONTROLLER_DP_TEST_PATTERN_VIDEOMODE; | |
1025 | } | |
7ed4e635 | 1026 | |
dbf5256b JA |
1027 | dc->hwss.set_disp_pattern_generator(dc, |
1028 | pipe_ctx, | |
7ed4e635 | 1029 | test_pattern, |
2057b7e1 | 1030 | test_pattern_color_space, |
7ed4e635 HW |
1031 | stream->timing.display_color_depth, |
1032 | &black_color, | |
1033 | width, | |
10b4e64e WL |
1034 | height, |
1035 | 0); | |
7ed4e635 | 1036 | |
b1f6d01c | 1037 | for (odm_pipe = pipe_ctx->next_odm_pipe; odm_pipe; odm_pipe = odm_pipe->next_odm_pipe) { |
dbf5256b JA |
1038 | dc->hwss.set_disp_pattern_generator(dc, |
1039 | odm_pipe, | |
436d9635 | 1040 | dc->debug.visual_confirm != VISUAL_CONFIRM_DISABLE && blank ? |
324707fd | 1041 | CONTROLLER_DP_TEST_PATTERN_COLORRAMP : test_pattern, |
2057b7e1 | 1042 | test_pattern_color_space, |
7ed4e635 HW |
1043 | stream->timing.display_color_depth, |
1044 | &black_color, | |
1045 | width, | |
10b4e64e WL |
1046 | height, |
1047 | 0); | |
7ed4e635 HW |
1048 | } |
1049 | ||
1050 | if (!blank) | |
1051 | if (stream_res->abm) { | |
474ac4a8 | 1052 | dc->hwss.set_pipe(pipe_ctx); |
7ed4e635 HW |
1053 | stream_res->abm->funcs->set_abm_level(stream_res->abm, stream->abm_level); |
1054 | } | |
1055 | } | |
1056 | ||
1057 | ||
1058 | static void dcn20_power_on_plane( | |
1059 | struct dce_hwseq *hws, | |
1060 | struct pipe_ctx *pipe_ctx) | |
1061 | { | |
1062 | DC_LOGGER_INIT(hws->ctx->logger); | |
1063 | if (REG(DC_IP_REQUEST_CNTL)) { | |
1064 | REG_SET(DC_IP_REQUEST_CNTL, 0, | |
1065 | IP_REQUEST_EN, 1); | |
c74f865f NK |
1066 | |
1067 | if (hws->funcs.dpp_pg_control) | |
1068 | hws->funcs.dpp_pg_control(hws, pipe_ctx->plane_res.dpp->inst, true); | |
1069 | ||
1070 | if (hws->funcs.hubp_pg_control) | |
1071 | hws->funcs.hubp_pg_control(hws, pipe_ctx->plane_res.hubp->inst, true); | |
1072 | ||
7ed4e635 HW |
1073 | REG_SET(DC_IP_REQUEST_CNTL, 0, |
1074 | IP_REQUEST_EN, 0); | |
1075 | DC_LOG_DEBUG( | |
1076 | "Un-gated front end for pipe %d\n", pipe_ctx->plane_res.hubp->inst); | |
1077 | } | |
1078 | } | |
1079 | ||
ff344c8d | 1080 | void dcn20_enable_plane( |
7ed4e635 HW |
1081 | struct dc *dc, |
1082 | struct pipe_ctx *pipe_ctx, | |
1083 | struct dc_state *context) | |
1084 | { | |
1085 | //if (dc->debug.sanity_checks) { | |
1086 | // dcn10_verify_allow_pstate_change_high(dc); | |
1087 | //} | |
1088 | dcn20_power_on_plane(dc->hwseq, pipe_ctx); | |
1089 | ||
1090 | /* enable DCFCLK current DCHUB */ | |
1091 | pipe_ctx->plane_res.hubp->funcs->hubp_clk_cntl(pipe_ctx->plane_res.hubp, true); | |
1092 | ||
89cb5614 ZYL |
1093 | /* initialize HUBP on power up */ |
1094 | pipe_ctx->plane_res.hubp->funcs->hubp_init(pipe_ctx->plane_res.hubp); | |
1095 | ||
7ed4e635 HW |
1096 | /* make sure OPP_PIPE_CLOCK_EN = 1 */ |
1097 | pipe_ctx->stream_res.opp->funcs->opp_pipe_clock_control( | |
1098 | pipe_ctx->stream_res.opp, | |
1099 | true); | |
1100 | ||
1101 | /* TODO: enable/disable in dm as per update type. | |
1102 | if (plane_state) { | |
1103 | DC_LOG_DC(dc->ctx->logger, | |
1104 | "Pipe:%d 0x%x: addr hi:0x%x, " | |
1105 | "addr low:0x%x, " | |
1106 | "src: %d, %d, %d," | |
1107 | " %d; dst: %d, %d, %d, %d;\n", | |
1108 | pipe_ctx->pipe_idx, | |
1109 | plane_state, | |
1110 | plane_state->address.grph.addr.high_part, | |
1111 | plane_state->address.grph.addr.low_part, | |
1112 | plane_state->src_rect.x, | |
1113 | plane_state->src_rect.y, | |
1114 | plane_state->src_rect.width, | |
1115 | plane_state->src_rect.height, | |
1116 | plane_state->dst_rect.x, | |
1117 | plane_state->dst_rect.y, | |
1118 | plane_state->dst_rect.width, | |
1119 | plane_state->dst_rect.height); | |
1120 | ||
1121 | DC_LOG_DC(dc->ctx->logger, | |
1122 | "Pipe %d: width, height, x, y format:%d\n" | |
1123 | "viewport:%d, %d, %d, %d\n" | |
1124 | "recout: %d, %d, %d, %d\n", | |
1125 | pipe_ctx->pipe_idx, | |
1126 | plane_state->format, | |
1127 | pipe_ctx->plane_res.scl_data.viewport.width, | |
1128 | pipe_ctx->plane_res.scl_data.viewport.height, | |
1129 | pipe_ctx->plane_res.scl_data.viewport.x, | |
1130 | pipe_ctx->plane_res.scl_data.viewport.y, | |
1131 | pipe_ctx->plane_res.scl_data.recout.width, | |
1132 | pipe_ctx->plane_res.scl_data.recout.height, | |
1133 | pipe_ctx->plane_res.scl_data.recout.x, | |
1134 | pipe_ctx->plane_res.scl_data.recout.y); | |
1135 | print_rq_dlg_ttu(dc, pipe_ctx); | |
1136 | } | |
1137 | */ | |
bda9afda | 1138 | if (dc->vm_pa_config.valid) { |
7ed4e635 HW |
1139 | struct vm_system_aperture_param apt; |
1140 | ||
1141 | apt.sys_default.quad_part = 0; | |
7ed4e635 | 1142 | |
6d988a55 JL |
1143 | apt.sys_low.quad_part = dc->vm_pa_config.system_aperture.start_addr; |
1144 | apt.sys_high.quad_part = dc->vm_pa_config.system_aperture.end_addr; | |
7ed4e635 HW |
1145 | |
1146 | // Program system aperture settings | |
1147 | pipe_ctx->plane_res.hubp->funcs->hubp_set_vm_system_aperture_settings(pipe_ctx->plane_res.hubp, &apt); | |
1148 | } | |
1149 | ||
0c66824b QZ |
1150 | if (!pipe_ctx->top_pipe |
1151 | && pipe_ctx->plane_state | |
1152 | && pipe_ctx->plane_state->flip_int_enabled | |
1153 | && pipe_ctx->plane_res.hubp->funcs->hubp_set_flip_int) | |
1154 | pipe_ctx->plane_res.hubp->funcs->hubp_set_flip_int(pipe_ctx->plane_res.hubp); | |
1155 | ||
7ed4e635 HW |
1156 | // if (dc->debug.sanity_checks) { |
1157 | // dcn10_verify_allow_pstate_change_high(dc); | |
1158 | // } | |
1159 | } | |
1160 | ||
ff344c8d | 1161 | void dcn20_pipe_control_lock( |
7ed4e635 HW |
1162 | struct dc *dc, |
1163 | struct pipe_ctx *pipe, | |
1164 | bool lock) | |
1165 | { | |
6f2239cc | 1166 | struct pipe_ctx *temp_pipe; |
7ed4e635 HW |
1167 | bool flip_immediate = false; |
1168 | ||
1169 | /* use TG master update lock to lock everything on the TG | |
1170 | * therefore only top pipe need to lock | |
1171 | */ | |
009114f6 | 1172 | if (!pipe || pipe->top_pipe) |
7ed4e635 HW |
1173 | return; |
1174 | ||
1175 | if (pipe->plane_state != NULL) | |
1176 | flip_immediate = pipe->plane_state->flip_immediate; | |
1177 | ||
4f6274b3 AL |
1178 | if (pipe->stream_res.gsl_group > 0) { |
1179 | temp_pipe = pipe->bottom_pipe; | |
1180 | while (!flip_immediate && temp_pipe) { | |
1181 | if (temp_pipe->plane_state != NULL) | |
1182 | flip_immediate = temp_pipe->plane_state->flip_immediate; | |
1183 | temp_pipe = temp_pipe->bottom_pipe; | |
1184 | } | |
6f2239cc AL |
1185 | } |
1186 | ||
0e29be9e AD |
1187 | if (flip_immediate && lock) { |
1188 | const int TIMEOUT_FOR_FLIP_PENDING = 100000; | |
1189 | int i; | |
1190 | ||
e9917ef8 AC |
1191 | temp_pipe = pipe; |
1192 | while (temp_pipe) { | |
1193 | if (temp_pipe->plane_state && temp_pipe->plane_state->flip_immediate) { | |
1194 | for (i = 0; i < TIMEOUT_FOR_FLIP_PENDING; ++i) { | |
1195 | if (!temp_pipe->plane_res.hubp->funcs->hubp_is_flip_pending(temp_pipe->plane_res.hubp)) | |
1196 | break; | |
1197 | udelay(1); | |
1198 | } | |
1199 | ||
1200 | /* no reason it should take this long for immediate flips */ | |
1201 | ASSERT(i != TIMEOUT_FOR_FLIP_PENDING); | |
0e29be9e | 1202 | } |
e9917ef8 | 1203 | temp_pipe = temp_pipe->bottom_pipe; |
0e29be9e AD |
1204 | } |
1205 | } | |
1206 | ||
7ed4e635 HW |
1207 | /* In flip immediate and pipe splitting case, we need to use GSL |
1208 | * for synchronization. Only do setup on locking and on flip type change. | |
1209 | */ | |
86c5a9e3 | 1210 | if (lock && (pipe->bottom_pipe != NULL || !flip_immediate)) |
7ed4e635 HW |
1211 | if ((flip_immediate && pipe->stream_res.gsl_group == 0) || |
1212 | (!flip_immediate && pipe->stream_res.gsl_group > 0)) | |
2e2e73fc | 1213 | dcn20_setup_gsl_group_as_lock(dc, pipe, flip_immediate); |
7ed4e635 | 1214 | |
ec76bd6f AL |
1215 | if (pipe->plane_state != NULL) |
1216 | flip_immediate = pipe->plane_state->flip_immediate; | |
1217 | ||
6f2239cc AL |
1218 | temp_pipe = pipe->bottom_pipe; |
1219 | while (flip_immediate && temp_pipe) { | |
1220 | if (temp_pipe->plane_state != NULL) | |
1221 | flip_immediate = temp_pipe->plane_state->flip_immediate; | |
1222 | temp_pipe = temp_pipe->bottom_pipe; | |
1223 | } | |
1224 | ||
1225 | if (!lock && pipe->stream_res.gsl_group > 0 && pipe->plane_state && | |
1226 | !flip_immediate) | |
1227 | dcn20_setup_gsl_group_as_lock(dc, pipe, false); | |
1228 | ||
dc6e2448 WW |
1229 | if (pipe->stream && should_use_dmub_lock(pipe->stream->link)) { |
1230 | union dmub_hw_lock_flags hw_locks = { 0 }; | |
1231 | struct dmub_hw_lock_inst_flags inst_flags = { 0 }; | |
1232 | ||
1233 | hw_locks.bits.lock_pipe = 1; | |
1234 | inst_flags.otg_inst = pipe->stream_res.tg->inst; | |
1235 | ||
1236 | if (pipe->plane_state != NULL) | |
1237 | hw_locks.bits.triple_buffer_lock = pipe->plane_state->triplebuffer_flips; | |
1238 | ||
1239 | dmub_hw_lock_mgr_cmd(dc->ctx->dmub_srv, | |
1240 | lock, | |
1241 | &hw_locks, | |
1242 | &inst_flags); | |
1243 | } else if (pipe->plane_state != NULL && pipe->plane_state->triplebuffer_flips) { | |
7ed4e635 HW |
1244 | if (lock) |
1245 | pipe->stream_res.tg->funcs->triplebuffer_lock(pipe->stream_res.tg); | |
1246 | else | |
1247 | pipe->stream_res.tg->funcs->triplebuffer_unlock(pipe->stream_res.tg); | |
1248 | } else { | |
1249 | if (lock) | |
1250 | pipe->stream_res.tg->funcs->lock(pipe->stream_res.tg); | |
1251 | else | |
1252 | pipe->stream_res.tg->funcs->unlock(pipe->stream_res.tg); | |
1253 | } | |
1254 | } | |
1255 | ||
b6e881c9 | 1256 | static void dcn20_detect_pipe_changes(struct pipe_ctx *old_pipe, struct pipe_ctx *new_pipe) |
7ed4e635 | 1257 | { |
b6e881c9 | 1258 | new_pipe->update_flags.raw = 0; |
7ed4e635 | 1259 | |
b6e881c9 DL |
1260 | /* Exit on unchanged, unused pipe */ |
1261 | if (!old_pipe->plane_state && !new_pipe->plane_state) | |
7ed4e635 | 1262 | return; |
b6e881c9 | 1263 | /* Detect pipe enable/disable */ |
c0838cbe | 1264 | if (!old_pipe->plane_state && new_pipe->plane_state) { |
b6e881c9 DL |
1265 | new_pipe->update_flags.bits.enable = 1; |
1266 | new_pipe->update_flags.bits.mpcc = 1; | |
1267 | new_pipe->update_flags.bits.dppclk = 1; | |
1268 | new_pipe->update_flags.bits.hubp_interdependent = 1; | |
1269 | new_pipe->update_flags.bits.hubp_rq_dlg_ttu = 1; | |
1270 | new_pipe->update_flags.bits.gamut_remap = 1; | |
1271 | new_pipe->update_flags.bits.scaler = 1; | |
1272 | new_pipe->update_flags.bits.viewport = 1; | |
ba5a5371 NK |
1273 | #if defined(CONFIG_DRM_AMD_DC_DCN3_1) |
1274 | new_pipe->update_flags.bits.det_size = 1; | |
1275 | #endif | |
b6e881c9 DL |
1276 | if (!new_pipe->top_pipe && !new_pipe->prev_odm_pipe) { |
1277 | new_pipe->update_flags.bits.odm = 1; | |
1278 | new_pipe->update_flags.bits.global_sync = 1; | |
1279 | } | |
1280 | return; | |
1281 | } | |
1282 | if (old_pipe->plane_state && !new_pipe->plane_state) { | |
1283 | new_pipe->update_flags.bits.disable = 1; | |
1284 | return; | |
1285 | } | |
7ed4e635 | 1286 | |
498563cf JX |
1287 | /* Detect plane change */ |
1288 | if (old_pipe->plane_state != new_pipe->plane_state) { | |
1289 | new_pipe->update_flags.bits.plane_changed = true; | |
1290 | } | |
1291 | ||
b6e881c9 DL |
1292 | /* Detect top pipe only changes */ |
1293 | if (!new_pipe->top_pipe && !new_pipe->prev_odm_pipe) { | |
1294 | /* Detect odm changes */ | |
1295 | if ((old_pipe->next_odm_pipe && new_pipe->next_odm_pipe | |
1296 | && old_pipe->next_odm_pipe->pipe_idx != new_pipe->next_odm_pipe->pipe_idx) | |
1297 | || (!old_pipe->next_odm_pipe && new_pipe->next_odm_pipe) | |
1298 | || (old_pipe->next_odm_pipe && !new_pipe->next_odm_pipe) | |
1299 | || old_pipe->stream_res.opp != new_pipe->stream_res.opp) | |
1300 | new_pipe->update_flags.bits.odm = 1; | |
1301 | ||
1302 | /* Detect global sync changes */ | |
1303 | if (old_pipe->pipe_dlg_param.vready_offset != new_pipe->pipe_dlg_param.vready_offset | |
1304 | || old_pipe->pipe_dlg_param.vstartup_start != new_pipe->pipe_dlg_param.vstartup_start | |
1305 | || old_pipe->pipe_dlg_param.vupdate_offset != new_pipe->pipe_dlg_param.vupdate_offset | |
1306 | || old_pipe->pipe_dlg_param.vupdate_width != new_pipe->pipe_dlg_param.vupdate_width) | |
1307 | new_pipe->update_flags.bits.global_sync = 1; | |
1308 | } | |
21ffcc94 | 1309 | |
ba5a5371 NK |
1310 | #if defined(CONFIG_DRM_AMD_DC_DCN3_1) |
1311 | if (old_pipe->det_buffer_size_kb != new_pipe->det_buffer_size_kb) | |
1312 | new_pipe->update_flags.bits.det_size = 1; | |
1313 | #endif | |
b6e881c9 DL |
1314 | /* |
1315 | * Detect opp / tg change, only set on change, not on enable | |
1316 | * Assume mpcc inst = pipe index, if not this code needs to be updated | |
1317 | * since mpcc is what is affected by these. In fact all of our sequence | |
1318 | * makes this assumption at the moment with how hubp reset is matched to | |
1319 | * same index mpcc reset. | |
1320 | */ | |
1321 | if (old_pipe->stream_res.opp != new_pipe->stream_res.opp) | |
1322 | new_pipe->update_flags.bits.opp_changed = 1; | |
1323 | if (old_pipe->stream_res.tg != new_pipe->stream_res.tg) | |
1324 | new_pipe->update_flags.bits.tg_changed = 1; | |
1325 | ||
ed8ec123 DL |
1326 | /* |
1327 | * Detect mpcc blending changes, only dpp inst and opp matter here, | |
1328 | * mpccs getting removed/inserted update connected ones during their own | |
1329 | * programming | |
1330 | */ | |
b6e881c9 | 1331 | if (old_pipe->plane_res.dpp != new_pipe->plane_res.dpp |
ed8ec123 | 1332 | || old_pipe->stream_res.opp != new_pipe->stream_res.opp) |
b6e881c9 DL |
1333 | new_pipe->update_flags.bits.mpcc = 1; |
1334 | ||
1335 | /* Detect dppclk change */ | |
1336 | if (old_pipe->plane_res.bw.dppclk_khz != new_pipe->plane_res.bw.dppclk_khz) | |
1337 | new_pipe->update_flags.bits.dppclk = 1; | |
1338 | ||
1339 | /* Check for scl update */ | |
1340 | if (memcmp(&old_pipe->plane_res.scl_data, &new_pipe->plane_res.scl_data, sizeof(struct scaler_data))) | |
1341 | new_pipe->update_flags.bits.scaler = 1; | |
1342 | /* Check for vp update */ | |
1343 | if (memcmp(&old_pipe->plane_res.scl_data.viewport, &new_pipe->plane_res.scl_data.viewport, sizeof(struct rect)) | |
1344 | || memcmp(&old_pipe->plane_res.scl_data.viewport_c, | |
1345 | &new_pipe->plane_res.scl_data.viewport_c, sizeof(struct rect))) | |
1346 | new_pipe->update_flags.bits.viewport = 1; | |
1347 | ||
1348 | /* Detect dlg/ttu/rq updates */ | |
1349 | { | |
1350 | struct _vcs_dpi_display_dlg_regs_st old_dlg_attr = old_pipe->dlg_regs; | |
1351 | struct _vcs_dpi_display_ttu_regs_st old_ttu_attr = old_pipe->ttu_regs; | |
1352 | struct _vcs_dpi_display_dlg_regs_st *new_dlg_attr = &new_pipe->dlg_regs; | |
1353 | struct _vcs_dpi_display_ttu_regs_st *new_ttu_attr = &new_pipe->ttu_regs; | |
1354 | ||
1355 | /* Detect pipe interdependent updates */ | |
1356 | if (old_dlg_attr.dst_y_prefetch != new_dlg_attr->dst_y_prefetch || | |
1357 | old_dlg_attr.vratio_prefetch != new_dlg_attr->vratio_prefetch || | |
1358 | old_dlg_attr.vratio_prefetch_c != new_dlg_attr->vratio_prefetch_c || | |
1359 | old_dlg_attr.dst_y_per_vm_vblank != new_dlg_attr->dst_y_per_vm_vblank || | |
1360 | old_dlg_attr.dst_y_per_row_vblank != new_dlg_attr->dst_y_per_row_vblank || | |
1361 | old_dlg_attr.dst_y_per_vm_flip != new_dlg_attr->dst_y_per_vm_flip || | |
1362 | old_dlg_attr.dst_y_per_row_flip != new_dlg_attr->dst_y_per_row_flip || | |
1363 | old_dlg_attr.refcyc_per_meta_chunk_vblank_l != new_dlg_attr->refcyc_per_meta_chunk_vblank_l || | |
1364 | old_dlg_attr.refcyc_per_meta_chunk_vblank_c != new_dlg_attr->refcyc_per_meta_chunk_vblank_c || | |
1365 | old_dlg_attr.refcyc_per_meta_chunk_flip_l != new_dlg_attr->refcyc_per_meta_chunk_flip_l || | |
1366 | old_dlg_attr.refcyc_per_line_delivery_pre_l != new_dlg_attr->refcyc_per_line_delivery_pre_l || | |
1367 | old_dlg_attr.refcyc_per_line_delivery_pre_c != new_dlg_attr->refcyc_per_line_delivery_pre_c || | |
1368 | old_ttu_attr.refcyc_per_req_delivery_pre_l != new_ttu_attr->refcyc_per_req_delivery_pre_l || | |
1369 | old_ttu_attr.refcyc_per_req_delivery_pre_c != new_ttu_attr->refcyc_per_req_delivery_pre_c || | |
1370 | old_ttu_attr.refcyc_per_req_delivery_pre_cur0 != new_ttu_attr->refcyc_per_req_delivery_pre_cur0 || | |
1371 | old_ttu_attr.refcyc_per_req_delivery_pre_cur1 != new_ttu_attr->refcyc_per_req_delivery_pre_cur1 || | |
1372 | old_ttu_attr.min_ttu_vblank != new_ttu_attr->min_ttu_vblank || | |
1373 | old_ttu_attr.qos_level_flip != new_ttu_attr->qos_level_flip) { | |
1374 | old_dlg_attr.dst_y_prefetch = new_dlg_attr->dst_y_prefetch; | |
1375 | old_dlg_attr.vratio_prefetch = new_dlg_attr->vratio_prefetch; | |
1376 | old_dlg_attr.vratio_prefetch_c = new_dlg_attr->vratio_prefetch_c; | |
1377 | old_dlg_attr.dst_y_per_vm_vblank = new_dlg_attr->dst_y_per_vm_vblank; | |
1378 | old_dlg_attr.dst_y_per_row_vblank = new_dlg_attr->dst_y_per_row_vblank; | |
1379 | old_dlg_attr.dst_y_per_vm_flip = new_dlg_attr->dst_y_per_vm_flip; | |
1380 | old_dlg_attr.dst_y_per_row_flip = new_dlg_attr->dst_y_per_row_flip; | |
1381 | old_dlg_attr.refcyc_per_meta_chunk_vblank_l = new_dlg_attr->refcyc_per_meta_chunk_vblank_l; | |
1382 | old_dlg_attr.refcyc_per_meta_chunk_vblank_c = new_dlg_attr->refcyc_per_meta_chunk_vblank_c; | |
1383 | old_dlg_attr.refcyc_per_meta_chunk_flip_l = new_dlg_attr->refcyc_per_meta_chunk_flip_l; | |
1384 | old_dlg_attr.refcyc_per_line_delivery_pre_l = new_dlg_attr->refcyc_per_line_delivery_pre_l; | |
1385 | old_dlg_attr.refcyc_per_line_delivery_pre_c = new_dlg_attr->refcyc_per_line_delivery_pre_c; | |
1386 | old_ttu_attr.refcyc_per_req_delivery_pre_l = new_ttu_attr->refcyc_per_req_delivery_pre_l; | |
1387 | old_ttu_attr.refcyc_per_req_delivery_pre_c = new_ttu_attr->refcyc_per_req_delivery_pre_c; | |
1388 | old_ttu_attr.refcyc_per_req_delivery_pre_cur0 = new_ttu_attr->refcyc_per_req_delivery_pre_cur0; | |
1389 | old_ttu_attr.refcyc_per_req_delivery_pre_cur1 = new_ttu_attr->refcyc_per_req_delivery_pre_cur1; | |
1390 | old_ttu_attr.min_ttu_vblank = new_ttu_attr->min_ttu_vblank; | |
1391 | old_ttu_attr.qos_level_flip = new_ttu_attr->qos_level_flip; | |
1392 | new_pipe->update_flags.bits.hubp_interdependent = 1; | |
1393 | } | |
1394 | /* Detect any other updates to ttu/rq/dlg */ | |
1395 | if (memcmp(&old_dlg_attr, &new_pipe->dlg_regs, sizeof(old_dlg_attr)) || | |
1396 | memcmp(&old_ttu_attr, &new_pipe->ttu_regs, sizeof(old_ttu_attr)) || | |
1397 | memcmp(&old_pipe->rq_regs, &new_pipe->rq_regs, sizeof(old_pipe->rq_regs))) | |
1398 | new_pipe->update_flags.bits.hubp_rq_dlg_ttu = 1; | |
21ffcc94 | 1399 | } |
b6e881c9 | 1400 | } |
21ffcc94 | 1401 | |
b6e881c9 DL |
1402 | static void dcn20_update_dchubp_dpp( |
1403 | struct dc *dc, | |
1404 | struct pipe_ctx *pipe_ctx, | |
1405 | struct dc_state *context) | |
1406 | { | |
f42ea55b | 1407 | struct dce_hwseq *hws = dc->hwseq; |
b6e881c9 DL |
1408 | struct hubp *hubp = pipe_ctx->plane_res.hubp; |
1409 | struct dpp *dpp = pipe_ctx->plane_res.dpp; | |
1410 | struct dc_plane_state *plane_state = pipe_ctx->plane_state; | |
cf27a6d1 | 1411 | bool viewport_changed = false; |
7ed4e635 | 1412 | |
1ea8751b | 1413 | if (pipe_ctx->update_flags.bits.dppclk) |
b6e881c9 | 1414 | dpp->funcs->dpp_dppclk_control(dpp, false, true); |
4e0cbbbf | 1415 | |
b6e881c9 DL |
1416 | /* TODO: Need input parameter to tell current DCHUB pipe tie to which OTG |
1417 | * VTG is within DCHUBBUB which is commond block share by each pipe HUBP. | |
1418 | * VTG is 1:1 mapping with OTG. Each pipe HUBP will select which VTG | |
1419 | */ | |
1420 | if (pipe_ctx->update_flags.bits.hubp_rq_dlg_ttu) { | |
1421 | hubp->funcs->hubp_vtg_sel(hubp, pipe_ctx->stream_res.tg->inst); | |
1422 | ||
1423 | hubp->funcs->hubp_setup( | |
1424 | hubp, | |
1425 | &pipe_ctx->dlg_regs, | |
1426 | &pipe_ctx->ttu_regs, | |
1427 | &pipe_ctx->rq_regs, | |
1428 | &pipe_ctx->pipe_dlg_param); | |
ba5a5371 NK |
1429 | #if defined(CONFIG_DRM_AMD_DC_DCN3_1) |
1430 | if (hubp->funcs->set_unbounded_requesting) | |
1431 | hubp->funcs->set_unbounded_requesting(hubp, pipe_ctx->unbounded_req); | |
1432 | #endif | |
b6e881c9 DL |
1433 | } |
1434 | if (pipe_ctx->update_flags.bits.hubp_interdependent) | |
1435 | hubp->funcs->hubp_setup_interdependent( | |
1436 | hubp, | |
1437 | &pipe_ctx->dlg_regs, | |
1438 | &pipe_ctx->ttu_regs); | |
1439 | ||
1440 | if (pipe_ctx->update_flags.bits.enable || | |
498563cf | 1441 | pipe_ctx->update_flags.bits.plane_changed || |
b6e881c9 DL |
1442 | plane_state->update_flags.bits.bpp_change || |
1443 | plane_state->update_flags.bits.input_csc_change || | |
1444 | plane_state->update_flags.bits.color_space_change || | |
1445 | plane_state->update_flags.bits.coeff_reduction_change) { | |
1446 | struct dc_bias_and_scale bns_params = {0}; | |
1447 | ||
1448 | // program the input csc | |
1449 | dpp->funcs->dpp_setup(dpp, | |
1450 | plane_state->format, | |
1451 | EXPANSION_MODE_ZERO, | |
1452 | plane_state->input_csc_color_matrix, | |
1453 | plane_state->color_space, | |
1454 | NULL); | |
1455 | ||
1456 | if (dpp->funcs->dpp_program_bias_and_scale) { | |
1457 | //TODO :for CNVC set scale and bias registers if necessary | |
78c77382 | 1458 | build_prescale_params(&bns_params, plane_state); |
b6e881c9 DL |
1459 | dpp->funcs->dpp_program_bias_and_scale(dpp, &bns_params); |
1460 | } | |
7ed4e635 HW |
1461 | } |
1462 | ||
b6e881c9 | 1463 | if (pipe_ctx->update_flags.bits.mpcc |
498563cf | 1464 | || pipe_ctx->update_flags.bits.plane_changed |
b6e881c9 DL |
1465 | || plane_state->update_flags.bits.global_alpha_change |
1466 | || plane_state->update_flags.bits.per_pixel_alpha_change) { | |
8b0fbb36 | 1467 | // MPCC inst is equal to pipe index in practice |
1380c1bf | 1468 | int mpcc_inst = hubp->inst; |
8b0fbb36 | 1469 | int opp_inst; |
0120e8b8 | 1470 | int opp_count = dc->res_pool->pipe_count; |
8b0fbb36 NA |
1471 | |
1472 | for (opp_inst = 0; opp_inst < opp_count; opp_inst++) { | |
1473 | if (dc->res_pool->opps[opp_inst]->mpcc_disconnect_pending[mpcc_inst]) { | |
b6e881c9 | 1474 | dc->res_pool->mpc->funcs->wait_for_idle(dc->res_pool->mpc, mpcc_inst); |
8b0fbb36 NA |
1475 | dc->res_pool->opps[opp_inst]->mpcc_disconnect_pending[mpcc_inst] = false; |
1476 | break; | |
b6e881c9 | 1477 | } |
7ed4e635 | 1478 | } |
f42ea55b | 1479 | hws->funcs.update_mpcc(dc, pipe_ctx); |
b6e881c9 | 1480 | } |
7ed4e635 | 1481 | |
b6e881c9 DL |
1482 | if (pipe_ctx->update_flags.bits.scaler || |
1483 | plane_state->update_flags.bits.scaling_change || | |
1484 | plane_state->update_flags.bits.position_change || | |
1485 | plane_state->update_flags.bits.per_pixel_alpha_change || | |
1486 | pipe_ctx->stream->update_flags.bits.scaling) { | |
1487 | pipe_ctx->plane_res.scl_data.lb_params.alpha_en = pipe_ctx->plane_state->per_pixel_alpha; | |
a316db72 | 1488 | ASSERT(pipe_ctx->plane_res.scl_data.lb_params.depth == LB_PIXEL_DEPTH_36BPP); |
b6e881c9 DL |
1489 | /* scaler configuration */ |
1490 | pipe_ctx->plane_res.dpp->funcs->dpp_set_scaler( | |
1491 | pipe_ctx->plane_res.dpp, &pipe_ctx->plane_res.scl_data); | |
1492 | } | |
7ed4e635 | 1493 | |
b6e881c9 | 1494 | if (pipe_ctx->update_flags.bits.viewport || |
b34659de | 1495 | (context == dc->current_state && plane_state->update_flags.bits.position_change) || |
b6e881c9 | 1496 | (context == dc->current_state && plane_state->update_flags.bits.scaling_change) || |
cf27a6d1 EY |
1497 | (context == dc->current_state && pipe_ctx->stream->update_flags.bits.scaling)) { |
1498 | ||
b6e881c9 DL |
1499 | hubp->funcs->mem_program_viewport( |
1500 | hubp, | |
1501 | &pipe_ctx->plane_res.scl_data.viewport, | |
cf27a6d1 EY |
1502 | &pipe_ctx->plane_res.scl_data.viewport_c); |
1503 | viewport_changed = true; | |
1504 | } | |
b6e881c9 DL |
1505 | |
1506 | /* Any updates are handled in dc interface, just need to apply existing for plane enable */ | |
74cc5f02 | 1507 | if ((pipe_ctx->update_flags.bits.enable || pipe_ctx->update_flags.bits.opp_changed || |
8e80d482 PH |
1508 | pipe_ctx->update_flags.bits.scaler || viewport_changed == true) && |
1509 | pipe_ctx->stream->cursor_attributes.address.quad_part != 0) { | |
b6e881c9 DL |
1510 | dc->hwss.set_cursor_position(pipe_ctx); |
1511 | dc->hwss.set_cursor_attribute(pipe_ctx); | |
1512 | ||
1513 | if (dc->hwss.set_cursor_sdr_white_level) | |
1514 | dc->hwss.set_cursor_sdr_white_level(pipe_ctx); | |
1515 | } | |
7ed4e635 | 1516 | |
b6e881c9 DL |
1517 | /* Any updates are handled in dc interface, just need |
1518 | * to apply existing for plane enable / opp change */ | |
1519 | if (pipe_ctx->update_flags.bits.enable || pipe_ctx->update_flags.bits.opp_changed | |
1520 | || pipe_ctx->stream->update_flags.bits.gamut_remap | |
1521 | || pipe_ctx->stream->update_flags.bits.out_csc) { | |
90d1a626 DV |
1522 | /* dpp/cm gamut remap*/ |
1523 | dc->hwss.program_gamut_remap(pipe_ctx); | |
b6e881c9 DL |
1524 | |
1525 | /*call the dcn2 method which uses mpc csc*/ | |
1526 | dc->hwss.program_output_csc(dc, | |
1527 | pipe_ctx, | |
1528 | pipe_ctx->stream->output_color_space, | |
1529 | pipe_ctx->stream->csc_color_matrix.matrix, | |
1530 | hubp->opp_id); | |
7ed4e635 HW |
1531 | } |
1532 | ||
b6e881c9 | 1533 | if (pipe_ctx->update_flags.bits.enable || |
498563cf | 1534 | pipe_ctx->update_flags.bits.plane_changed || |
b6e881c9 DL |
1535 | pipe_ctx->update_flags.bits.opp_changed || |
1536 | plane_state->update_flags.bits.pixel_format_change || | |
1537 | plane_state->update_flags.bits.horizontal_mirror_change || | |
1538 | plane_state->update_flags.bits.rotation_change || | |
1539 | plane_state->update_flags.bits.swizzle_change || | |
1540 | plane_state->update_flags.bits.dcc_change || | |
1541 | plane_state->update_flags.bits.bpp_change || | |
1542 | plane_state->update_flags.bits.scaling_change || | |
1543 | plane_state->update_flags.bits.plane_size_change) { | |
1544 | struct plane_size size = plane_state->plane_size; | |
1545 | ||
1546 | size.surface_size = pipe_ctx->plane_res.scl_data.viewport; | |
1547 | hubp->funcs->hubp_program_surface_config( | |
1548 | hubp, | |
1549 | plane_state->format, | |
1550 | &plane_state->tiling_info, | |
1551 | &size, | |
1552 | plane_state->rotation, | |
1553 | &plane_state->dcc, | |
1554 | plane_state->horizontal_mirror, | |
1555 | 0); | |
1556 | hubp->power_gated = false; | |
1557 | } | |
1558 | ||
498563cf JX |
1559 | if (pipe_ctx->update_flags.bits.enable || |
1560 | pipe_ctx->update_flags.bits.plane_changed || | |
1561 | plane_state->update_flags.bits.addr_update) | |
f42ea55b | 1562 | hws->funcs.update_plane_addr(dc, pipe_ctx); |
b6e881c9 | 1563 | |
cf27a6d1 EY |
1564 | |
1565 | ||
e7a30ade | 1566 | if (pipe_ctx->update_flags.bits.enable) |
0b7421f0 | 1567 | hubp->funcs->set_blank(hubp, false); |
b6e881c9 DL |
1568 | } |
1569 | ||
1570 | ||
1571 | static void dcn20_program_pipe( | |
1572 | struct dc *dc, | |
1573 | struct pipe_ctx *pipe_ctx, | |
1574 | struct dc_state *context) | |
1575 | { | |
f42ea55b | 1576 | struct dce_hwseq *hws = dc->hwseq; |
b6e881c9 DL |
1577 | /* Only need to unblank on top pipe */ |
1578 | if ((pipe_ctx->update_flags.bits.enable || pipe_ctx->stream->update_flags.bits.abm_level) | |
1579 | && !pipe_ctx->top_pipe && !pipe_ctx->prev_odm_pipe) | |
f42ea55b | 1580 | hws->funcs.blank_pixel_data(dc, pipe_ctx, !pipe_ctx->plane_state->visible); |
b6e881c9 | 1581 | |
a71e5529 AC |
1582 | /* Only update TG on top pipe */ |
1583 | if (pipe_ctx->update_flags.bits.global_sync && !pipe_ctx->top_pipe | |
1584 | && !pipe_ctx->prev_odm_pipe) { | |
1585 | ||
b6e881c9 DL |
1586 | pipe_ctx->stream_res.tg->funcs->program_global_sync( |
1587 | pipe_ctx->stream_res.tg, | |
1588 | pipe_ctx->pipe_dlg_param.vready_offset, | |
1589 | pipe_ctx->pipe_dlg_param.vstartup_start, | |
1590 | pipe_ctx->pipe_dlg_param.vupdate_offset, | |
1591 | pipe_ctx->pipe_dlg_param.vupdate_width); | |
1592 | ||
a71e5529 AC |
1593 | pipe_ctx->stream_res.tg->funcs->wait_for_state(pipe_ctx->stream_res.tg, CRTC_STATE_VBLANK); |
1594 | pipe_ctx->stream_res.tg->funcs->wait_for_state(pipe_ctx->stream_res.tg, CRTC_STATE_VACTIVE); | |
1595 | ||
a14e9e02 | 1596 | pipe_ctx->stream_res.tg->funcs->set_vtg_params( |
a71e5529 | 1597 | pipe_ctx->stream_res.tg, &pipe_ctx->stream->timing, true); |
1caba4e8 | 1598 | |
f42ea55b AK |
1599 | if (hws->funcs.setup_vupdate_interrupt) |
1600 | hws->funcs.setup_vupdate_interrupt(dc, pipe_ctx); | |
a14e9e02 DL |
1601 | } |
1602 | ||
b6e881c9 | 1603 | if (pipe_ctx->update_flags.bits.odm) |
f42ea55b | 1604 | hws->funcs.update_odm(dc, context, pipe_ctx); |
b6e881c9 | 1605 | |
868149c9 | 1606 | if (pipe_ctx->update_flags.bits.enable) { |
b6e881c9 | 1607 | dcn20_enable_plane(dc, pipe_ctx, context); |
868149c9 JA |
1608 | if (dc->res_pool->hubbub->funcs->force_wm_propagate_to_pipes) |
1609 | dc->res_pool->hubbub->funcs->force_wm_propagate_to_pipes(dc->res_pool->hubbub); | |
1610 | } | |
b6e881c9 | 1611 | |
ba5a5371 NK |
1612 | #if defined(CONFIG_DRM_AMD_DC_DCN3_1) |
1613 | if (dc->res_pool->hubbub->funcs->program_det_size && pipe_ctx->update_flags.bits.det_size) | |
1614 | dc->res_pool->hubbub->funcs->program_det_size( | |
1615 | dc->res_pool->hubbub, pipe_ctx->plane_res.hubp->inst, pipe_ctx->det_buffer_size_kb); | |
1616 | #endif | |
1617 | ||
74701238 | 1618 | if (pipe_ctx->update_flags.raw || pipe_ctx->plane_state->update_flags.raw || pipe_ctx->stream->update_flags.raw) |
b6e881c9 DL |
1619 | dcn20_update_dchubp_dpp(dc, pipe_ctx, context); |
1620 | ||
1621 | if (pipe_ctx->update_flags.bits.enable | |
46250a0c | 1622 | || pipe_ctx->plane_state->update_flags.bits.hdr_mult) |
f42ea55b | 1623 | hws->funcs.set_hdr_multiplier(pipe_ctx); |
b6e881c9 DL |
1624 | |
1625 | if (pipe_ctx->update_flags.bits.enable || | |
1626 | pipe_ctx->plane_state->update_flags.bits.in_transfer_func_change || | |
1627 | pipe_ctx->plane_state->update_flags.bits.gamma_change) | |
f42ea55b | 1628 | hws->funcs.set_input_transfer_func(dc, pipe_ctx, pipe_ctx->plane_state); |
b6e881c9 DL |
1629 | |
1630 | /* dcn10_translate_regamma_to_hw_format takes 750us to finish | |
1631 | * only do gamma programming for powering on, internal memcmp to avoid | |
1632 | * updating on slave planes | |
1633 | */ | |
1634 | if (pipe_ctx->update_flags.bits.enable || pipe_ctx->stream->update_flags.bits.out_tf) | |
f42ea55b | 1635 | hws->funcs.set_output_transfer_func(dc, pipe_ctx, pipe_ctx->stream); |
377c9d04 JP |
1636 | |
1637 | /* If the pipe has been enabled or has a different opp, we | |
1638 | * should reprogram the fmt. This deals with cases where | |
1639 | * interation between mpc and odm combine on different streams | |
1640 | * causes a different pipe to be chosen to odm combine with. | |
1641 | */ | |
1642 | if (pipe_ctx->update_flags.bits.enable | |
1643 | || pipe_ctx->update_flags.bits.opp_changed) { | |
1644 | ||
1645 | pipe_ctx->stream_res.opp->funcs->opp_set_dyn_expansion( | |
1646 | pipe_ctx->stream_res.opp, | |
1647 | COLOR_SPACE_YCBCR601, | |
1648 | pipe_ctx->stream->timing.display_color_depth, | |
1649 | pipe_ctx->stream->signal); | |
1650 | ||
1651 | pipe_ctx->stream_res.opp->funcs->opp_program_fmt( | |
1652 | pipe_ctx->stream_res.opp, | |
1653 | &pipe_ctx->stream->bit_depth_params, | |
1654 | &pipe_ctx->stream->clamping); | |
1655 | } | |
b6e881c9 DL |
1656 | } |
1657 | ||
78c77382 | 1658 | void dcn20_program_front_end_for_ctx( |
b6e881c9 DL |
1659 | struct dc *dc, |
1660 | struct dc_state *context) | |
1661 | { | |
b6e881c9 | 1662 | int i; |
f42ea55b | 1663 | struct dce_hwseq *hws = dc->hwseq; |
b6e881c9 DL |
1664 | DC_LOGGER_INIT(dc->ctx->logger); |
1665 | ||
d5c0af57 BL |
1666 | /* Carry over GSL groups in case the context is changing. */ |
1667 | for (i = 0; i < dc->res_pool->pipe_count; i++) { | |
1668 | struct pipe_ctx *pipe_ctx = &context->res_ctx.pipe_ctx[i]; | |
1669 | struct pipe_ctx *old_pipe_ctx = | |
1670 | &dc->current_state->res_ctx.pipe_ctx[i]; | |
1671 | ||
1672 | if (pipe_ctx->stream == old_pipe_ctx->stream) | |
1673 | pipe_ctx->stream_res.gsl_group = | |
1674 | old_pipe_ctx->stream_res.gsl_group; | |
1675 | } | |
1676 | ||
091018a5 AC |
1677 | if (dc->hwss.program_triplebuffer != NULL && dc->debug.enable_tri_buf) { |
1678 | for (i = 0; i < dc->res_pool->pipe_count; i++) { | |
1679 | struct pipe_ctx *pipe_ctx = &context->res_ctx.pipe_ctx[i]; | |
009114f6 | 1680 | |
091018a5 AC |
1681 | if (!pipe_ctx->top_pipe && !pipe_ctx->prev_odm_pipe && pipe_ctx->plane_state) { |
1682 | ASSERT(!pipe_ctx->plane_state->triplebuffer_flips); | |
009114f6 AK |
1683 | /*turn off triple buffer for full update*/ |
1684 | dc->hwss.program_triplebuffer( | |
091018a5 | 1685 | dc, pipe_ctx, pipe_ctx->plane_state->triplebuffer_flips); |
009114f6 AK |
1686 | } |
1687 | } | |
1688 | } | |
1689 | ||
b6e881c9 DL |
1690 | /* Set pipe update flags and lock pipes */ |
1691 | for (i = 0; i < dc->res_pool->pipe_count; i++) | |
1692 | dcn20_detect_pipe_changes(&dc->current_state->res_ctx.pipe_ctx[i], | |
1693 | &context->res_ctx.pipe_ctx[i]); | |
7ed4e635 | 1694 | |
b6e881c9 DL |
1695 | /* OTG blank before disabling all front ends */ |
1696 | for (i = 0; i < dc->res_pool->pipe_count; i++) | |
1697 | if (context->res_ctx.pipe_ctx[i].update_flags.bits.disable | |
1698 | && !context->res_ctx.pipe_ctx[i].top_pipe | |
1699 | && !context->res_ctx.pipe_ctx[i].prev_odm_pipe | |
1700 | && context->res_ctx.pipe_ctx[i].stream) | |
f42ea55b | 1701 | hws->funcs.blank_pixel_data(dc, &context->res_ctx.pipe_ctx[i], true); |
b6e881c9 | 1702 | |
d4930b7a | 1703 | |
b6e881c9 DL |
1704 | /* Disconnect mpcc */ |
1705 | for (i = 0; i < dc->res_pool->pipe_count; i++) | |
1706 | if (context->res_ctx.pipe_ctx[i].update_flags.bits.disable | |
1707 | || context->res_ctx.pipe_ctx[i].update_flags.bits.opp_changed) { | |
ba5a5371 NK |
1708 | #if defined(CONFIG_DRM_AMD_DC_DCN3_1) |
1709 | struct hubbub *hubbub = dc->res_pool->hubbub; | |
1710 | ||
1711 | if (hubbub->funcs->program_det_size && context->res_ctx.pipe_ctx[i].update_flags.bits.disable) | |
1712 | hubbub->funcs->program_det_size(hubbub, dc->current_state->res_ctx.pipe_ctx[i].plane_res.hubp->inst, 0); | |
1713 | #endif | |
f42ea55b | 1714 | hws->funcs.plane_atomic_disconnect(dc, &dc->current_state->res_ctx.pipe_ctx[i]); |
b6e881c9 | 1715 | DC_LOG_DC("Reset mpcc for pipe %d\n", dc->current_state->res_ctx.pipe_ctx[i].pipe_idx); |
7ed4e635 HW |
1716 | } |
1717 | ||
b6e881c9 DL |
1718 | /* |
1719 | * Program all updated pipes, order matters for mpcc setup. Start with | |
1720 | * top pipe and program all pipes that follow in order | |
1721 | */ | |
1722 | for (i = 0; i < dc->res_pool->pipe_count; i++) { | |
1723 | struct pipe_ctx *pipe = &context->res_ctx.pipe_ctx[i]; | |
7ed4e635 | 1724 | |
b6e881c9 DL |
1725 | if (pipe->plane_state && !pipe->top_pipe) { |
1726 | while (pipe) { | |
7f63d8a1 PH |
1727 | if (hws->funcs.program_pipe) |
1728 | hws->funcs.program_pipe(dc, pipe, context); | |
1729 | else | |
1730 | dcn20_program_pipe(dc, pipe, context); | |
1731 | ||
b6e881c9 DL |
1732 | pipe = pipe->bottom_pipe; |
1733 | } | |
1734 | /* Program secondary blending tree and writeback pipes */ | |
1735 | pipe = &context->res_ctx.pipe_ctx[i]; | |
1736 | if (!pipe->prev_odm_pipe && pipe->stream->num_wb_info > 0 | |
1737 | && (pipe->update_flags.raw || pipe->plane_state->update_flags.raw || pipe->stream->update_flags.raw) | |
f42ea55b AK |
1738 | && hws->funcs.program_all_writeback_pipes_in_tree) |
1739 | hws->funcs.program_all_writeback_pipes_in_tree(dc, pipe->stream, context); | |
b6e881c9 DL |
1740 | } |
1741 | } | |
bbf5f6c3 AK |
1742 | } |
1743 | ||
1744 | void dcn20_post_unlock_program_front_end( | |
1745 | struct dc *dc, | |
1746 | struct dc_state *context) | |
1747 | { | |
1748 | int i; | |
1749 | const unsigned int TIMEOUT_FOR_PIPE_ENABLE_MS = 100; | |
d9758768 | 1750 | struct dce_hwseq *hwseq = dc->hwseq; |
bbf5f6c3 AK |
1751 | |
1752 | DC_LOGGER_INIT(dc->ctx->logger); | |
b6e881c9 DL |
1753 | |
1754 | for (i = 0; i < dc->res_pool->pipe_count; i++) | |
1755 | if (context->res_ctx.pipe_ctx[i].update_flags.bits.disable) | |
1756 | dc->hwss.disable_plane(dc, &dc->current_state->res_ctx.pipe_ctx[i]); | |
986936d1 JL |
1757 | |
1758 | /* | |
1759 | * If we are enabling a pipe, we need to wait for pending clear as this is a critical | |
1760 | * part of the enable operation otherwise, DM may request an immediate flip which | |
1761 | * will cause HW to perform an "immediate enable" (as opposed to "vsync enable") which | |
1762 | * is unsupported on DCN. | |
1763 | */ | |
b6e881c9 DL |
1764 | for (i = 0; i < dc->res_pool->pipe_count; i++) { |
1765 | struct pipe_ctx *pipe = &context->res_ctx.pipe_ctx[i]; | |
1766 | ||
1767 | if (pipe->plane_state && !pipe->top_pipe && pipe->update_flags.bits.enable) { | |
1768 | struct hubp *hubp = pipe->plane_res.hubp; | |
1769 | int j = 0; | |
1770 | ||
38259bac | 1771 | for (j = 0; j < TIMEOUT_FOR_PIPE_ENABLE_MS*1000 |
b6e881c9 | 1772 | && hubp->funcs->hubp_is_flip_pending(hubp); j++) |
38259bac | 1773 | mdelay(1); |
986936d1 JL |
1774 | } |
1775 | } | |
f93e29f0 | 1776 | |
d209124d BL |
1777 | for (i = 0; i < dc->res_pool->pipe_count; i++) { |
1778 | struct pipe_ctx *pipe = &context->res_ctx.pipe_ctx[i]; | |
0b7421f0 | 1779 | struct pipe_ctx *mpcc_pipe; |
d209124d BL |
1780 | |
1781 | if (pipe->vtp_locked) { | |
0b7421f0 AP |
1782 | dc->hwseq->funcs.wait_for_blank_complete(pipe->stream_res.opp); |
1783 | pipe->plane_res.hubp->funcs->set_blank(pipe->plane_res.hubp, true); | |
d209124d | 1784 | pipe->vtp_locked = false; |
0b7421f0 AP |
1785 | |
1786 | for (mpcc_pipe = pipe->bottom_pipe; mpcc_pipe; mpcc_pipe = mpcc_pipe->bottom_pipe) | |
1787 | mpcc_pipe->plane_res.hubp->funcs->set_blank(mpcc_pipe->plane_res.hubp, true); | |
1788 | ||
1789 | for (i = 0; i < dc->res_pool->pipe_count; i++) | |
1790 | if (context->res_ctx.pipe_ctx[i].update_flags.bits.disable) | |
1791 | dc->hwss.disable_plane(dc, &dc->current_state->res_ctx.pipe_ctx[i]); | |
d209124d BL |
1792 | } |
1793 | } | |
f93e29f0 | 1794 | /* WA to apply WM setting*/ |
d9758768 | 1795 | if (hwseq->wa.DEGVIDCN21) |
f93e29f0 | 1796 | dc->res_pool->hubbub->funcs->apply_DEDCN21_147_wa(dc->res_pool->hubbub); |
d9758768 GS |
1797 | |
1798 | ||
1799 | /* WA for stutter underflow during MPO transitions when adding 2nd plane */ | |
1800 | if (hwseq->wa.disallow_self_refresh_during_multi_plane_transition) { | |
1801 | ||
1802 | if (dc->current_state->stream_status[0].plane_count == 1 && | |
1803 | context->stream_status[0].plane_count > 1) { | |
1804 | ||
1805 | struct timing_generator *tg = dc->res_pool->timing_generators[0]; | |
1806 | ||
1807 | dc->res_pool->hubbub->funcs->allow_self_refresh_control(dc->res_pool->hubbub, false); | |
1808 | ||
1809 | hwseq->wa_state.disallow_self_refresh_during_multi_plane_transition_applied = true; | |
1810 | hwseq->wa_state.disallow_self_refresh_during_multi_plane_transition_applied_on_frame = tg->funcs->get_frame_count(tg); | |
1811 | } | |
1812 | } | |
7ed4e635 HW |
1813 | } |
1814 | ||
7ed4e635 HW |
1815 | void dcn20_prepare_bandwidth( |
1816 | struct dc *dc, | |
1817 | struct dc_state *context) | |
1818 | { | |
1819 | struct hubbub *hubbub = dc->res_pool->hubbub; | |
1820 | ||
057fc695 JL |
1821 | dc->clk_mgr->funcs->update_clocks( |
1822 | dc->clk_mgr, | |
1823 | context, | |
1824 | false); | |
1825 | ||
7ed4e635 | 1826 | /* program dchubbub watermarks */ |
89e94bc5 | 1827 | dc->wm_optimized_required = hubbub->funcs->program_watermarks(hubbub, |
7ed4e635 HW |
1828 | &context->bw_ctx.bw.dcn.watermarks, |
1829 | dc->res_pool->ref_clocks.dchub_ref_clock_inKhz / 1000, | |
1830 | false); | |
ba5a5371 NK |
1831 | #if defined(CONFIG_DRM_AMD_DC_DCN3_1) |
1832 | /* decrease compbuf size */ | |
1833 | if (hubbub->funcs->program_compbuf_size) | |
1834 | hubbub->funcs->program_compbuf_size(hubbub, context->bw_ctx.bw.dcn.compbuf_size_kb, false); | |
1835 | #endif | |
7ed4e635 HW |
1836 | } |
1837 | ||
1838 | void dcn20_optimize_bandwidth( | |
1839 | struct dc *dc, | |
1840 | struct dc_state *context) | |
1841 | { | |
1842 | struct hubbub *hubbub = dc->res_pool->hubbub; | |
1843 | ||
4c631826 YS |
1844 | /* program dchubbub watermarks */ |
1845 | hubbub->funcs->program_watermarks(hubbub, | |
1846 | &context->bw_ctx.bw.dcn.watermarks, | |
1847 | dc->res_pool->ref_clocks.dchub_ref_clock_inKhz / 1000, | |
1848 | true); | |
7ed4e635 | 1849 | |
4c631826 YS |
1850 | dc->clk_mgr->funcs->update_clocks( |
1851 | dc->clk_mgr, | |
1852 | context, | |
1853 | true); | |
ba5a5371 NK |
1854 | #if defined(CONFIG_DRM_AMD_DC_DCN3_1) |
1855 | /* increase compbuf size */ | |
1856 | if (hubbub->funcs->program_compbuf_size) | |
1857 | hubbub->funcs->program_compbuf_size(hubbub, context->bw_ctx.bw.dcn.compbuf_size_kb, true); | |
1858 | #endif | |
7ed4e635 HW |
1859 | } |
1860 | ||
1861 | bool dcn20_update_bandwidth( | |
1862 | struct dc *dc, | |
1863 | struct dc_state *context) | |
1864 | { | |
1865 | int i; | |
f42ea55b | 1866 | struct dce_hwseq *hws = dc->hwseq; |
7ed4e635 HW |
1867 | |
1868 | /* recalculate DML parameters */ | |
254eb07c | 1869 | if (!dc->res_pool->funcs->validate_bandwidth(dc, context, false)) |
7ed4e635 | 1870 | return false; |
7ed4e635 HW |
1871 | |
1872 | /* apply updated bandwidth parameters */ | |
1873 | dc->hwss.prepare_bandwidth(dc, context); | |
1874 | ||
1875 | /* update hubp configs for all pipes */ | |
1876 | for (i = 0; i < dc->res_pool->pipe_count; i++) { | |
1877 | struct pipe_ctx *pipe_ctx = &context->res_ctx.pipe_ctx[i]; | |
1878 | ||
1879 | if (pipe_ctx->plane_state == NULL) | |
1880 | continue; | |
1881 | ||
1882 | if (pipe_ctx->top_pipe == NULL) { | |
1883 | bool blank = !is_pipe_tree_visible(pipe_ctx); | |
1884 | ||
1885 | pipe_ctx->stream_res.tg->funcs->program_global_sync( | |
1886 | pipe_ctx->stream_res.tg, | |
1887 | pipe_ctx->pipe_dlg_param.vready_offset, | |
1888 | pipe_ctx->pipe_dlg_param.vstartup_start, | |
1889 | pipe_ctx->pipe_dlg_param.vupdate_offset, | |
1890 | pipe_ctx->pipe_dlg_param.vupdate_width); | |
1891 | ||
3972c350 | 1892 | pipe_ctx->stream_res.tg->funcs->set_vtg_params( |
5200c401 | 1893 | pipe_ctx->stream_res.tg, &pipe_ctx->stream->timing, false); |
1caba4e8 | 1894 | |
b1f6d01c | 1895 | if (pipe_ctx->prev_odm_pipe == NULL) |
f42ea55b | 1896 | hws->funcs.blank_pixel_data(dc, pipe_ctx, blank); |
1caba4e8 | 1897 | |
f42ea55b AK |
1898 | if (hws->funcs.setup_vupdate_interrupt) |
1899 | hws->funcs.setup_vupdate_interrupt(dc, pipe_ctx); | |
7ed4e635 HW |
1900 | } |
1901 | ||
1902 | pipe_ctx->plane_res.hubp->funcs->hubp_setup( | |
1903 | pipe_ctx->plane_res.hubp, | |
1904 | &pipe_ctx->dlg_regs, | |
1905 | &pipe_ctx->ttu_regs, | |
1906 | &pipe_ctx->rq_regs, | |
1907 | &pipe_ctx->pipe_dlg_param); | |
1908 | } | |
1909 | ||
1910 | return true; | |
1911 | } | |
1912 | ||
78c77382 | 1913 | void dcn20_enable_writeback( |
7ed4e635 | 1914 | struct dc *dc, |
edb922b0 JP |
1915 | struct dc_writeback_info *wb_info, |
1916 | struct dc_state *context) | |
7ed4e635 HW |
1917 | { |
1918 | struct dwbc *dwb; | |
1919 | struct mcif_wb *mcif_wb; | |
1920 | struct timing_generator *optc; | |
1921 | ||
1922 | ASSERT(wb_info->dwb_pipe_inst < MAX_DWB_PIPES); | |
1923 | ASSERT(wb_info->wb_enabled); | |
1924 | dwb = dc->res_pool->dwbc[wb_info->dwb_pipe_inst]; | |
1925 | mcif_wb = dc->res_pool->mcif_wb[wb_info->dwb_pipe_inst]; | |
1926 | ||
1927 | /* set the OPTC source mux */ | |
6a652f6d | 1928 | optc = dc->res_pool->timing_generators[dwb->otg_inst]; |
7ed4e635 HW |
1929 | optc->funcs->set_dwb_source(optc, wb_info->dwb_pipe_inst); |
1930 | /* set MCIF_WB buffer and arbitration configuration */ | |
1931 | mcif_wb->funcs->config_mcif_buf(mcif_wb, &wb_info->mcif_buf_params, wb_info->dwb_params.dest_height); | |
edb922b0 | 1932 | mcif_wb->funcs->config_mcif_arb(mcif_wb, &context->bw_ctx.bw.dcn.bw_writeback.mcif_wb_arb[wb_info->dwb_pipe_inst]); |
7ed4e635 HW |
1933 | /* Enable MCIF_WB */ |
1934 | mcif_wb->funcs->enable_mcif(mcif_wb); | |
1935 | /* Enable DWB */ | |
1936 | dwb->funcs->enable(dwb, &wb_info->dwb_params); | |
1937 | /* TODO: add sequence to enable/disable warmup */ | |
1938 | } | |
1939 | ||
1940 | void dcn20_disable_writeback( | |
1941 | struct dc *dc, | |
1942 | unsigned int dwb_pipe_inst) | |
1943 | { | |
1944 | struct dwbc *dwb; | |
1945 | struct mcif_wb *mcif_wb; | |
1946 | ||
1947 | ASSERT(dwb_pipe_inst < MAX_DWB_PIPES); | |
1948 | dwb = dc->res_pool->dwbc[dwb_pipe_inst]; | |
1949 | mcif_wb = dc->res_pool->mcif_wb[dwb_pipe_inst]; | |
1950 | ||
1951 | dwb->funcs->disable(dwb); | |
1952 | mcif_wb->funcs->disable_mcif(mcif_wb); | |
1953 | } | |
1954 | ||
78c77382 | 1955 | bool dcn20_wait_for_blank_complete( |
7ed4e635 HW |
1956 | struct output_pixel_processor *opp) |
1957 | { | |
1958 | int counter; | |
1959 | ||
1960 | for (counter = 0; counter < 1000; counter++) { | |
1961 | if (opp->funcs->dpg_is_blanked(opp)) | |
1962 | break; | |
1963 | ||
1964 | udelay(100); | |
1965 | } | |
1966 | ||
1967 | if (counter == 1000) { | |
1968 | dm_error("DC: failed to blank crtc!\n"); | |
1969 | return false; | |
1970 | } | |
1971 | ||
1972 | return true; | |
1973 | } | |
1974 | ||
1975 | bool dcn20_dmdata_status_done(struct pipe_ctx *pipe_ctx) | |
1976 | { | |
1977 | struct hubp *hubp = pipe_ctx->plane_res.hubp; | |
1978 | ||
1979 | if (!hubp) | |
1980 | return false; | |
1981 | return hubp->funcs->dmdata_status_done(hubp); | |
1982 | } | |
1983 | ||
78c77382 | 1984 | void dcn20_disable_stream_gating(struct dc *dc, struct pipe_ctx *pipe_ctx) |
7ed4e635 | 1985 | { |
97bda032 | 1986 | struct dce_hwseq *hws = dc->hwseq; |
97bda032 HW |
1987 | |
1988 | if (pipe_ctx->stream_res.dsc) { | |
b1f6d01c DL |
1989 | struct pipe_ctx *odm_pipe = pipe_ctx->next_odm_pipe; |
1990 | ||
20cc44c9 | 1991 | hws->funcs.dsc_pg_control(hws, pipe_ctx->stream_res.dsc->inst, true); |
b1f6d01c | 1992 | while (odm_pipe) { |
20cc44c9 | 1993 | hws->funcs.dsc_pg_control(hws, odm_pipe->stream_res.dsc->inst, true); |
b1f6d01c DL |
1994 | odm_pipe = odm_pipe->next_odm_pipe; |
1995 | } | |
97bda032 | 1996 | } |
7ed4e635 HW |
1997 | } |
1998 | ||
78c77382 | 1999 | void dcn20_enable_stream_gating(struct dc *dc, struct pipe_ctx *pipe_ctx) |
7ed4e635 | 2000 | { |
97bda032 | 2001 | struct dce_hwseq *hws = dc->hwseq; |
97bda032 HW |
2002 | |
2003 | if (pipe_ctx->stream_res.dsc) { | |
b1f6d01c DL |
2004 | struct pipe_ctx *odm_pipe = pipe_ctx->next_odm_pipe; |
2005 | ||
20cc44c9 | 2006 | hws->funcs.dsc_pg_control(hws, pipe_ctx->stream_res.dsc->inst, false); |
b1f6d01c | 2007 | while (odm_pipe) { |
20cc44c9 | 2008 | hws->funcs.dsc_pg_control(hws, odm_pipe->stream_res.dsc->inst, false); |
b1f6d01c DL |
2009 | odm_pipe = odm_pipe->next_odm_pipe; |
2010 | } | |
97bda032 | 2011 | } |
7ed4e635 HW |
2012 | } |
2013 | ||
2014 | void dcn20_set_dmdata_attributes(struct pipe_ctx *pipe_ctx) | |
2015 | { | |
2016 | struct dc_dmdata_attributes attr = { 0 }; | |
2017 | struct hubp *hubp = pipe_ctx->plane_res.hubp; | |
2018 | ||
2019 | attr.dmdata_mode = DMDATA_HW_MODE; | |
2020 | attr.dmdata_size = | |
2021 | dc_is_hdmi_signal(pipe_ctx->stream->signal) ? 32 : 36; | |
2022 | attr.address.quad_part = | |
2023 | pipe_ctx->stream->dmdata_address.quad_part; | |
2024 | attr.dmdata_dl_delta = 0; | |
2025 | attr.dmdata_qos_mode = 0; | |
2026 | attr.dmdata_qos_level = 0; | |
2027 | attr.dmdata_repeat = 1; /* always repeat */ | |
2028 | attr.dmdata_updated = 1; | |
2029 | attr.dmdata_sw_data = NULL; | |
2030 | ||
2031 | hubp->funcs->dmdata_set_attributes(hubp, &attr); | |
2032 | } | |
2033 | ||
78c77382 | 2034 | void dcn20_init_vm_ctx( |
bda9afda DL |
2035 | struct dce_hwseq *hws, |
2036 | struct dc *dc, | |
2037 | struct dc_virtual_addr_space_config *va_config, | |
2038 | int vmid) | |
7ed4e635 | 2039 | { |
bda9afda DL |
2040 | struct dcn_hubbub_virt_addr_config config; |
2041 | ||
2042 | if (vmid == 0) { | |
2043 | ASSERT(0); /* VMID cannot be 0 for vm context */ | |
2044 | return; | |
2045 | } | |
2046 | ||
2047 | config.page_table_start_addr = va_config->page_table_start_addr; | |
2048 | config.page_table_end_addr = va_config->page_table_end_addr; | |
2049 | config.page_table_block_size = va_config->page_table_block_size_in_bytes; | |
2050 | config.page_table_depth = va_config->page_table_depth; | |
2051 | config.page_table_base_addr = va_config->page_table_base_addr; | |
2052 | ||
2053 | dc->res_pool->hubbub->funcs->init_vm_ctx(dc->res_pool->hubbub, &config, vmid); | |
2054 | } | |
2055 | ||
78c77382 | 2056 | int dcn20_init_sys_ctx(struct dce_hwseq *hws, struct dc *dc, struct dc_phy_addr_space_config *pa_config) |
bda9afda DL |
2057 | { |
2058 | struct dcn_hubbub_phys_addr_config config; | |
2059 | ||
2060 | config.system_aperture.fb_top = pa_config->system_aperture.fb_top; | |
2061 | config.system_aperture.fb_offset = pa_config->system_aperture.fb_offset; | |
2062 | config.system_aperture.fb_base = pa_config->system_aperture.fb_base; | |
2063 | config.system_aperture.agp_top = pa_config->system_aperture.agp_top; | |
2064 | config.system_aperture.agp_bot = pa_config->system_aperture.agp_bot; | |
2065 | config.system_aperture.agp_base = pa_config->system_aperture.agp_base; | |
2066 | config.gart_config.page_table_start_addr = pa_config->gart_config.page_table_start_addr; | |
2067 | config.gart_config.page_table_end_addr = pa_config->gart_config.page_table_end_addr; | |
2068 | config.gart_config.page_table_base_addr = pa_config->gart_config.page_table_base_addr; | |
ee80de54 | 2069 | config.page_table_default_page_addr = pa_config->page_table_default_page_addr; |
bda9afda DL |
2070 | |
2071 | return dc->res_pool->hubbub->funcs->init_dchub_sys_ctx(dc->res_pool->hubbub, &config); | |
7ed4e635 HW |
2072 | } |
2073 | ||
2074 | static bool patch_address_for_sbs_tb_stereo( | |
2075 | struct pipe_ctx *pipe_ctx, PHYSICAL_ADDRESS_LOC *addr) | |
2076 | { | |
2077 | struct dc_plane_state *plane_state = pipe_ctx->plane_state; | |
2078 | bool sec_split = pipe_ctx->top_pipe && | |
2079 | pipe_ctx->top_pipe->plane_state == pipe_ctx->plane_state; | |
2080 | if (sec_split && plane_state->address.type == PLN_ADDR_TYPE_GRPH_STEREO && | |
2081 | (pipe_ctx->stream->timing.timing_3d_format == | |
2082 | TIMING_3D_FORMAT_SIDE_BY_SIDE || | |
2083 | pipe_ctx->stream->timing.timing_3d_format == | |
2084 | TIMING_3D_FORMAT_TOP_AND_BOTTOM)) { | |
2085 | *addr = plane_state->address.grph_stereo.left_addr; | |
2086 | plane_state->address.grph_stereo.left_addr = | |
2087 | plane_state->address.grph_stereo.right_addr; | |
2088 | return true; | |
2089 | } | |
2090 | ||
2091 | if (pipe_ctx->stream->view_format != VIEW_3D_FORMAT_NONE && | |
2092 | plane_state->address.type != PLN_ADDR_TYPE_GRPH_STEREO) { | |
2093 | plane_state->address.type = PLN_ADDR_TYPE_GRPH_STEREO; | |
2094 | plane_state->address.grph_stereo.right_addr = | |
2095 | plane_state->address.grph_stereo.left_addr; | |
480c5b8f AL |
2096 | plane_state->address.grph_stereo.right_meta_addr = |
2097 | plane_state->address.grph_stereo.left_meta_addr; | |
7ed4e635 HW |
2098 | } |
2099 | return false; | |
2100 | } | |
2101 | ||
78c77382 | 2102 | void dcn20_update_plane_addr(const struct dc *dc, struct pipe_ctx *pipe_ctx) |
7ed4e635 HW |
2103 | { |
2104 | bool addr_patched = false; | |
2105 | PHYSICAL_ADDRESS_LOC addr; | |
2106 | struct dc_plane_state *plane_state = pipe_ctx->plane_state; | |
7ed4e635 HW |
2107 | |
2108 | if (plane_state == NULL) | |
2109 | return; | |
2110 | ||
2111 | addr_patched = patch_address_for_sbs_tb_stereo(pipe_ctx, &addr); | |
2112 | ||
bda9afda DL |
2113 | // Call Helper to track VMID use |
2114 | vm_helper_mark_vmid_used(dc->vm_helper, plane_state->address.vmid, pipe_ctx->plane_res.hubp->inst); | |
7ed4e635 HW |
2115 | |
2116 | pipe_ctx->plane_res.hubp->funcs->hubp_program_surface_flip_and_addr( | |
2117 | pipe_ctx->plane_res.hubp, | |
2118 | &plane_state->address, | |
bda9afda | 2119 | plane_state->flip_immediate); |
7ed4e635 HW |
2120 | |
2121 | plane_state->status.requested_address = plane_state->address; | |
2122 | ||
2123 | if (plane_state->flip_immediate) | |
2124 | plane_state->status.current_address = plane_state->address; | |
2125 | ||
2126 | if (addr_patched) | |
2127 | pipe_ctx->plane_state->address.grph_stereo.left_addr = addr; | |
2128 | } | |
2129 | ||
2130 | void dcn20_unblank_stream(struct pipe_ctx *pipe_ctx, | |
2131 | struct dc_link_settings *link_settings) | |
2132 | { | |
2133 | struct encoder_unblank_param params = { { 0 } }; | |
2134 | struct dc_stream_state *stream = pipe_ctx->stream; | |
2135 | struct dc_link *link = stream->link; | |
f42ea55b | 2136 | struct dce_hwseq *hws = link->dc->hwseq; |
b1f6d01c | 2137 | struct pipe_ctx *odm_pipe; |
7ed4e635 | 2138 | |
b1f6d01c DL |
2139 | params.opp_cnt = 1; |
2140 | for (odm_pipe = pipe_ctx->next_odm_pipe; odm_pipe; odm_pipe = odm_pipe->next_odm_pipe) { | |
2141 | params.opp_cnt++; | |
2142 | } | |
7ed4e635 HW |
2143 | /* only 3 items below are used by unblank */ |
2144 | params.timing = pipe_ctx->stream->timing; | |
2145 | ||
2146 | params.link_settings.link_rate = link_settings->link_rate; | |
2147 | ||
2148 | if (dc_is_dp_signal(pipe_ctx->stream->signal)) { | |
78c77382 | 2149 | if (optc2_is_two_pixels_per_containter(&stream->timing) || params.opp_cnt > 1) |
7ed4e635 HW |
2150 | params.timing.pix_clk_100hz /= 2; |
2151 | pipe_ctx->stream_res.stream_enc->funcs->dp_set_odm_combine( | |
1f332460 | 2152 | pipe_ctx->stream_res.stream_enc, params.opp_cnt > 1); |
7ed4e635 HW |
2153 | pipe_ctx->stream_res.stream_enc->funcs->dp_unblank(pipe_ctx->stream_res.stream_enc, ¶ms); |
2154 | } | |
2155 | ||
2156 | if (link->local_sink && link->local_sink->sink_signal == SIGNAL_TYPE_EDP) { | |
f42ea55b | 2157 | hws->funcs.edp_backlight_control(link, true); |
7ed4e635 HW |
2158 | } |
2159 | } | |
2160 | ||
78c77382 | 2161 | void dcn20_setup_vupdate_interrupt(struct dc *dc, struct pipe_ctx *pipe_ctx) |
7ed4e635 HW |
2162 | { |
2163 | struct timing_generator *tg = pipe_ctx->stream_res.tg; | |
78c77382 | 2164 | int start_line = dc->hwss.get_vupdate_offset_from_vsync(pipe_ctx); |
7ed4e635 | 2165 | |
7fad39ca EB |
2166 | if (start_line < 0) |
2167 | start_line = 0; | |
7ed4e635 HW |
2168 | |
2169 | if (tg->funcs->setup_vertical_interrupt2) | |
2170 | tg->funcs->setup_vertical_interrupt2(tg, start_line); | |
2171 | } | |
2172 | ||
2173 | static void dcn20_reset_back_end_for_pipe( | |
2174 | struct dc *dc, | |
2175 | struct pipe_ctx *pipe_ctx, | |
2176 | struct dc_state *context) | |
2177 | { | |
2178 | int i; | |
efca0905 | 2179 | struct dc_link *link; |
7ed4e635 HW |
2180 | DC_LOGGER_INIT(dc->ctx->logger); |
2181 | if (pipe_ctx->stream_res.stream_enc == NULL) { | |
2182 | pipe_ctx->stream = NULL; | |
2183 | return; | |
2184 | } | |
2185 | ||
2186 | if (!IS_FPGA_MAXIMUS_DC(dc->ctx->dce_environment)) { | |
efca0905 PH |
2187 | link = pipe_ctx->stream->link; |
2188 | /* DPMS may already disable or */ | |
2189 | /* dpms_off status is incorrect due to fastboot | |
2190 | * feature. When system resume from S4 with second | |
2191 | * screen only, the dpms_off would be true but | |
2192 | * VBIOS lit up eDP, so check link status too. | |
2193 | */ | |
2194 | if (!pipe_ctx->stream->dpms_off || link->link_status.link_active) | |
57430404 SSC |
2195 | core_link_disable_stream(pipe_ctx); |
2196 | else if (pipe_ctx->stream_res.audio) | |
2197 | dc->hwss.disable_audio_stream(pipe_ctx); | |
2198 | ||
2199 | /* free acquired resources */ | |
2200 | if (pipe_ctx->stream_res.audio) { | |
2201 | /*disable az_endpoint*/ | |
2202 | pipe_ctx->stream_res.audio->funcs->az_disable(pipe_ctx->stream_res.audio); | |
2203 | ||
2204 | /*free audio*/ | |
2205 | if (dc->caps.dynamic_audio == true) { | |
2206 | /*we have to dynamic arbitrate the audio endpoints*/ | |
2207 | /*we free the resource, need reset is_audio_acquired*/ | |
2208 | update_audio_usage(&dc->current_state->res_ctx, dc->res_pool, | |
2209 | pipe_ctx->stream_res.audio, false); | |
2210 | pipe_ctx->stream_res.audio = NULL; | |
2211 | } | |
7ed4e635 | 2212 | } |
7ed4e635 | 2213 | } |
606b3551 | 2214 | else if (pipe_ctx->stream_res.dsc) { |
ec16ac6b | 2215 | dp_set_dsc_enable(pipe_ctx, false); |
606b3551 | 2216 | } |
7ed4e635 HW |
2217 | |
2218 | /* by upper caller loop, parent pipe: pipe0, will be reset last. | |
2219 | * back end share by all pipes and will be disable only when disable | |
2220 | * parent pipe. | |
2221 | */ | |
2222 | if (pipe_ctx->top_pipe == NULL) { | |
9edf202d | 2223 | |
3ba01817 | 2224 | dc->hwss.set_abm_immediate_disable(pipe_ctx); |
9edf202d | 2225 | |
7ed4e635 HW |
2226 | pipe_ctx->stream_res.tg->funcs->disable_crtc(pipe_ctx->stream_res.tg); |
2227 | ||
2228 | pipe_ctx->stream_res.tg->funcs->enable_optc_clock(pipe_ctx->stream_res.tg, false); | |
2229 | if (pipe_ctx->stream_res.tg->funcs->set_odm_bypass) | |
2230 | pipe_ctx->stream_res.tg->funcs->set_odm_bypass( | |
2231 | pipe_ctx->stream_res.tg, &pipe_ctx->stream->timing); | |
38df0701 WL |
2232 | |
2233 | if (pipe_ctx->stream_res.tg->funcs->set_drr) | |
2234 | pipe_ctx->stream_res.tg->funcs->set_drr( | |
2235 | pipe_ctx->stream_res.tg, NULL); | |
7ed4e635 HW |
2236 | } |
2237 | ||
2238 | for (i = 0; i < dc->res_pool->pipe_count; i++) | |
2239 | if (&dc->current_state->res_ctx.pipe_ctx[i] == pipe_ctx) | |
2240 | break; | |
2241 | ||
2242 | if (i == dc->res_pool->pipe_count) | |
2243 | return; | |
2244 | ||
2245 | pipe_ctx->stream = NULL; | |
2246 | DC_LOG_DEBUG("Reset back end for pipe %d, tg:%d\n", | |
2247 | pipe_ctx->pipe_idx, pipe_ctx->stream_res.tg->inst); | |
2248 | } | |
2249 | ||
78c77382 | 2250 | void dcn20_reset_hw_ctx_wrap( |
7ed4e635 HW |
2251 | struct dc *dc, |
2252 | struct dc_state *context) | |
2253 | { | |
2254 | int i; | |
f42ea55b | 2255 | struct dce_hwseq *hws = dc->hwseq; |
7ed4e635 HW |
2256 | |
2257 | /* Reset Back End*/ | |
2258 | for (i = dc->res_pool->pipe_count - 1; i >= 0 ; i--) { | |
2259 | struct pipe_ctx *pipe_ctx_old = | |
2260 | &dc->current_state->res_ctx.pipe_ctx[i]; | |
2261 | struct pipe_ctx *pipe_ctx = &context->res_ctx.pipe_ctx[i]; | |
2262 | ||
2263 | if (!pipe_ctx_old->stream) | |
2264 | continue; | |
2265 | ||
b1f6d01c | 2266 | if (pipe_ctx_old->top_pipe || pipe_ctx_old->prev_odm_pipe) |
7ed4e635 HW |
2267 | continue; |
2268 | ||
2269 | if (!pipe_ctx->stream || | |
2270 | pipe_need_reprogram(pipe_ctx_old, pipe_ctx)) { | |
2271 | struct clock_source *old_clk = pipe_ctx_old->clock_source; | |
2272 | ||
2273 | dcn20_reset_back_end_for_pipe(dc, pipe_ctx_old, dc->current_state); | |
f42ea55b AK |
2274 | if (hws->funcs.enable_stream_gating) |
2275 | hws->funcs.enable_stream_gating(dc, pipe_ctx); | |
7ed4e635 HW |
2276 | if (old_clk) |
2277 | old_clk->funcs->cs_power_down(old_clk); | |
2278 | } | |
2279 | } | |
2280 | } | |
2281 | ||
60df8441 | 2282 | void dcn20_update_visual_confirm_color(struct dc *dc, struct pipe_ctx *pipe_ctx, struct tg_color *color, int mpcc_id) |
123c53a9 | 2283 | { |
60df8441 | 2284 | struct mpc *mpc = dc->res_pool->mpc; |
123c53a9 | 2285 | |
60df8441 WW |
2286 | // input to MPCC is always RGB, by default leave black_color at 0 |
2287 | if (dc->debug.visual_confirm == VISUAL_CONFIRM_HDR) | |
2288 | get_hdr_visual_confirm_color(pipe_ctx, color); | |
2289 | else if (dc->debug.visual_confirm == VISUAL_CONFIRM_SURFACE) | |
2290 | get_surface_visual_confirm_color(pipe_ctx, color); | |
2291 | else if (dc->debug.visual_confirm == VISUAL_CONFIRM_MPCTREE) | |
2292 | get_mpctree_visual_confirm_color(pipe_ctx, color); | |
2293 | ||
2294 | if (mpc->funcs->set_bg_color) | |
2295 | mpc->funcs->set_bg_color(mpc, color, mpcc_id); | |
123c53a9 JL |
2296 | } |
2297 | ||
3ca40237 WW |
2298 | void dcn20_update_mpcc(struct dc *dc, struct pipe_ctx *pipe_ctx) |
2299 | { | |
7ed4e635 HW |
2300 | struct hubp *hubp = pipe_ctx->plane_res.hubp; |
2301 | struct mpcc_blnd_cfg blnd_cfg = { {0} }; | |
473e0ecb | 2302 | bool per_pixel_alpha = pipe_ctx->plane_state->per_pixel_alpha; |
7ed4e635 HW |
2303 | int mpcc_id; |
2304 | struct mpcc *new_mpcc; | |
2305 | struct mpc *mpc = dc->res_pool->mpc; | |
2306 | struct mpc_tree *mpc_tree_params = &(pipe_ctx->stream_res.opp->mpc_tree_params); | |
2307 | ||
7ed4e635 HW |
2308 | if (per_pixel_alpha) |
2309 | blnd_cfg.alpha_mode = MPCC_ALPHA_BLEND_MODE_PER_PIXEL_ALPHA; | |
2310 | else | |
2311 | blnd_cfg.alpha_mode = MPCC_ALPHA_BLEND_MODE_GLOBAL_ALPHA; | |
2312 | ||
2313 | blnd_cfg.overlap_only = false; | |
2314 | blnd_cfg.global_gain = 0xff; | |
2315 | ||
2316 | if (pipe_ctx->plane_state->global_alpha) | |
2317 | blnd_cfg.global_alpha = pipe_ctx->plane_state->global_alpha_value; | |
2318 | else | |
2319 | blnd_cfg.global_alpha = 0xff; | |
2320 | ||
2321 | blnd_cfg.background_color_bpc = 4; | |
2322 | blnd_cfg.bottom_gain_mode = 0; | |
2323 | blnd_cfg.top_gain = 0x1f000; | |
2324 | blnd_cfg.bottom_inside_gain = 0x1f000; | |
2325 | blnd_cfg.bottom_outside_gain = 0x1f000; | |
2326 | blnd_cfg.pre_multiplied_alpha = per_pixel_alpha; | |
d99f1387 BL |
2327 | if (pipe_ctx->plane_state->format |
2328 | == SURFACE_PIXEL_FORMAT_GRPH_RGBE_ALPHA) | |
2329 | blnd_cfg.pre_multiplied_alpha = false; | |
7ed4e635 HW |
2330 | |
2331 | /* | |
2332 | * TODO: remove hack | |
2333 | * Note: currently there is a bug in init_hw such that | |
2334 | * on resume from hibernate, BIOS sets up MPCC0, and | |
2335 | * we do mpcc_remove but the mpcc cannot go to idle | |
2336 | * after remove. This cause us to pick mpcc1 here, | |
2337 | * which causes a pstate hang for yet unknown reason. | |
2338 | */ | |
2339 | mpcc_id = hubp->inst; | |
2340 | ||
c97c8d77 | 2341 | /* If there is no full update, don't need to touch MPC tree*/ |
68c10ac9 AC |
2342 | if (!pipe_ctx->plane_state->update_flags.bits.full_update && |
2343 | !pipe_ctx->update_flags.bits.mpcc) { | |
c97c8d77 | 2344 | mpc->funcs->update_blending(mpc, &blnd_cfg, mpcc_id); |
60df8441 | 2345 | dc->hwss.update_visual_confirm_color(dc, pipe_ctx, &blnd_cfg.black_color, mpcc_id); |
c97c8d77 NK |
2346 | return; |
2347 | } | |
2348 | ||
7ed4e635 HW |
2349 | /* check if this MPCC is already being used */ |
2350 | new_mpcc = mpc->funcs->get_mpcc_for_dpp(mpc_tree_params, mpcc_id); | |
2351 | /* remove MPCC if being used */ | |
2352 | if (new_mpcc != NULL) | |
2353 | mpc->funcs->remove_mpcc(mpc, mpc_tree_params, new_mpcc); | |
2354 | else | |
2355 | if (dc->debug.sanity_checks) | |
2356 | mpc->funcs->assert_mpcc_idle_before_connect( | |
2357 | dc->res_pool->mpc, mpcc_id); | |
2358 | ||
2359 | /* Call MPC to insert new plane */ | |
2360 | new_mpcc = mpc->funcs->insert_plane(dc->res_pool->mpc, | |
2361 | mpc_tree_params, | |
2362 | &blnd_cfg, | |
2363 | NULL, | |
2364 | NULL, | |
2365 | hubp->inst, | |
2366 | mpcc_id); | |
60df8441 | 2367 | dc->hwss.update_visual_confirm_color(dc, pipe_ctx, &blnd_cfg.black_color, mpcc_id); |
7ed4e635 HW |
2368 | |
2369 | ASSERT(new_mpcc != NULL); | |
2370 | hubp->opp_id = pipe_ctx->stream_res.opp->inst; | |
2371 | hubp->mpcc_id = mpcc_id; | |
2372 | } | |
2373 | ||
78c77382 | 2374 | void dcn20_enable_stream(struct pipe_ctx *pipe_ctx) |
f591344e JP |
2375 | { |
2376 | enum dc_lane_count lane_count = | |
2377 | pipe_ctx->stream->link->cur_link_settings.lane_count; | |
2378 | ||
2379 | struct dc_crtc_timing *timing = &pipe_ctx->stream->timing; | |
2380 | struct dc_link *link = pipe_ctx->stream->link; | |
2381 | ||
2382 | uint32_t active_total_with_borders; | |
2383 | uint32_t early_control = 0; | |
2384 | struct timing_generator *tg = pipe_ctx->stream_res.tg; | |
2385 | ||
2386 | /* For MST, there are multiply stream go to only one link. | |
2387 | * connect DIG back_end to front_end while enable_stream and | |
2388 | * disconnect them during disable_stream | |
2389 | * BY this, it is logic clean to separate stream and link | |
2390 | */ | |
2391 | link->link_enc->funcs->connect_dig_be_to_fe(link->link_enc, | |
2392 | pipe_ctx->stream_res.stream_enc->id, true); | |
2393 | ||
ce10a0f3 CL |
2394 | if (pipe_ctx->plane_state && pipe_ctx->plane_state->flip_immediate != 1) { |
2395 | if (link->dc->hwss.program_dmdata_engine) | |
2396 | link->dc->hwss.program_dmdata_engine(pipe_ctx); | |
2397 | } | |
f591344e JP |
2398 | |
2399 | link->dc->hwss.update_info_frame(pipe_ctx); | |
2400 | ||
2401 | /* enable early control to avoid corruption on DP monitor*/ | |
2402 | active_total_with_borders = | |
2403 | timing->h_addressable | |
2404 | + timing->h_border_left | |
2405 | + timing->h_border_right; | |
2406 | ||
2407 | if (lane_count != 0) | |
2408 | early_control = active_total_with_borders % lane_count; | |
2409 | ||
2410 | if (early_control == 0) | |
2411 | early_control = lane_count; | |
2412 | ||
2413 | tg->funcs->set_early_control(tg, early_control); | |
2414 | ||
2415 | /* enable audio only within mode set */ | |
2416 | if (pipe_ctx->stream_res.audio != NULL) { | |
2417 | if (dc_is_dp_signal(pipe_ctx->stream->signal)) | |
2418 | pipe_ctx->stream_res.stream_enc->funcs->dp_audio_enable(pipe_ctx->stream_res.stream_enc); | |
2419 | } | |
2420 | } | |
2421 | ||
78c77382 | 2422 | void dcn20_program_dmdata_engine(struct pipe_ctx *pipe_ctx) |
f591344e JP |
2423 | { |
2424 | struct dc_stream_state *stream = pipe_ctx->stream; | |
2425 | struct hubp *hubp = pipe_ctx->plane_res.hubp; | |
2426 | bool enable = false; | |
2427 | struct stream_encoder *stream_enc = pipe_ctx->stream_res.stream_enc; | |
2428 | enum dynamic_metadata_mode mode = dc_is_dp_signal(stream->signal) | |
2429 | ? dmdata_dp | |
2430 | : dmdata_hdmi; | |
2431 | ||
2432 | /* if using dynamic meta, don't set up generic infopackets */ | |
2433 | if (pipe_ctx->stream->dmdata_address.quad_part != 0) { | |
2434 | pipe_ctx->stream_res.encoder_info_frame.hdrsmd.valid = false; | |
2435 | enable = true; | |
2436 | } | |
2437 | ||
2438 | if (!hubp) | |
2439 | return; | |
2440 | ||
2441 | if (!stream_enc || !stream_enc->funcs->set_dynamic_metadata) | |
2442 | return; | |
2443 | ||
2444 | stream_enc->funcs->set_dynamic_metadata(stream_enc, enable, | |
2445 | hubp->inst, mode); | |
2446 | } | |
2447 | ||
78c77382 | 2448 | void dcn20_fpga_init_hw(struct dc *dc) |
8a31820b ML |
2449 | { |
2450 | int i, j; | |
2451 | struct dce_hwseq *hws = dc->hwseq; | |
2452 | struct resource_pool *res_pool = dc->res_pool; | |
2453 | struct dc_state *context = dc->current_state; | |
2454 | ||
2455 | if (dc->clk_mgr && dc->clk_mgr->funcs->init_clocks) | |
2456 | dc->clk_mgr->funcs->init_clocks(dc->clk_mgr); | |
2457 | ||
2458 | // Initialize the dccg | |
2459 | if (res_pool->dccg->funcs->dccg_init) | |
2460 | res_pool->dccg->funcs->dccg_init(res_pool->dccg); | |
2461 | ||
2462 | //Enable ability to power gate / don't force power on permanently | |
f42ea55b | 2463 | hws->funcs.enable_power_gating_plane(hws, true); |
8a31820b ML |
2464 | |
2465 | // Specific to FPGA dccg and registers | |
2466 | REG_WRITE(RBBMIF_TIMEOUT_DIS, 0xFFFFFFFF); | |
2467 | REG_WRITE(RBBMIF_TIMEOUT_DIS_2, 0xFFFFFFFF); | |
2468 | ||
f42ea55b | 2469 | hws->funcs.dccg_init(hws); |
8a31820b ML |
2470 | |
2471 | REG_UPDATE(DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, 2); | |
2472 | REG_UPDATE(DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_ENABLE, 1); | |
3ebd17f5 DL |
2473 | if (REG(REFCLK_CNTL)) |
2474 | REG_WRITE(REFCLK_CNTL, 0); | |
8a31820b ML |
2475 | // |
2476 | ||
2477 | ||
2478 | /* Blank pixel data with OPP DPG */ | |
2479 | for (i = 0; i < dc->res_pool->timing_generator_count; i++) { | |
2480 | struct timing_generator *tg = dc->res_pool->timing_generators[i]; | |
2481 | ||
2482 | if (tg->funcs->is_tg_enabled(tg)) | |
2483 | dcn20_init_blank(dc, tg); | |
2484 | } | |
2485 | ||
2486 | for (i = 0; i < res_pool->timing_generator_count; i++) { | |
2487 | struct timing_generator *tg = dc->res_pool->timing_generators[i]; | |
2488 | ||
2489 | if (tg->funcs->is_tg_enabled(tg)) | |
2490 | tg->funcs->lock(tg); | |
2491 | } | |
2492 | ||
2493 | for (i = 0; i < dc->res_pool->pipe_count; i++) { | |
2494 | struct dpp *dpp = res_pool->dpps[i]; | |
2495 | ||
2496 | dpp->funcs->dpp_reset(dpp); | |
2497 | } | |
2498 | ||
2499 | /* Reset all MPCC muxes */ | |
2500 | res_pool->mpc->funcs->mpc_init(res_pool->mpc); | |
2501 | ||
2502 | /* initialize OPP mpc_tree parameter */ | |
2503 | for (i = 0; i < dc->res_pool->res_cap->num_opp; i++) { | |
2504 | res_pool->opps[i]->mpc_tree_params.opp_id = res_pool->opps[i]->inst; | |
2505 | res_pool->opps[i]->mpc_tree_params.opp_list = NULL; | |
2506 | for (j = 0; j < MAX_PIPES; j++) | |
2507 | res_pool->opps[i]->mpcc_disconnect_pending[j] = false; | |
2508 | } | |
2509 | ||
2510 | for (i = 0; i < dc->res_pool->pipe_count; i++) { | |
2511 | struct timing_generator *tg = dc->res_pool->timing_generators[i]; | |
2512 | struct pipe_ctx *pipe_ctx = &context->res_ctx.pipe_ctx[i]; | |
2513 | struct hubp *hubp = dc->res_pool->hubps[i]; | |
2514 | struct dpp *dpp = dc->res_pool->dpps[i]; | |
2515 | ||
2516 | pipe_ctx->stream_res.tg = tg; | |
2517 | pipe_ctx->pipe_idx = i; | |
2518 | ||
2519 | pipe_ctx->plane_res.hubp = hubp; | |
2520 | pipe_ctx->plane_res.dpp = dpp; | |
2521 | pipe_ctx->plane_res.mpcc_inst = dpp->inst; | |
2522 | hubp->mpcc_id = dpp->inst; | |
2523 | hubp->opp_id = OPP_ID_INVALID; | |
2524 | hubp->power_gated = false; | |
2525 | pipe_ctx->stream_res.opp = NULL; | |
2526 | ||
2527 | hubp->funcs->hubp_init(hubp); | |
2528 | ||
2529 | //dc->res_pool->opps[i]->mpc_tree_params.opp_id = dc->res_pool->opps[i]->inst; | |
2530 | //dc->res_pool->opps[i]->mpc_tree_params.opp_list = NULL; | |
2531 | dc->res_pool->opps[i]->mpcc_disconnect_pending[pipe_ctx->plane_res.mpcc_inst] = true; | |
2532 | pipe_ctx->stream_res.opp = dc->res_pool->opps[i]; | |
2533 | /*to do*/ | |
f42ea55b | 2534 | hws->funcs.plane_atomic_disconnect(dc, pipe_ctx); |
8a31820b ML |
2535 | } |
2536 | ||
2537 | /* initialize DWB pointer to MCIF_WB */ | |
2538 | for (i = 0; i < res_pool->res_cap->num_dwb; i++) | |
2539 | res_pool->dwbc[i]->mcif = res_pool->mcif_wb[i]; | |
2540 | ||
2541 | for (i = 0; i < dc->res_pool->timing_generator_count; i++) { | |
2542 | struct timing_generator *tg = dc->res_pool->timing_generators[i]; | |
2543 | ||
2544 | if (tg->funcs->is_tg_enabled(tg)) | |
2545 | tg->funcs->unlock(tg); | |
2546 | } | |
2547 | ||
2548 | for (i = 0; i < dc->res_pool->pipe_count; i++) { | |
2549 | struct pipe_ctx *pipe_ctx = &context->res_ctx.pipe_ctx[i]; | |
2550 | ||
2551 | dc->hwss.disable_plane(dc, pipe_ctx); | |
2552 | ||
2553 | pipe_ctx->stream_res.tg = NULL; | |
2554 | pipe_ctx->plane_res.hubp = NULL; | |
2555 | } | |
2556 | ||
2557 | for (i = 0; i < dc->res_pool->timing_generator_count; i++) { | |
2558 | struct timing_generator *tg = dc->res_pool->timing_generators[i]; | |
2559 | ||
2560 | tg->funcs->tg_init(tg); | |
2561 | } | |
ba5a5371 NK |
2562 | #if defined(CONFIG_DRM_AMD_DC_DCN3_1) |
2563 | if (dc->res_pool->hubbub->funcs->init_crb) | |
2564 | dc->res_pool->hubbub->funcs->init_crb(dc->res_pool->hubbub); | |
2565 | #endif | |
8a31820b | 2566 | } |
471c1dd9 RA |
2567 | #ifndef TRIM_FSFT |
2568 | bool dcn20_optimize_timing_for_fsft(struct dc *dc, | |
2569 | struct dc_crtc_timing *timing, | |
2570 | unsigned int max_input_rate_in_khz) | |
2571 | { | |
2572 | unsigned int old_v_front_porch; | |
2573 | unsigned int old_v_total; | |
2574 | unsigned int max_input_rate_in_100hz; | |
2575 | unsigned long long new_v_total; | |
2576 | ||
2577 | max_input_rate_in_100hz = max_input_rate_in_khz * 10; | |
2578 | if (max_input_rate_in_100hz < timing->pix_clk_100hz) | |
2579 | return false; | |
2580 | ||
2581 | old_v_total = timing->v_total; | |
2582 | old_v_front_porch = timing->v_front_porch; | |
2583 | ||
2584 | timing->fast_transport_output_rate_100hz = timing->pix_clk_100hz; | |
2585 | timing->pix_clk_100hz = max_input_rate_in_100hz; | |
2586 | ||
2587 | new_v_total = div_u64((unsigned long long)old_v_total * max_input_rate_in_100hz, timing->pix_clk_100hz); | |
2588 | ||
2589 | timing->v_total = new_v_total; | |
2590 | timing->v_front_porch = old_v_front_porch + (timing->v_total - old_v_total); | |
2591 | return true; | |
2592 | } | |
2593 | #endif | |
dbf5256b JA |
2594 | |
2595 | void dcn20_set_disp_pattern_generator(const struct dc *dc, | |
2596 | struct pipe_ctx *pipe_ctx, | |
2597 | enum controller_dp_test_pattern test_pattern, | |
2598 | enum controller_dp_color_space color_space, | |
2599 | enum dc_color_depth color_depth, | |
2600 | const struct tg_color *solid_color, | |
2601 | int width, int height, int offset) | |
2602 | { | |
2603 | pipe_ctx->stream_res.opp->funcs->opp_set_disp_pattern_generator(pipe_ctx->stream_res.opp, test_pattern, | |
2604 | color_space, color_depth, solid_color, width, height, offset); | |
a71e5529 | 2605 | } |