projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge tag 'probes-fixes-v6.16-rc6' of git://git.kernel.org/pub/scm/linux/kernel/git...
[linux-2.6-block.git] / drivers / gpu / drm / amd / amdgpu / mmhub_v2_0.c
CommitLineData
adc43c1b
HZ		 1/*
2 * Copyright 2019 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 */
23
24#include "amdgpu.h"
25#include "mmhub_v2_0.h"
26
27#include "mmhub/mmhub_2_0_0_offset.h"
28#include "mmhub/mmhub_2_0_0_sh_mask.h"
29#include "mmhub/mmhub_2_0_0_default.h"
30#include "navi10_enum.h"
31
f5e25a83 32#include "gc/gc_10_1_0_offset.h"
adc43c1b
HZ		 33#include "soc15_common.h"
34
ffffb96d
LG		 35#define mmDAGB0_CNTL_MISC2_Sienna_Cichlid 0x0070
36#define mmDAGB0_CNTL_MISC2_Sienna_Cichlid_BASE_IDX 0
37
11bc98bd
AD		 38static const char *mmhub_client_ids_navi1x[][2] = {
39 [3][0] = "DCEDMC",
40 [4][0] = "DCEVGA",
41 [5][0] = "MP0",
42 [6][0] = "MP1",
43 [13][0] = "VMC",
44 [14][0] = "HDP",
45 [15][0] = "OSS",
46 [16][0] = "VCNU",
47 [17][0] = "JPEG",
48 [18][0] = "VCN",
49 [3][1] = "DCEDMC",
50 [4][1] = "DCEXFC",
51 [5][1] = "DCEVGA",
52 [6][1] = "DCEDWB",
53 [7][1] = "MP0",
54 [8][1] = "MP1",
55 [9][1] = "DBGU1",
56 [10][1] = "DBGU0",
57 [11][1] = "XDP",
58 [14][1] = "HDP",
59 [15][1] = "OSS",
60 [16][1] = "VCNU",
61 [17][1] = "JPEG",
62 [18][1] = "VCN",
63};
64
65static const char *mmhub_client_ids_sienna_cichlid[][2] = {
66 [3][0] = "DCEDMC",
67 [4][0] = "DCEVGA",
68 [5][0] = "MP0",
69 [6][0] = "MP1",
70 [8][0] = "VMC",
71 [9][0] = "VCNU0",
72 [10][0] = "JPEG",
73 [12][0] = "VCNU1",
74 [13][0] = "VCN1",
75 [14][0] = "HDP",
76 [15][0] = "OSS",
77 [32+11][0] = "VCN0",
78 [0][1] = "DBGU0",
79 [1][1] = "DBGU1",
80 [2][1] = "DCEDWB",
81 [3][1] = "DCEDMC",
82 [4][1] = "DCEVGA",
83 [5][1] = "MP0",
84 [6][1] = "MP1",
85 [7][1] = "XDP",
86 [9][1] = "VCNU0",
87 [10][1] = "JPEG",
88 [11][1] = "VCN0",
89 [12][1] = "VCNU1",
90 [13][1] = "VCN1",
91 [14][1] = "HDP",
92 [15][1] = "OSS",
93};
94
77a3e251
AD		 95static const char *mmhub_client_ids_beige_goby[][2] = {
96 [3][0] = "DCEDMC",
97 [4][0] = "DCEVGA",
98 [5][0] = "MP0",
99 [6][0] = "MP1",
100 [8][0] = "VMC",
101 [9][0] = "VCNU0",
102 [11][0] = "VCN0",
103 [14][0] = "HDP",
104 [15][0] = "OSS",
105 [0][1] = "DBGU0",
106 [1][1] = "DBGU1",
107 [2][1] = "DCEDWB",
108 [3][1] = "DCEDMC",
109 [4][1] = "DCEVGA",
110 [5][1] = "MP0",
111 [6][1] = "MP1",
112 [7][1] = "XDP",
113 [9][1] = "VCNU0",
114 [11][1] = "VCN0",
115 [14][1] = "HDP",
116 [15][1] = "OSS",
117};
118
caa9f483
HR		 119static uint32_t mmhub_v2_0_get_invalidate_req(unsigned int vmid,
120 uint32_t flush_type)
121{
122 u32 req = 0;
123
124 /* invalidate using legacy mode on vmid*/
125 req = REG_SET_FIELD(req, MMVM_INVALIDATE_ENG0_REQ,
126 PER_VMID_INVALIDATE_REQ, 1 << vmid);
127 req = REG_SET_FIELD(req, MMVM_INVALIDATE_ENG0_REQ, FLUSH_TYPE, flush_type);
128 req = REG_SET_FIELD(req, MMVM_INVALIDATE_ENG0_REQ, INVALIDATE_L2_PTES, 1);
129 req = REG_SET_FIELD(req, MMVM_INVALIDATE_ENG0_REQ, INVALIDATE_L2_PDE0, 1);
130 req = REG_SET_FIELD(req, MMVM_INVALIDATE_ENG0_REQ, INVALIDATE_L2_PDE1, 1);
131 req = REG_SET_FIELD(req, MMVM_INVALIDATE_ENG0_REQ, INVALIDATE_L2_PDE2, 1);
132 req = REG_SET_FIELD(req, MMVM_INVALIDATE_ENG0_REQ, INVALIDATE_L1_PTES, 1);
133 req = REG_SET_FIELD(req, MMVM_INVALIDATE_ENG0_REQ,
134 CLEAR_PROTECTION_FAULT_STATUS_ADDR, 0);
135
136 return req;
137}
138
2577db91
HR		 139static void
140mmhub_v2_0_print_l2_protection_fault_status(struct amdgpu_device *adev,
141 uint32_t status)
142{
11bc98bd
AD		 143 uint32_t cid, rw;
144 const char *mmhub_cid = NULL;
145
146 cid = REG_GET_FIELD(status,
147 MMVM_L2_PROTECTION_FAULT_STATUS, CID);
148 rw = REG_GET_FIELD(status,
149 MMVM_L2_PROTECTION_FAULT_STATUS, RW);
150
2577db91
HR		 151 dev_err(adev->dev,
152 "MMVM_L2_PROTECTION_FAULT_STATUS:0x%08X\n",
153 status);
4e8303cf 154 switch (amdgpu_ip_version(adev, MMHUB_HWIP, 0)) {
ce2d99a8
AD		 155 case IP_VERSION(2, 0, 0):
156 case IP_VERSION(2, 0, 2):
11bc98bd
AD		 157 mmhub_cid = mmhub_client_ids_navi1x[cid][rw];
158 break;
ce2d99a8
AD		 159 case IP_VERSION(2, 1, 0):
160 case IP_VERSION(2, 1, 1):
11bc98bd
AD		 161 mmhub_cid = mmhub_client_ids_sienna_cichlid[cid][rw];
162 break;
ce2d99a8 163 case IP_VERSION(2, 1, 2):
77a3e251
AD		 164 mmhub_cid = mmhub_client_ids_beige_goby[cid][rw];
165 break;
11bc98bd
AD		 166 default:
167 mmhub_cid = NULL;
168 break;
169 }
170 dev_err(adev->dev, "\t Faulty UTCL2 client ID: %s (0x%x)\n",
171 mmhub_cid ? mmhub_cid : "unknown", cid);
2577db91
HR		 172 dev_err(adev->dev, "\t MORE_FAULTS: 0x%lx\n",
173 REG_GET_FIELD(status,
174 MMVM_L2_PROTECTION_FAULT_STATUS, MORE_FAULTS));
175 dev_err(adev->dev, "\t WALKER_ERROR: 0x%lx\n",
176 REG_GET_FIELD(status,
177 MMVM_L2_PROTECTION_FAULT_STATUS, WALKER_ERROR));
178 dev_err(adev->dev, "\t PERMISSION_FAULTS: 0x%lx\n",
179 REG_GET_FIELD(status,
180 MMVM_L2_PROTECTION_FAULT_STATUS, PERMISSION_FAULTS));
181 dev_err(adev->dev, "\t MAPPING_ERROR: 0x%lx\n",
182 REG_GET_FIELD(status,
183 MMVM_L2_PROTECTION_FAULT_STATUS, MAPPING_ERROR));
11bc98bd 184 dev_err(adev->dev, "\t RW: 0x%x\n", rw);
2577db91
HR		 185}
186
9fb1506e 187static void mmhub_v2_0_setup_vm_pt_regs(struct amdgpu_device *adev, uint32_t vmid,
e7956997 188 uint64_t page_table_base)
adc43c1b 189{
f4caf584 190 struct amdgpu_vmhub *hub = &adev->vmhub[AMDGPU_MMHUB0(0)];
adc43c1b 191
f5e25a83 192 WREG32_SOC15_OFFSET_RLC(MMHUB, 0, mmMMVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32,
ff225c03
HR		 193 hub->ctx_addr_distance * vmid,
194 lower_32_bits(page_table_base));
adc43c1b 195
f5e25a83 196 WREG32_SOC15_OFFSET_RLC(MMHUB, 0, mmMMVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32,
ff225c03
HR		 197 hub->ctx_addr_distance * vmid,
198 upper_32_bits(page_table_base));
adc43c1b
HZ		 199}
200
201static void mmhub_v2_0_init_gart_aperture_regs(struct amdgpu_device *adev)
202{
e7956997
YZ		 203 uint64_t pt_base = amdgpu_gmc_pd_addr(adev->gart.bo);
204
205 mmhub_v2_0_setup_vm_pt_regs(adev, 0, pt_base);
adc43c1b 206
f5e25a83 207 WREG32_SOC15_RLC(MMHUB, 0, mmMMVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32,
adc43c1b 208 (u32)(adev->gmc.gart_start >> 12));
f5e25a83 209 WREG32_SOC15_RLC(MMHUB, 0, mmMMVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32,
adc43c1b
HZ		 210 (u32)(adev->gmc.gart_start >> 44));
211
f5e25a83 212 WREG32_SOC15_RLC(MMHUB, 0, mmMMVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32,
adc43c1b 213 (u32)(adev->gmc.gart_end >> 12));
f5e25a83 214 WREG32_SOC15_RLC(MMHUB, 0, mmMMVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32,
adc43c1b
HZ		 215 (u32)(adev->gmc.gart_end >> 44));
216}
217
218static void mmhub_v2_0_init_system_aperture_regs(struct amdgpu_device *adev)
219{
220 uint64_t value;
221 uint32_t tmp;
222
8a43cf88 223 if (!amdgpu_sriov_vf(adev)) {
9f04eb7a
PJZ		 224 /* Program the AGP BAR */
225 WREG32_SOC15_RLC(MMHUB, 0, mmMMMC_VM_AGP_BASE, 0);
226 WREG32_SOC15_RLC(MMHUB, 0, mmMMMC_VM_AGP_BOT, adev->gmc.agp_start >> 24);
227 WREG32_SOC15_RLC(MMHUB, 0, mmMMMC_VM_AGP_TOP, adev->gmc.agp_end >> 24);
228
8a43cf88
TZ		 229 /* Program the system aperture low logical page number. */
230 WREG32_SOC15(MMHUB, 0, mmMMMC_VM_SYSTEM_APERTURE_LOW_ADDR,
99698b51 231 min(adev->gmc.fb_start, adev->gmc.agp_start) >> 18);
8a43cf88 232 WREG32_SOC15(MMHUB, 0, mmMMMC_VM_SYSTEM_APERTURE_HIGH_ADDR,
99698b51 233 max(adev->gmc.fb_end, adev->gmc.agp_end) >> 18);
8a43cf88 234 }
adc43c1b
HZ		 235
236 /* Set default page address. */
7ccfd79f 237 value = amdgpu_gmc_vram_mc2pa(adev, adev->mem_scratch.gpu_addr);
adc43c1b
HZ		 238 WREG32_SOC15(MMHUB, 0, mmMMMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB,
239 (u32)(value >> 12));
240 WREG32_SOC15(MMHUB, 0, mmMMMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB,
241 (u32)(value >> 44));
242
243 /* Program "protection fault". */
244 WREG32_SOC15(MMHUB, 0, mmMMVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32,
245 (u32)(adev->dummy_page_addr >> 12));
246 WREG32_SOC15(MMHUB, 0, mmMMVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32,
247 (u32)((u64)adev->dummy_page_addr >> 44));
248
249 tmp = RREG32_SOC15(MMHUB, 0, mmMMVM_L2_PROTECTION_FAULT_CNTL2);
250 tmp = REG_SET_FIELD(tmp, MMVM_L2_PROTECTION_FAULT_CNTL2,
251 ACTIVE_PAGE_MIGRATION_PTE_READ_RETRY, 1);
252 WREG32_SOC15(MMHUB, 0, mmMMVM_L2_PROTECTION_FAULT_CNTL2, tmp);
253}
254
255static void mmhub_v2_0_init_tlb_regs(struct amdgpu_device *adev)
256{
257 uint32_t tmp;
258
259 /* Setup TLB control */
260 tmp = RREG32_SOC15(MMHUB, 0, mmMMMC_VM_MX_L1_TLB_CNTL);
261
262 tmp = REG_SET_FIELD(tmp, MMMC_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB, 1);
263 tmp = REG_SET_FIELD(tmp, MMMC_VM_MX_L1_TLB_CNTL, SYSTEM_ACCESS_MODE, 3);
264 tmp = REG_SET_FIELD(tmp, MMMC_VM_MX_L1_TLB_CNTL,
265 ENABLE_ADVANCED_DRIVER_MODEL, 1);
266 tmp = REG_SET_FIELD(tmp, MMMC_VM_MX_L1_TLB_CNTL,
267 SYSTEM_APERTURE_UNMAPPED_ACCESS, 0);
adc43c1b
HZ		 268 tmp = REG_SET_FIELD(tmp, MMMC_VM_MX_L1_TLB_CNTL,
269 MTYPE, MTYPE_UC); /* UC, uncached */
270
271 WREG32_SOC15(MMHUB, 0, mmMMMC_VM_MX_L1_TLB_CNTL, tmp);
272}
273
274static void mmhub_v2_0_init_cache_regs(struct amdgpu_device *adev)
275{
276 uint32_t tmp;
277
1d447326
LC		 278 /* These registers are not accessible to VF-SRIOV.
279 * The PF will program them instead.
280 */
281 if (amdgpu_sriov_vf(adev))
282 return;
283
adc43c1b
HZ		 284 /* Setup L2 cache */
285 tmp = RREG32_SOC15(MMHUB, 0, mmMMVM_L2_CNTL);
286 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL, ENABLE_L2_CACHE, 1);
287 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL, ENABLE_L2_FRAGMENT_PROCESSING, 0);
3ebab625
JX		 288 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL,
289 ENABLE_DEFAULT_PAGE_OUT_TO_SYSTEM_MEMORY, 1);
adc43c1b
HZ		 290 /* XXX for emulation, Refer to closed source code.*/
291 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL, L2_PDE0_CACHE_TAG_GENERATION_MODE,
292 0);
8b7d6157 293 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL, PDE_FAULT_CLASSIFICATION, 0);
adc43c1b
HZ		 294 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL, CONTEXT1_IDENTITY_ACCESS_MODE, 1);
295 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL, IDENTITY_MODE_FRAGMENT_SIZE, 0);
296 WREG32_SOC15(MMHUB, 0, mmMMVM_L2_CNTL, tmp);
297
298 tmp = RREG32_SOC15(MMHUB, 0, mmMMVM_L2_CNTL2);
299 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL2, INVALIDATE_ALL_L1_TLBS, 1);
300 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL2, INVALIDATE_L2_CACHE, 1);
301 WREG32_SOC15(MMHUB, 0, mmMMVM_L2_CNTL2, tmp);
302
303 tmp = mmMMVM_L2_CNTL3_DEFAULT;
46203a50
AD		 304 if (adev->gmc.translate_further) {
305 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 12);
306 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3,
307 L2_CACHE_BIGK_FRAGMENT_SIZE, 9);
308 } else {
309 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 9);
310 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3,
311 L2_CACHE_BIGK_FRAGMENT_SIZE, 6);
312 }
adc43c1b
HZ		 313 WREG32_SOC15(MMHUB, 0, mmMMVM_L2_CNTL3, tmp);
314
315 tmp = mmMMVM_L2_CNTL4_DEFAULT;
316 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL4, VMC_TAP_PDE_REQUEST_PHYSICAL, 0);
317 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL4, VMC_TAP_PTE_REQUEST_PHYSICAL, 0);
318 WREG32_SOC15(MMHUB, 0, mmMMVM_L2_CNTL4, tmp);
ec683759
AD		 319
320 tmp = mmMMVM_L2_CNTL5_DEFAULT;
321 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL5, L2_CACHE_SMALLK_FRAGMENT_SIZE, 0);
347fafe0 322 WREG32_SOC15(MMHUB, 0, mmMMVM_L2_CNTL5, tmp);
adc43c1b
HZ		 323}
324
325static void mmhub_v2_0_enable_system_domain(struct amdgpu_device *adev)
326{
327 uint32_t tmp;
328
329 tmp = RREG32_SOC15(MMHUB, 0, mmMMVM_CONTEXT0_CNTL);
330 tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT0_CNTL, ENABLE_CONTEXT, 1);
331 tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT0_CNTL, PAGE_TABLE_DEPTH, 0);
7cae7061
FK		 332 tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT0_CNTL,
333 RETRY_PERMISSION_OR_INVALID_PAGE_FAULT, 0);
f5e25a83 334 WREG32_SOC15_RLC(MMHUB, 0, mmMMVM_CONTEXT0_CNTL, tmp);
adc43c1b
HZ		 335}
336
337static void mmhub_v2_0_disable_identity_aperture(struct amdgpu_device *adev)
338{
1d447326
LC		 339 /* These registers are not accessible to VF-SRIOV.
340 * The PF will program them instead.
341 */
342 if (amdgpu_sriov_vf(adev))
343 return;
344
adc43c1b
HZ		 345 WREG32_SOC15(MMHUB, 0,
346 mmMMVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32,
347 0xFFFFFFFF);
348 WREG32_SOC15(MMHUB, 0,
349 mmMMVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32,
350 0x0000000F);
351
352 WREG32_SOC15(MMHUB, 0,
353 mmMMVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32, 0);
354 WREG32_SOC15(MMHUB, 0,
355 mmMMVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32, 0);
356
357 WREG32_SOC15(MMHUB, 0, mmMMVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32,
358 0);
359 WREG32_SOC15(MMHUB, 0, mmMMVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32,
360 0);
361}
362
363static void mmhub_v2_0_setup_vmid_config(struct amdgpu_device *adev)
364{
f4caf584 365 struct amdgpu_vmhub *hub = &adev->vmhub[AMDGPU_MMHUB0(0)];
adc43c1b
HZ		 366 int i;
367 uint32_t tmp;
368
369 for (i = 0; i <= 14; i++) {
061863e5 370 tmp = RREG32_SOC15_OFFSET(MMHUB, 0, mmMMVM_CONTEXT1_CNTL, i * hub->ctx_distance);
adc43c1b
HZ		 371 tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT1_CNTL, ENABLE_CONTEXT, 1);
372 tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT1_CNTL, PAGE_TABLE_DEPTH,
373 adev->vm_manager.num_level);
374 tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT1_CNTL,
375 RANGE_PROTECTION_FAULT_ENABLE_DEFAULT, 1);
376 tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT1_CNTL,
377 DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT,
378 1);
379 tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT1_CNTL,
380 PDE0_PROTECTION_FAULT_ENABLE_DEFAULT, 1);
381 tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT1_CNTL,
382 VALID_PROTECTION_FAULT_ENABLE_DEFAULT, 1);
383 tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT1_CNTL,
384 READ_PROTECTION_FAULT_ENABLE_DEFAULT, 1);
385 tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT1_CNTL,
386 WRITE_PROTECTION_FAULT_ENABLE_DEFAULT, 1);
387 tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT1_CNTL,
388 EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT, 1);
389 tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT1_CNTL,
390 PAGE_TABLE_BLOCK_SIZE,
391 adev->vm_manager.block_size - 9);
392 /* Send no-retry XNACK on fault to suppress VM fault storm. */
393 tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT1_CNTL,
75ee6487 394 RETRY_PERMISSION_OR_INVALID_PAGE_FAULT,
9b498efa 395 !adev->gmc.noretry);
f5e25a83 396 WREG32_SOC15_OFFSET_RLC(MMHUB, 0, mmMMVM_CONTEXT1_CNTL,
ff225c03 397 i * hub->ctx_distance, tmp);
f5e25a83 398 WREG32_SOC15_OFFSET_RLC(MMHUB, 0, mmMMVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32,
ff225c03 399 i * hub->ctx_addr_distance, 0);
f5e25a83 400 WREG32_SOC15_OFFSET_RLC(MMHUB, 0, mmMMVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32,
ff225c03 401 i * hub->ctx_addr_distance, 0);
f5e25a83 402 WREG32_SOC15_OFFSET_RLC(MMHUB, 0, mmMMVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32,
ff225c03
HR		 403 i * hub->ctx_addr_distance,
404 lower_32_bits(adev->vm_manager.max_pfn - 1));
f5e25a83 405 WREG32_SOC15_OFFSET_RLC(MMHUB, 0, mmMMVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32,
ff225c03
HR		 406 i * hub->ctx_addr_distance,
407 upper_32_bits(adev->vm_manager.max_pfn - 1));
adc43c1b 408 }
d7dab4fc
JX		 409
410 hub->vm_cntx_cntl = tmp;
adc43c1b
HZ		 411}
412
413static void mmhub_v2_0_program_invalidation(struct amdgpu_device *adev)
414{
f4caf584 415 struct amdgpu_vmhub *hub = &adev->vmhub[AMDGPU_MMHUB0(0)];
adc43c1b
HZ		 416 unsigned i;
417
418 for (i = 0; i < 18; ++i) {
f5e25a83 419 WREG32_SOC15_OFFSET_RLC(MMHUB, 0, mmMMVM_INVALIDATE_ENG0_ADDR_RANGE_LO32,
ff225c03 420 i * hub->eng_addr_distance, 0xffffffff);
f5e25a83 421 WREG32_SOC15_OFFSET_RLC(MMHUB, 0, mmMMVM_INVALIDATE_ENG0_ADDR_RANGE_HI32,
ff225c03 422 i * hub->eng_addr_distance, 0x1f);
adc43c1b
HZ		 423 }
424}
425
9fb1506e 426static int mmhub_v2_0_gart_enable(struct amdgpu_device *adev)
adc43c1b 427{
adc43c1b
HZ		 428 /* GART Enable. */
429 mmhub_v2_0_init_gart_aperture_regs(adev);
430 mmhub_v2_0_init_system_aperture_regs(adev);
431 mmhub_v2_0_init_tlb_regs(adev);
432 mmhub_v2_0_init_cache_regs(adev);
433
434 mmhub_v2_0_enable_system_domain(adev);
435 mmhub_v2_0_disable_identity_aperture(adev);
436 mmhub_v2_0_setup_vmid_config(adev);
437 mmhub_v2_0_program_invalidation(adev);
438
439 return 0;
440}
441
9fb1506e 442static void mmhub_v2_0_gart_disable(struct amdgpu_device *adev)
adc43c1b 443{
f4caf584 444 struct amdgpu_vmhub *hub = &adev->vmhub[AMDGPU_MMHUB0(0)];
adc43c1b
HZ		 445 u32 tmp;
446 u32 i;
447
448 /* Disable all tables */
68fce5f0 449 for (i = 0; i < AMDGPU_NUM_VMID; i++)
f5e25a83 450 WREG32_SOC15_OFFSET_RLC(MMHUB, 0, mmMMVM_CONTEXT0_CNTL,
ff225c03 451 i * hub->ctx_distance, 0);
adc43c1b
HZ		 452
453 /* Setup TLB control */
454 tmp = RREG32_SOC15(MMHUB, 0, mmMMMC_VM_MX_L1_TLB_CNTL);
455 tmp = REG_SET_FIELD(tmp, MMMC_VM_MX_L1_TLB_CNTL, ENABLE_L1_TLB, 0);
456 tmp = REG_SET_FIELD(tmp, MMMC_VM_MX_L1_TLB_CNTL,
457 ENABLE_ADVANCED_DRIVER_MODEL, 0);
458 WREG32_SOC15(MMHUB, 0, mmMMMC_VM_MX_L1_TLB_CNTL, tmp);
459
460 /* Setup L2 cache */
461 tmp = RREG32_SOC15(MMHUB, 0, mmMMVM_L2_CNTL);
462 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL, ENABLE_L2_CACHE, 0);
463 WREG32_SOC15(MMHUB, 0, mmMMVM_L2_CNTL, tmp);
464 WREG32_SOC15(MMHUB, 0, mmMMVM_L2_CNTL3, 0);
465}
466
467/**
468 * mmhub_v2_0_set_fault_enable_default - update GART/VM fault handling
469 *
470 * @adev: amdgpu_device pointer
471 * @value: true redirects VM faults to the default page
472 */
9fb1506e 473static void mmhub_v2_0_set_fault_enable_default(struct amdgpu_device *adev, bool value)
adc43c1b
HZ		 474{
475 u32 tmp;
1d447326
LC		 476
477 /* These registers are not accessible to VF-SRIOV.
478 * The PF will program them instead.
479 */
480 if (amdgpu_sriov_vf(adev))
481 return;
482
adc43c1b
HZ		 483 tmp = RREG32_SOC15(MMHUB, 0, mmMMVM_L2_PROTECTION_FAULT_CNTL);
484 tmp = REG_SET_FIELD(tmp, MMVM_L2_PROTECTION_FAULT_CNTL,
485 RANGE_PROTECTION_FAULT_ENABLE_DEFAULT, value);
486 tmp = REG_SET_FIELD(tmp, MMVM_L2_PROTECTION_FAULT_CNTL,
487 PDE0_PROTECTION_FAULT_ENABLE_DEFAULT, value);
488 tmp = REG_SET_FIELD(tmp, MMVM_L2_PROTECTION_FAULT_CNTL,
489 PDE1_PROTECTION_FAULT_ENABLE_DEFAULT, value);
490 tmp = REG_SET_FIELD(tmp, MMVM_L2_PROTECTION_FAULT_CNTL,
491 PDE2_PROTECTION_FAULT_ENABLE_DEFAULT, value);
492 tmp = REG_SET_FIELD(tmp, MMVM_L2_PROTECTION_FAULT_CNTL,
493 TRANSLATE_FURTHER_PROTECTION_FAULT_ENABLE_DEFAULT,
494 value);
495 tmp = REG_SET_FIELD(tmp, MMVM_L2_PROTECTION_FAULT_CNTL,
496 NACK_PROTECTION_FAULT_ENABLE_DEFAULT, value);
497 tmp = REG_SET_FIELD(tmp, MMVM_L2_PROTECTION_FAULT_CNTL,
498 DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT, value);
499 tmp = REG_SET_FIELD(tmp, MMVM_L2_PROTECTION_FAULT_CNTL,
500 VALID_PROTECTION_FAULT_ENABLE_DEFAULT, value);
501 tmp = REG_SET_FIELD(tmp, MMVM_L2_PROTECTION_FAULT_CNTL,
502 READ_PROTECTION_FAULT_ENABLE_DEFAULT, value);
503 tmp = REG_SET_FIELD(tmp, MMVM_L2_PROTECTION_FAULT_CNTL,
504 WRITE_PROTECTION_FAULT_ENABLE_DEFAULT, value);
505 tmp = REG_SET_FIELD(tmp, MMVM_L2_PROTECTION_FAULT_CNTL,
506 EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT, value);
507 if (!value) {
508 tmp = REG_SET_FIELD(tmp, MMVM_L2_PROTECTION_FAULT_CNTL,
509 CRASH_ON_NO_RETRY_FAULT, 1);
510 tmp = REG_SET_FIELD(tmp, MMVM_L2_PROTECTION_FAULT_CNTL,
511 CRASH_ON_RETRY_FAULT, 1);
512 }
513 WREG32_SOC15(MMHUB, 0, mmMMVM_L2_PROTECTION_FAULT_CNTL, tmp);
514}
515
2577db91
HR		 516static const struct amdgpu_vmhub_funcs mmhub_v2_0_vmhub_funcs = {
517 .print_l2_protection_fault_status = mmhub_v2_0_print_l2_protection_fault_status,
caa9f483 518 .get_invalidate_req = mmhub_v2_0_get_invalidate_req,
2577db91
HR		 519};
520
9fb1506e 521static void mmhub_v2_0_init(struct amdgpu_device *adev)
adc43c1b 522{
f4caf584 523 struct amdgpu_vmhub *hub = &adev->vmhub[AMDGPU_MMHUB0(0)];
adc43c1b
HZ		 524
525 hub->ctx0_ptb_addr_lo32 =
526 SOC15_REG_OFFSET(MMHUB, 0,
527 mmMMVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32);
528 hub->ctx0_ptb_addr_hi32 =
529 SOC15_REG_OFFSET(MMHUB, 0,
530 mmMMVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32);
6c2c8972 531 hub->vm_inv_eng0_sem =
532 SOC15_REG_OFFSET(MMHUB, 0, mmMMVM_INVALIDATE_ENG0_SEM);
adc43c1b
HZ		 533 hub->vm_inv_eng0_req =
534 SOC15_REG_OFFSET(MMHUB, 0, mmMMVM_INVALIDATE_ENG0_REQ);
535 hub->vm_inv_eng0_ack =
536 SOC15_REG_OFFSET(MMHUB, 0, mmMMVM_INVALIDATE_ENG0_ACK);
537 hub->vm_context0_cntl =
538 SOC15_REG_OFFSET(MMHUB, 0, mmMMVM_CONTEXT0_CNTL);
539 hub->vm_l2_pro_fault_status =
540 SOC15_REG_OFFSET(MMHUB, 0, mmMMVM_L2_PROTECTION_FAULT_STATUS);
541 hub->vm_l2_pro_fault_cntl =
542 SOC15_REG_OFFSET(MMHUB, 0, mmMMVM_L2_PROTECTION_FAULT_CNTL);
543
1f9d56c3
HR		 544 hub->ctx_distance = mmMMVM_CONTEXT1_CNTL - mmMMVM_CONTEXT0_CNTL;
545 hub->ctx_addr_distance = mmMMVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32 -
546 mmMMVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32;
547 hub->eng_distance = mmMMVM_INVALIDATE_ENG1_REQ -
548 mmMMVM_INVALIDATE_ENG0_REQ;
549 hub->eng_addr_distance = mmMMVM_INVALIDATE_ENG1_ADDR_RANGE_LO32 -
550 mmMMVM_INVALIDATE_ENG0_ADDR_RANGE_LO32;
5befb6fc
HR		 551
552 hub->vm_cntx_cntl_vm_fault = MMVM_CONTEXT1_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |
553 MMVM_CONTEXT1_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |
554 MMVM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |
555 MMVM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |
556 MMVM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |
557 MMVM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK |
558 MMVM_CONTEXT1_CNTL__EXECUTE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK;
2577db91
HR		 559
560 hub->vmhub_funcs = &mmhub_v2_0_vmhub_funcs;
adc43c1b
HZ		 561}
562
563static void mmhub_v2_0_update_medium_grain_clock_gating(struct amdgpu_device *adev,
564 bool enable)
565{
566 uint32_t def, data, def1, data1;
567
754e9883
EQ		 568 if (!(adev->cg_flags & AMD_CG_SUPPORT_MC_MGCG))
569 return;
570
4e8303cf 571 switch (amdgpu_ip_version(adev, MMHUB_HWIP, 0)) {
ce2d99a8
AD		 572 case IP_VERSION(2, 1, 0):
573 case IP_VERSION(2, 1, 1):
574 case IP_VERSION(2, 1, 2):
ffffb96d
LG		 575 def1 = data1 = RREG32_SOC15(MMHUB, 0, mmDAGB0_CNTL_MISC2_Sienna_Cichlid);
576 break;
577 default:
578 def = data = RREG32_SOC15(MMHUB, 0, mmMM_ATC_L2_MISC_CG);
579 def1 = data1 = RREG32_SOC15(MMHUB, 0, mmDAGB0_CNTL_MISC2);
580 break;
581 }
adc43c1b 582
754e9883 583 if (enable) {
adc43c1b
HZ		 584 data |= MM_ATC_L2_MISC_CG__ENABLE_MASK;
585
586 data1 &= ~(DAGB0_CNTL_MISC2__DISABLE_WRREQ_CG_MASK |
587 DAGB0_CNTL_MISC2__DISABLE_WRRET_CG_MASK |
588 DAGB0_CNTL_MISC2__DISABLE_RDREQ_CG_MASK |
589 DAGB0_CNTL_MISC2__DISABLE_RDRET_CG_MASK |
590 DAGB0_CNTL_MISC2__DISABLE_TLBWR_CG_MASK |
591 DAGB0_CNTL_MISC2__DISABLE_TLBRD_CG_MASK);
592
593 } else {
594 data &= ~MM_ATC_L2_MISC_CG__ENABLE_MASK;
595
596 data1 |= (DAGB0_CNTL_MISC2__DISABLE_WRREQ_CG_MASK |
597 DAGB0_CNTL_MISC2__DISABLE_WRRET_CG_MASK |
598 DAGB0_CNTL_MISC2__DISABLE_RDREQ_CG_MASK |
599 DAGB0_CNTL_MISC2__DISABLE_RDRET_CG_MASK |
600 DAGB0_CNTL_MISC2__DISABLE_TLBWR_CG_MASK |
601 DAGB0_CNTL_MISC2__DISABLE_TLBRD_CG_MASK);
602 }
603
4e8303cf 604 switch (amdgpu_ip_version(adev, MMHUB_HWIP, 0)) {
ce2d99a8
AD		 605 case IP_VERSION(2, 1, 0):
606 case IP_VERSION(2, 1, 1):
607 case IP_VERSION(2, 1, 2):
ffffb96d
LG		 608 if (def1 != data1)
609 WREG32_SOC15(MMHUB, 0, mmDAGB0_CNTL_MISC2_Sienna_Cichlid, data1);
610 break;
611 default:
612 if (def != data)
613 WREG32_SOC15(MMHUB, 0, mmMM_ATC_L2_MISC_CG, data);
614 if (def1 != data1)
615 WREG32_SOC15(MMHUB, 0, mmDAGB0_CNTL_MISC2, data1);
616 break;
617 }
adc43c1b
HZ		 618}
619
620static void mmhub_v2_0_update_medium_grain_light_sleep(struct amdgpu_device *adev,
621 bool enable)
622{
623 uint32_t def, data;
624
754e9883
EQ		 625 if (!(adev->cg_flags & AMD_CG_SUPPORT_MC_LS))
626 return;
627
4e8303cf 628 switch (amdgpu_ip_version(adev, MMHUB_HWIP, 0)) {
ce2d99a8
AD		 629 case IP_VERSION(2, 1, 0):
630 case IP_VERSION(2, 1, 1):
631 case IP_VERSION(2, 1, 2):
20293269
LL		 632 /* There is no ATCL2 in MMHUB for 2.1.x */
633 return;
ffffb96d
LG		 634 default:
635 def = data = RREG32_SOC15(MMHUB, 0, mmMM_ATC_L2_MISC_CG);
636 break;
637 }
adc43c1b 638
754e9883 639 if (enable)
adc43c1b
HZ		 640 data |= MM_ATC_L2_MISC_CG__MEM_LS_ENABLE_MASK;
641 else
642 data &= ~MM_ATC_L2_MISC_CG__MEM_LS_ENABLE_MASK;
643
20293269
LL		 644 if (def != data)
645 WREG32_SOC15(MMHUB, 0, mmMM_ATC_L2_MISC_CG, data);
adc43c1b
HZ		 646}
647
9fb1506e 648static int mmhub_v2_0_set_clockgating(struct amdgpu_device *adev,
adc43c1b
HZ		 649 enum amd_clockgating_state state)
650{
651 if (amdgpu_sriov_vf(adev))
652 return 0;
653
4e8303cf 654 switch (amdgpu_ip_version(adev, MMHUB_HWIP, 0)) {
ce2d99a8
AD		 655 case IP_VERSION(2, 0, 0):
656 case IP_VERSION(2, 0, 2):
657 case IP_VERSION(2, 1, 0):
658 case IP_VERSION(2, 1, 1):
659 case IP_VERSION(2, 1, 2):
adc43c1b 660 mmhub_v2_0_update_medium_grain_clock_gating(adev,
a9d4fe2f 661 state == AMD_CG_STATE_GATE);
adc43c1b 662 mmhub_v2_0_update_medium_grain_light_sleep(adev,
a9d4fe2f 663 state == AMD_CG_STATE_GATE);
adc43c1b
HZ		 664 break;
665 default:
666 break;
667 }
668
669 return 0;
670}
671
25faeddc 672static void mmhub_v2_0_get_clockgating(struct amdgpu_device *adev, u64 *flags)
adc43c1b 673{
be6a69b2 674 u32 data, data1;
adc43c1b
HZ		 675
676 if (amdgpu_sriov_vf(adev))
677 *flags = 0;
678
4e8303cf 679 switch (amdgpu_ip_version(adev, MMHUB_HWIP, 0)) {
ce2d99a8
AD		 680 case IP_VERSION(2, 1, 0):
681 case IP_VERSION(2, 1, 1):
682 case IP_VERSION(2, 1, 2):
20293269
LL		 683 /* There is no ATCL2 in MMHUB for 2.1.x. Keep the status
684 * based on DAGB
685 */
686 data = MM_ATC_L2_MISC_CG__ENABLE_MASK;
ffffb96d
LG		 687 data1 = RREG32_SOC15(MMHUB, 0, mmDAGB0_CNTL_MISC2_Sienna_Cichlid);
688 break;
689 default:
690 data = RREG32_SOC15(MMHUB, 0, mmMM_ATC_L2_MISC_CG);
691 data1 = RREG32_SOC15(MMHUB, 0, mmDAGB0_CNTL_MISC2);
692 break;
693 }
adc43c1b
HZ		 694
695 /* AMD_CG_SUPPORT_MC_MGCG */
696 if ((data & MM_ATC_L2_MISC_CG__ENABLE_MASK) &&
697 !(data1 & (DAGB0_CNTL_MISC2__DISABLE_WRREQ_CG_MASK |
698 DAGB0_CNTL_MISC2__DISABLE_WRRET_CG_MASK |
699 DAGB0_CNTL_MISC2__DISABLE_RDREQ_CG_MASK |
700 DAGB0_CNTL_MISC2__DISABLE_RDRET_CG_MASK |
701 DAGB0_CNTL_MISC2__DISABLE_TLBWR_CG_MASK |
702 DAGB0_CNTL_MISC2__DISABLE_TLBRD_CG_MASK)))
703 *flags |= AMD_CG_SUPPORT_MC_MGCG;
704
705 /* AMD_CG_SUPPORT_MC_LS */
706 if (data & MM_ATC_L2_MISC_CG__MEM_LS_ENABLE_MASK)
707 *flags |= AMD_CG_SUPPORT_MC_LS;
708}
9fb1506e
OZ		 709
710const struct amdgpu_mmhub_funcs mmhub_v2_0_funcs = {
9fb1506e
OZ		 711 .init = mmhub_v2_0_init,
712 .gart_enable = mmhub_v2_0_gart_enable,
713 .set_fault_enable_default = mmhub_v2_0_set_fault_enable_default,
714 .gart_disable = mmhub_v2_0_gart_disable,
715 .set_clockgating = mmhub_v2_0_set_clockgating,
716 .get_clockgating = mmhub_v2_0_get_clockgating,
717 .setup_vm_pt_regs = mmhub_v2_0_setup_vm_pt_regs,
718};
Linux 6.x block layer and io_uring tree(s)