Commit | Line | Data |
---|---|---|
a2e73f56 AD |
1 | /* |
2 | * Copyright 2013 Advanced Micro Devices, Inc. | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice shall be included in | |
12 | * all copies or substantial portions of the Software. | |
13 | * | |
14 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
15 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
16 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
17 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR | |
18 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | |
19 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
20 | * OTHER DEALINGS IN THE SOFTWARE. | |
21 | * | |
22 | * Authors: Alex Deucher | |
23 | */ | |
24 | #include <linux/firmware.h> | |
25 | #include <drm/drmP.h> | |
26 | #include "amdgpu.h" | |
27 | #include "amdgpu_ucode.h" | |
28 | #include "amdgpu_trace.h" | |
29 | #include "cikd.h" | |
30 | #include "cik.h" | |
31 | ||
32 | #include "bif/bif_4_1_d.h" | |
33 | #include "bif/bif_4_1_sh_mask.h" | |
34 | ||
35 | #include "gca/gfx_7_2_d.h" | |
74a5d165 JX |
36 | #include "gca/gfx_7_2_enum.h" |
37 | #include "gca/gfx_7_2_sh_mask.h" | |
a2e73f56 AD |
38 | |
39 | #include "gmc/gmc_7_1_d.h" | |
40 | #include "gmc/gmc_7_1_sh_mask.h" | |
41 | ||
42 | #include "oss/oss_2_0_d.h" | |
43 | #include "oss/oss_2_0_sh_mask.h" | |
44 | ||
45 | static const u32 sdma_offsets[SDMA_MAX_INSTANCE] = | |
46 | { | |
47 | SDMA0_REGISTER_OFFSET, | |
48 | SDMA1_REGISTER_OFFSET | |
49 | }; | |
50 | ||
51 | static void cik_sdma_set_ring_funcs(struct amdgpu_device *adev); | |
52 | static void cik_sdma_set_irq_funcs(struct amdgpu_device *adev); | |
53 | static void cik_sdma_set_buffer_funcs(struct amdgpu_device *adev); | |
54 | static void cik_sdma_set_vm_pte_funcs(struct amdgpu_device *adev); | |
55 | ||
56 | MODULE_FIRMWARE("radeon/bonaire_sdma.bin"); | |
57 | MODULE_FIRMWARE("radeon/bonaire_sdma1.bin"); | |
58 | MODULE_FIRMWARE("radeon/hawaii_sdma.bin"); | |
59 | MODULE_FIRMWARE("radeon/hawaii_sdma1.bin"); | |
60 | MODULE_FIRMWARE("radeon/kaveri_sdma.bin"); | |
61 | MODULE_FIRMWARE("radeon/kaveri_sdma1.bin"); | |
62 | MODULE_FIRMWARE("radeon/kabini_sdma.bin"); | |
63 | MODULE_FIRMWARE("radeon/kabini_sdma1.bin"); | |
64 | MODULE_FIRMWARE("radeon/mullins_sdma.bin"); | |
65 | MODULE_FIRMWARE("radeon/mullins_sdma1.bin"); | |
66 | ||
67 | u32 amdgpu_cik_gpu_check_soft_reset(struct amdgpu_device *adev); | |
68 | ||
69 | /* | |
70 | * sDMA - System DMA | |
71 | * Starting with CIK, the GPU has new asynchronous | |
72 | * DMA engines. These engines are used for compute | |
73 | * and gfx. There are two DMA engines (SDMA0, SDMA1) | |
74 | * and each one supports 1 ring buffer used for gfx | |
75 | * and 2 queues used for compute. | |
76 | * | |
77 | * The programming model is very similar to the CP | |
78 | * (ring buffer, IBs, etc.), but sDMA has it's own | |
79 | * packet format that is different from the PM4 format | |
80 | * used by the CP. sDMA supports copying data, writing | |
81 | * embedded data, solid fills, and a number of other | |
82 | * things. It also has support for tiling/detiling of | |
83 | * buffers. | |
84 | */ | |
85 | ||
86 | /** | |
87 | * cik_sdma_init_microcode - load ucode images from disk | |
88 | * | |
89 | * @adev: amdgpu_device pointer | |
90 | * | |
91 | * Use the firmware interface to load the ucode images into | |
92 | * the driver (not loaded into hw). | |
93 | * Returns 0 on success, error on failure. | |
94 | */ | |
95 | static int cik_sdma_init_microcode(struct amdgpu_device *adev) | |
96 | { | |
97 | const char *chip_name; | |
98 | char fw_name[30]; | |
c113ea1c | 99 | int err = 0, i; |
a2e73f56 AD |
100 | |
101 | DRM_DEBUG("\n"); | |
102 | ||
103 | switch (adev->asic_type) { | |
104 | case CHIP_BONAIRE: | |
105 | chip_name = "bonaire"; | |
106 | break; | |
107 | case CHIP_HAWAII: | |
108 | chip_name = "hawaii"; | |
109 | break; | |
110 | case CHIP_KAVERI: | |
111 | chip_name = "kaveri"; | |
112 | break; | |
113 | case CHIP_KABINI: | |
114 | chip_name = "kabini"; | |
115 | break; | |
116 | case CHIP_MULLINS: | |
117 | chip_name = "mullins"; | |
118 | break; | |
119 | default: BUG(); | |
120 | } | |
121 | ||
c113ea1c | 122 | for (i = 0; i < adev->sdma.num_instances; i++) { |
a2e73f56 AD |
123 | if (i == 0) |
124 | snprintf(fw_name, sizeof(fw_name), "radeon/%s_sdma.bin", chip_name); | |
125 | else | |
126 | snprintf(fw_name, sizeof(fw_name), "radeon/%s_sdma1.bin", chip_name); | |
c113ea1c | 127 | err = request_firmware(&adev->sdma.instance[i].fw, fw_name, adev->dev); |
a2e73f56 AD |
128 | if (err) |
129 | goto out; | |
c113ea1c | 130 | err = amdgpu_ucode_validate(adev->sdma.instance[i].fw); |
a2e73f56 AD |
131 | } |
132 | out: | |
133 | if (err) { | |
134 | printk(KERN_ERR | |
135 | "cik_sdma: Failed to load firmware \"%s\"\n", | |
136 | fw_name); | |
c113ea1c AD |
137 | for (i = 0; i < adev->sdma.num_instances; i++) { |
138 | release_firmware(adev->sdma.instance[i].fw); | |
139 | adev->sdma.instance[i].fw = NULL; | |
a2e73f56 AD |
140 | } |
141 | } | |
142 | return err; | |
143 | } | |
144 | ||
145 | /** | |
146 | * cik_sdma_ring_get_rptr - get the current read pointer | |
147 | * | |
148 | * @ring: amdgpu ring pointer | |
149 | * | |
150 | * Get the current rptr from the hardware (CIK+). | |
151 | */ | |
152 | static uint32_t cik_sdma_ring_get_rptr(struct amdgpu_ring *ring) | |
153 | { | |
154 | u32 rptr; | |
155 | ||
156 | rptr = ring->adev->wb.wb[ring->rptr_offs]; | |
157 | ||
158 | return (rptr & 0x3fffc) >> 2; | |
159 | } | |
160 | ||
161 | /** | |
162 | * cik_sdma_ring_get_wptr - get the current write pointer | |
163 | * | |
164 | * @ring: amdgpu ring pointer | |
165 | * | |
166 | * Get the current wptr from the hardware (CIK+). | |
167 | */ | |
168 | static uint32_t cik_sdma_ring_get_wptr(struct amdgpu_ring *ring) | |
169 | { | |
170 | struct amdgpu_device *adev = ring->adev; | |
c113ea1c | 171 | u32 me = (ring == &adev->sdma.instance[0].ring) ? 0 : 1; |
a2e73f56 AD |
172 | |
173 | return (RREG32(mmSDMA0_GFX_RB_WPTR + sdma_offsets[me]) & 0x3fffc) >> 2; | |
174 | } | |
175 | ||
176 | /** | |
177 | * cik_sdma_ring_set_wptr - commit the write pointer | |
178 | * | |
179 | * @ring: amdgpu ring pointer | |
180 | * | |
181 | * Write the wptr back to the hardware (CIK+). | |
182 | */ | |
183 | static void cik_sdma_ring_set_wptr(struct amdgpu_ring *ring) | |
184 | { | |
185 | struct amdgpu_device *adev = ring->adev; | |
c113ea1c | 186 | u32 me = (ring == &adev->sdma.instance[0].ring) ? 0 : 1; |
a2e73f56 AD |
187 | |
188 | WREG32(mmSDMA0_GFX_RB_WPTR + sdma_offsets[me], (ring->wptr << 2) & 0x3fffc); | |
189 | } | |
190 | ||
ac01db3d JZ |
191 | static void cik_sdma_ring_insert_nop(struct amdgpu_ring *ring, uint32_t count) |
192 | { | |
c113ea1c | 193 | struct amdgpu_sdma_instance *sdma = amdgpu_get_sdma_instance(ring); |
ac01db3d JZ |
194 | int i; |
195 | ||
196 | for (i = 0; i < count; i++) | |
197 | if (sdma && sdma->burst_nop && (i == 0)) | |
198 | amdgpu_ring_write(ring, ring->nop | | |
199 | SDMA_NOP_COUNT(count - 1)); | |
200 | else | |
201 | amdgpu_ring_write(ring, ring->nop); | |
202 | } | |
203 | ||
a2e73f56 AD |
204 | /** |
205 | * cik_sdma_ring_emit_ib - Schedule an IB on the DMA engine | |
206 | * | |
207 | * @ring: amdgpu ring pointer | |
208 | * @ib: IB object to schedule | |
209 | * | |
210 | * Schedule an IB in the DMA ring (CIK). | |
211 | */ | |
212 | static void cik_sdma_ring_emit_ib(struct amdgpu_ring *ring, | |
213 | struct amdgpu_ib *ib) | |
214 | { | |
4ff37a83 | 215 | u32 extra_bits = ib->vm_id & 0xf; |
a2e73f56 AD |
216 | u32 next_rptr = ring->wptr + 5; |
217 | ||
a2e73f56 AD |
218 | while ((next_rptr & 7) != 4) |
219 | next_rptr++; | |
220 | ||
221 | next_rptr += 4; | |
222 | amdgpu_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_WRITE, SDMA_WRITE_SUB_OPCODE_LINEAR, 0)); | |
223 | amdgpu_ring_write(ring, ring->next_rptr_gpu_addr & 0xfffffffc); | |
224 | amdgpu_ring_write(ring, upper_32_bits(ring->next_rptr_gpu_addr) & 0xffffffff); | |
225 | amdgpu_ring_write(ring, 1); /* number of DWs to follow */ | |
226 | amdgpu_ring_write(ring, next_rptr); | |
227 | ||
a2e73f56 | 228 | /* IB packet must end on a 8 DW boundary */ |
ac01db3d JZ |
229 | cik_sdma_ring_insert_nop(ring, (12 - (ring->wptr & 7)) % 8); |
230 | ||
a2e73f56 AD |
231 | amdgpu_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_INDIRECT_BUFFER, 0, extra_bits)); |
232 | amdgpu_ring_write(ring, ib->gpu_addr & 0xffffffe0); /* base must be 32 byte aligned */ | |
233 | amdgpu_ring_write(ring, upper_32_bits(ib->gpu_addr) & 0xffffffff); | |
234 | amdgpu_ring_write(ring, ib->length_dw); | |
235 | ||
236 | } | |
237 | ||
238 | /** | |
d2edb07b | 239 | * cik_sdma_ring_emit_hdp_flush - emit an hdp flush on the DMA ring |
a2e73f56 AD |
240 | * |
241 | * @ring: amdgpu ring pointer | |
242 | * | |
243 | * Emit an hdp flush packet on the requested DMA ring. | |
244 | */ | |
d2edb07b | 245 | static void cik_sdma_ring_emit_hdp_flush(struct amdgpu_ring *ring) |
a2e73f56 AD |
246 | { |
247 | u32 extra_bits = (SDMA_POLL_REG_MEM_EXTRA_OP(1) | | |
248 | SDMA_POLL_REG_MEM_EXTRA_FUNC(3)); /* == */ | |
249 | u32 ref_and_mask; | |
250 | ||
c113ea1c | 251 | if (ring == &ring->adev->sdma.instance[0].ring) |
a2e73f56 AD |
252 | ref_and_mask = GPU_HDP_FLUSH_DONE__SDMA0_MASK; |
253 | else | |
254 | ref_and_mask = GPU_HDP_FLUSH_DONE__SDMA1_MASK; | |
255 | ||
256 | amdgpu_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_POLL_REG_MEM, 0, extra_bits)); | |
257 | amdgpu_ring_write(ring, mmGPU_HDP_FLUSH_DONE << 2); | |
258 | amdgpu_ring_write(ring, mmGPU_HDP_FLUSH_REQ << 2); | |
259 | amdgpu_ring_write(ring, ref_and_mask); /* reference */ | |
260 | amdgpu_ring_write(ring, ref_and_mask); /* mask */ | |
261 | amdgpu_ring_write(ring, (0xfff << 16) | 10); /* retry count, poll interval */ | |
262 | } | |
263 | ||
264 | /** | |
265 | * cik_sdma_ring_emit_fence - emit a fence on the DMA ring | |
266 | * | |
267 | * @ring: amdgpu ring pointer | |
268 | * @fence: amdgpu fence object | |
269 | * | |
270 | * Add a DMA fence packet to the ring to write | |
271 | * the fence seq number and DMA trap packet to generate | |
272 | * an interrupt if needed (CIK). | |
273 | */ | |
274 | static void cik_sdma_ring_emit_fence(struct amdgpu_ring *ring, u64 addr, u64 seq, | |
890ee23f | 275 | unsigned flags) |
a2e73f56 | 276 | { |
890ee23f | 277 | bool write64bit = flags & AMDGPU_FENCE_FLAG_64BIT; |
a2e73f56 AD |
278 | /* write the fence */ |
279 | amdgpu_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_FENCE, 0, 0)); | |
280 | amdgpu_ring_write(ring, lower_32_bits(addr)); | |
281 | amdgpu_ring_write(ring, upper_32_bits(addr)); | |
282 | amdgpu_ring_write(ring, lower_32_bits(seq)); | |
283 | ||
284 | /* optionally write high bits as well */ | |
285 | if (write64bit) { | |
286 | addr += 4; | |
287 | amdgpu_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_FENCE, 0, 0)); | |
288 | amdgpu_ring_write(ring, lower_32_bits(addr)); | |
289 | amdgpu_ring_write(ring, upper_32_bits(addr)); | |
290 | amdgpu_ring_write(ring, upper_32_bits(seq)); | |
291 | } | |
292 | ||
293 | /* generate an interrupt */ | |
294 | amdgpu_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_TRAP, 0, 0)); | |
295 | } | |
296 | ||
a2e73f56 AD |
297 | /** |
298 | * cik_sdma_gfx_stop - stop the gfx async dma engines | |
299 | * | |
300 | * @adev: amdgpu_device pointer | |
301 | * | |
302 | * Stop the gfx async dma ring buffers (CIK). | |
303 | */ | |
304 | static void cik_sdma_gfx_stop(struct amdgpu_device *adev) | |
305 | { | |
c113ea1c AD |
306 | struct amdgpu_ring *sdma0 = &adev->sdma.instance[0].ring; |
307 | struct amdgpu_ring *sdma1 = &adev->sdma.instance[1].ring; | |
a2e73f56 AD |
308 | u32 rb_cntl; |
309 | int i; | |
310 | ||
311 | if ((adev->mman.buffer_funcs_ring == sdma0) || | |
312 | (adev->mman.buffer_funcs_ring == sdma1)) | |
313 | amdgpu_ttm_set_active_vram_size(adev, adev->mc.visible_vram_size); | |
314 | ||
c113ea1c | 315 | for (i = 0; i < adev->sdma.num_instances; i++) { |
a2e73f56 AD |
316 | rb_cntl = RREG32(mmSDMA0_GFX_RB_CNTL + sdma_offsets[i]); |
317 | rb_cntl &= ~SDMA0_GFX_RB_CNTL__RB_ENABLE_MASK; | |
318 | WREG32(mmSDMA0_GFX_RB_CNTL + sdma_offsets[i], rb_cntl); | |
319 | WREG32(mmSDMA0_GFX_IB_CNTL + sdma_offsets[i], 0); | |
320 | } | |
321 | sdma0->ready = false; | |
322 | sdma1->ready = false; | |
323 | } | |
324 | ||
325 | /** | |
326 | * cik_sdma_rlc_stop - stop the compute async dma engines | |
327 | * | |
328 | * @adev: amdgpu_device pointer | |
329 | * | |
330 | * Stop the compute async dma queues (CIK). | |
331 | */ | |
332 | static void cik_sdma_rlc_stop(struct amdgpu_device *adev) | |
333 | { | |
334 | /* XXX todo */ | |
335 | } | |
336 | ||
337 | /** | |
338 | * cik_sdma_enable - stop the async dma engines | |
339 | * | |
340 | * @adev: amdgpu_device pointer | |
341 | * @enable: enable/disable the DMA MEs. | |
342 | * | |
343 | * Halt or unhalt the async dma engines (CIK). | |
344 | */ | |
345 | static void cik_sdma_enable(struct amdgpu_device *adev, bool enable) | |
346 | { | |
347 | u32 me_cntl; | |
348 | int i; | |
349 | ||
350 | if (enable == false) { | |
351 | cik_sdma_gfx_stop(adev); | |
352 | cik_sdma_rlc_stop(adev); | |
353 | } | |
354 | ||
c113ea1c | 355 | for (i = 0; i < adev->sdma.num_instances; i++) { |
a2e73f56 AD |
356 | me_cntl = RREG32(mmSDMA0_F32_CNTL + sdma_offsets[i]); |
357 | if (enable) | |
358 | me_cntl &= ~SDMA0_F32_CNTL__HALT_MASK; | |
359 | else | |
360 | me_cntl |= SDMA0_F32_CNTL__HALT_MASK; | |
361 | WREG32(mmSDMA0_F32_CNTL + sdma_offsets[i], me_cntl); | |
362 | } | |
363 | } | |
364 | ||
365 | /** | |
366 | * cik_sdma_gfx_resume - setup and start the async dma engines | |
367 | * | |
368 | * @adev: amdgpu_device pointer | |
369 | * | |
370 | * Set up the gfx DMA ring buffers and enable them (CIK). | |
371 | * Returns 0 for success, error for failure. | |
372 | */ | |
373 | static int cik_sdma_gfx_resume(struct amdgpu_device *adev) | |
374 | { | |
375 | struct amdgpu_ring *ring; | |
376 | u32 rb_cntl, ib_cntl; | |
377 | u32 rb_bufsz; | |
378 | u32 wb_offset; | |
379 | int i, j, r; | |
380 | ||
c113ea1c AD |
381 | for (i = 0; i < adev->sdma.num_instances; i++) { |
382 | ring = &adev->sdma.instance[i].ring; | |
a2e73f56 AD |
383 | wb_offset = (ring->rptr_offs * 4); |
384 | ||
385 | mutex_lock(&adev->srbm_mutex); | |
386 | for (j = 0; j < 16; j++) { | |
387 | cik_srbm_select(adev, 0, 0, 0, j); | |
388 | /* SDMA GFX */ | |
389 | WREG32(mmSDMA0_GFX_VIRTUAL_ADDR + sdma_offsets[i], 0); | |
390 | WREG32(mmSDMA0_GFX_APE1_CNTL + sdma_offsets[i], 0); | |
391 | /* XXX SDMA RLC - todo */ | |
392 | } | |
393 | cik_srbm_select(adev, 0, 0, 0, 0); | |
394 | mutex_unlock(&adev->srbm_mutex); | |
395 | ||
2b3a765d AD |
396 | WREG32(mmSDMA0_TILING_CONFIG + sdma_offsets[i], |
397 | adev->gfx.config.gb_addr_config & 0x70); | |
398 | ||
a2e73f56 AD |
399 | WREG32(mmSDMA0_SEM_INCOMPLETE_TIMER_CNTL + sdma_offsets[i], 0); |
400 | WREG32(mmSDMA0_SEM_WAIT_FAIL_TIMER_CNTL + sdma_offsets[i], 0); | |
401 | ||
402 | /* Set ring buffer size in dwords */ | |
403 | rb_bufsz = order_base_2(ring->ring_size / 4); | |
404 | rb_cntl = rb_bufsz << 1; | |
405 | #ifdef __BIG_ENDIAN | |
454fc95e AD |
406 | rb_cntl |= SDMA0_GFX_RB_CNTL__RB_SWAP_ENABLE_MASK | |
407 | SDMA0_GFX_RB_CNTL__RPTR_WRITEBACK_SWAP_ENABLE_MASK; | |
a2e73f56 AD |
408 | #endif |
409 | WREG32(mmSDMA0_GFX_RB_CNTL + sdma_offsets[i], rb_cntl); | |
410 | ||
411 | /* Initialize the ring buffer's read and write pointers */ | |
412 | WREG32(mmSDMA0_GFX_RB_RPTR + sdma_offsets[i], 0); | |
413 | WREG32(mmSDMA0_GFX_RB_WPTR + sdma_offsets[i], 0); | |
414 | ||
415 | /* set the wb address whether it's enabled or not */ | |
416 | WREG32(mmSDMA0_GFX_RB_RPTR_ADDR_HI + sdma_offsets[i], | |
417 | upper_32_bits(adev->wb.gpu_addr + wb_offset) & 0xFFFFFFFF); | |
418 | WREG32(mmSDMA0_GFX_RB_RPTR_ADDR_LO + sdma_offsets[i], | |
419 | ((adev->wb.gpu_addr + wb_offset) & 0xFFFFFFFC)); | |
420 | ||
421 | rb_cntl |= SDMA0_GFX_RB_CNTL__RPTR_WRITEBACK_ENABLE_MASK; | |
422 | ||
423 | WREG32(mmSDMA0_GFX_RB_BASE + sdma_offsets[i], ring->gpu_addr >> 8); | |
424 | WREG32(mmSDMA0_GFX_RB_BASE_HI + sdma_offsets[i], ring->gpu_addr >> 40); | |
425 | ||
426 | ring->wptr = 0; | |
427 | WREG32(mmSDMA0_GFX_RB_WPTR + sdma_offsets[i], ring->wptr << 2); | |
428 | ||
429 | /* enable DMA RB */ | |
430 | WREG32(mmSDMA0_GFX_RB_CNTL + sdma_offsets[i], | |
431 | rb_cntl | SDMA0_GFX_RB_CNTL__RB_ENABLE_MASK); | |
432 | ||
433 | ib_cntl = SDMA0_GFX_IB_CNTL__IB_ENABLE_MASK; | |
434 | #ifdef __BIG_ENDIAN | |
435 | ib_cntl |= SDMA0_GFX_IB_CNTL__IB_SWAP_ENABLE_MASK; | |
436 | #endif | |
437 | /* enable DMA IBs */ | |
438 | WREG32(mmSDMA0_GFX_IB_CNTL + sdma_offsets[i], ib_cntl); | |
439 | ||
440 | ring->ready = true; | |
441 | ||
442 | r = amdgpu_ring_test_ring(ring); | |
443 | if (r) { | |
444 | ring->ready = false; | |
445 | return r; | |
446 | } | |
447 | ||
448 | if (adev->mman.buffer_funcs_ring == ring) | |
449 | amdgpu_ttm_set_active_vram_size(adev, adev->mc.real_vram_size); | |
450 | } | |
451 | ||
452 | return 0; | |
453 | } | |
454 | ||
455 | /** | |
456 | * cik_sdma_rlc_resume - setup and start the async dma engines | |
457 | * | |
458 | * @adev: amdgpu_device pointer | |
459 | * | |
460 | * Set up the compute DMA queues and enable them (CIK). | |
461 | * Returns 0 for success, error for failure. | |
462 | */ | |
463 | static int cik_sdma_rlc_resume(struct amdgpu_device *adev) | |
464 | { | |
465 | /* XXX todo */ | |
466 | return 0; | |
467 | } | |
468 | ||
469 | /** | |
470 | * cik_sdma_load_microcode - load the sDMA ME ucode | |
471 | * | |
472 | * @adev: amdgpu_device pointer | |
473 | * | |
474 | * Loads the sDMA0/1 ucode. | |
475 | * Returns 0 for success, -EINVAL if the ucode is not available. | |
476 | */ | |
477 | static int cik_sdma_load_microcode(struct amdgpu_device *adev) | |
478 | { | |
479 | const struct sdma_firmware_header_v1_0 *hdr; | |
480 | const __le32 *fw_data; | |
481 | u32 fw_size; | |
482 | int i, j; | |
483 | ||
a2e73f56 AD |
484 | /* halt the MEs */ |
485 | cik_sdma_enable(adev, false); | |
486 | ||
c113ea1c AD |
487 | for (i = 0; i < adev->sdma.num_instances; i++) { |
488 | if (!adev->sdma.instance[i].fw) | |
489 | return -EINVAL; | |
490 | hdr = (const struct sdma_firmware_header_v1_0 *)adev->sdma.instance[i].fw->data; | |
a2e73f56 AD |
491 | amdgpu_ucode_print_sdma_hdr(&hdr->header); |
492 | fw_size = le32_to_cpu(hdr->header.ucode_size_bytes) / 4; | |
c113ea1c AD |
493 | adev->sdma.instance[i].fw_version = le32_to_cpu(hdr->header.ucode_version); |
494 | adev->sdma.instance[i].feature_version = le32_to_cpu(hdr->ucode_feature_version); | |
495 | if (adev->sdma.instance[i].feature_version >= 20) | |
496 | adev->sdma.instance[i].burst_nop = true; | |
a2e73f56 | 497 | fw_data = (const __le32 *) |
c113ea1c | 498 | (adev->sdma.instance[i].fw->data + le32_to_cpu(hdr->header.ucode_array_offset_bytes)); |
a2e73f56 AD |
499 | WREG32(mmSDMA0_UCODE_ADDR + sdma_offsets[i], 0); |
500 | for (j = 0; j < fw_size; j++) | |
501 | WREG32(mmSDMA0_UCODE_DATA + sdma_offsets[i], le32_to_cpup(fw_data++)); | |
c113ea1c | 502 | WREG32(mmSDMA0_UCODE_ADDR + sdma_offsets[i], adev->sdma.instance[i].fw_version); |
a2e73f56 AD |
503 | } |
504 | ||
505 | return 0; | |
506 | } | |
507 | ||
508 | /** | |
509 | * cik_sdma_start - setup and start the async dma engines | |
510 | * | |
511 | * @adev: amdgpu_device pointer | |
512 | * | |
513 | * Set up the DMA engines and enable them (CIK). | |
514 | * Returns 0 for success, error for failure. | |
515 | */ | |
516 | static int cik_sdma_start(struct amdgpu_device *adev) | |
517 | { | |
518 | int r; | |
519 | ||
520 | r = cik_sdma_load_microcode(adev); | |
521 | if (r) | |
522 | return r; | |
523 | ||
524 | /* unhalt the MEs */ | |
525 | cik_sdma_enable(adev, true); | |
526 | ||
527 | /* start the gfx rings and rlc compute queues */ | |
528 | r = cik_sdma_gfx_resume(adev); | |
529 | if (r) | |
530 | return r; | |
531 | r = cik_sdma_rlc_resume(adev); | |
532 | if (r) | |
533 | return r; | |
534 | ||
535 | return 0; | |
536 | } | |
537 | ||
538 | /** | |
539 | * cik_sdma_ring_test_ring - simple async dma engine test | |
540 | * | |
541 | * @ring: amdgpu_ring structure holding ring information | |
542 | * | |
543 | * Test the DMA engine by writing using it to write an | |
544 | * value to memory. (CIK). | |
545 | * Returns 0 for success, error for failure. | |
546 | */ | |
547 | static int cik_sdma_ring_test_ring(struct amdgpu_ring *ring) | |
548 | { | |
549 | struct amdgpu_device *adev = ring->adev; | |
550 | unsigned i; | |
551 | unsigned index; | |
552 | int r; | |
553 | u32 tmp; | |
554 | u64 gpu_addr; | |
555 | ||
556 | r = amdgpu_wb_get(adev, &index); | |
557 | if (r) { | |
558 | dev_err(adev->dev, "(%d) failed to allocate wb slot\n", r); | |
559 | return r; | |
560 | } | |
561 | ||
562 | gpu_addr = adev->wb.gpu_addr + (index * 4); | |
563 | tmp = 0xCAFEDEAD; | |
564 | adev->wb.wb[index] = cpu_to_le32(tmp); | |
565 | ||
a27de35c | 566 | r = amdgpu_ring_alloc(ring, 5); |
a2e73f56 AD |
567 | if (r) { |
568 | DRM_ERROR("amdgpu: dma failed to lock ring %d (%d).\n", ring->idx, r); | |
569 | amdgpu_wb_free(adev, index); | |
570 | return r; | |
571 | } | |
572 | amdgpu_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_WRITE, SDMA_WRITE_SUB_OPCODE_LINEAR, 0)); | |
573 | amdgpu_ring_write(ring, lower_32_bits(gpu_addr)); | |
574 | amdgpu_ring_write(ring, upper_32_bits(gpu_addr)); | |
575 | amdgpu_ring_write(ring, 1); /* number of DWs to follow */ | |
576 | amdgpu_ring_write(ring, 0xDEADBEEF); | |
a27de35c | 577 | amdgpu_ring_commit(ring); |
a2e73f56 AD |
578 | |
579 | for (i = 0; i < adev->usec_timeout; i++) { | |
580 | tmp = le32_to_cpu(adev->wb.wb[index]); | |
581 | if (tmp == 0xDEADBEEF) | |
582 | break; | |
583 | DRM_UDELAY(1); | |
584 | } | |
585 | ||
586 | if (i < adev->usec_timeout) { | |
587 | DRM_INFO("ring test on %d succeeded in %d usecs\n", ring->idx, i); | |
588 | } else { | |
589 | DRM_ERROR("amdgpu: ring %d test failed (0x%08X)\n", | |
590 | ring->idx, tmp); | |
591 | r = -EINVAL; | |
592 | } | |
593 | amdgpu_wb_free(adev, index); | |
594 | ||
595 | return r; | |
596 | } | |
597 | ||
598 | /** | |
599 | * cik_sdma_ring_test_ib - test an IB on the DMA engine | |
600 | * | |
601 | * @ring: amdgpu_ring structure holding ring information | |
602 | * | |
603 | * Test a simple IB in the DMA ring (CIK). | |
604 | * Returns 0 on success, error on failure. | |
605 | */ | |
606 | static int cik_sdma_ring_test_ib(struct amdgpu_ring *ring) | |
607 | { | |
608 | struct amdgpu_device *adev = ring->adev; | |
609 | struct amdgpu_ib ib; | |
1763552e | 610 | struct fence *f = NULL; |
a2e73f56 AD |
611 | unsigned i; |
612 | unsigned index; | |
613 | int r; | |
614 | u32 tmp = 0; | |
615 | u64 gpu_addr; | |
616 | ||
617 | r = amdgpu_wb_get(adev, &index); | |
618 | if (r) { | |
619 | dev_err(adev->dev, "(%d) failed to allocate wb slot\n", r); | |
620 | return r; | |
621 | } | |
622 | ||
623 | gpu_addr = adev->wb.gpu_addr + (index * 4); | |
624 | tmp = 0xCAFEDEAD; | |
625 | adev->wb.wb[index] = cpu_to_le32(tmp); | |
b203dd95 | 626 | memset(&ib, 0, sizeof(ib)); |
b07c60c0 | 627 | r = amdgpu_ib_get(adev, NULL, 256, &ib); |
a2e73f56 | 628 | if (r) { |
a2e73f56 | 629 | DRM_ERROR("amdgpu: failed to get ib (%d).\n", r); |
0011fdaa | 630 | goto err0; |
a2e73f56 AD |
631 | } |
632 | ||
633 | ib.ptr[0] = SDMA_PACKET(SDMA_OPCODE_WRITE, SDMA_WRITE_SUB_OPCODE_LINEAR, 0); | |
634 | ib.ptr[1] = lower_32_bits(gpu_addr); | |
635 | ib.ptr[2] = upper_32_bits(gpu_addr); | |
636 | ib.ptr[3] = 1; | |
637 | ib.ptr[4] = 0xDEADBEEF; | |
638 | ib.length_dw = 5; | |
e86f9cee CK |
639 | r = amdgpu_ib_schedule(ring, 1, &ib, AMDGPU_FENCE_OWNER_UNDEFINED, |
640 | NULL, &f); | |
0011fdaa CZ |
641 | if (r) |
642 | goto err1; | |
a2e73f56 | 643 | |
1763552e | 644 | r = fence_wait(f, false); |
a2e73f56 | 645 | if (r) { |
a2e73f56 | 646 | DRM_ERROR("amdgpu: fence wait failed (%d).\n", r); |
0011fdaa | 647 | goto err1; |
a2e73f56 AD |
648 | } |
649 | for (i = 0; i < adev->usec_timeout; i++) { | |
650 | tmp = le32_to_cpu(adev->wb.wb[index]); | |
651 | if (tmp == 0xDEADBEEF) | |
652 | break; | |
653 | DRM_UDELAY(1); | |
654 | } | |
655 | if (i < adev->usec_timeout) { | |
656 | DRM_INFO("ib test on ring %d succeeded in %u usecs\n", | |
0011fdaa CZ |
657 | ring->idx, i); |
658 | goto err1; | |
a2e73f56 AD |
659 | } else { |
660 | DRM_ERROR("amdgpu: ib test failed (0x%08X)\n", tmp); | |
661 | r = -EINVAL; | |
662 | } | |
0011fdaa CZ |
663 | |
664 | err1: | |
281b4223 | 665 | fence_put(f); |
a2e73f56 | 666 | amdgpu_ib_free(adev, &ib); |
0011fdaa | 667 | err0: |
a2e73f56 AD |
668 | amdgpu_wb_free(adev, index); |
669 | return r; | |
670 | } | |
671 | ||
672 | /** | |
673 | * cik_sdma_vm_copy_pages - update PTEs by copying them from the GART | |
674 | * | |
675 | * @ib: indirect buffer to fill with commands | |
676 | * @pe: addr of the page entry | |
677 | * @src: src addr to copy from | |
678 | * @count: number of page entries to update | |
679 | * | |
680 | * Update PTEs by copying them from the GART using sDMA (CIK). | |
681 | */ | |
682 | static void cik_sdma_vm_copy_pte(struct amdgpu_ib *ib, | |
683 | uint64_t pe, uint64_t src, | |
684 | unsigned count) | |
685 | { | |
686 | while (count) { | |
687 | unsigned bytes = count * 8; | |
688 | if (bytes > 0x1FFFF8) | |
689 | bytes = 0x1FFFF8; | |
690 | ||
691 | ib->ptr[ib->length_dw++] = SDMA_PACKET(SDMA_OPCODE_COPY, | |
692 | SDMA_WRITE_SUB_OPCODE_LINEAR, 0); | |
693 | ib->ptr[ib->length_dw++] = bytes; | |
694 | ib->ptr[ib->length_dw++] = 0; /* src/dst endian swap */ | |
695 | ib->ptr[ib->length_dw++] = lower_32_bits(src); | |
696 | ib->ptr[ib->length_dw++] = upper_32_bits(src); | |
697 | ib->ptr[ib->length_dw++] = lower_32_bits(pe); | |
698 | ib->ptr[ib->length_dw++] = upper_32_bits(pe); | |
699 | ||
700 | pe += bytes; | |
701 | src += bytes; | |
702 | count -= bytes / 8; | |
703 | } | |
704 | } | |
705 | ||
706 | /** | |
707 | * cik_sdma_vm_write_pages - update PTEs by writing them manually | |
708 | * | |
709 | * @ib: indirect buffer to fill with commands | |
710 | * @pe: addr of the page entry | |
711 | * @addr: dst addr to write into pe | |
712 | * @count: number of page entries to update | |
713 | * @incr: increase next addr by incr bytes | |
714 | * @flags: access flags | |
715 | * | |
716 | * Update PTEs by writing them manually using sDMA (CIK). | |
717 | */ | |
718 | static void cik_sdma_vm_write_pte(struct amdgpu_ib *ib, | |
b07c9d2a | 719 | const dma_addr_t *pages_addr, uint64_t pe, |
a2e73f56 AD |
720 | uint64_t addr, unsigned count, |
721 | uint32_t incr, uint32_t flags) | |
722 | { | |
723 | uint64_t value; | |
724 | unsigned ndw; | |
725 | ||
726 | while (count) { | |
727 | ndw = count * 2; | |
728 | if (ndw > 0xFFFFE) | |
729 | ndw = 0xFFFFE; | |
730 | ||
731 | /* for non-physically contiguous pages (system) */ | |
732 | ib->ptr[ib->length_dw++] = SDMA_PACKET(SDMA_OPCODE_WRITE, | |
733 | SDMA_WRITE_SUB_OPCODE_LINEAR, 0); | |
734 | ib->ptr[ib->length_dw++] = pe; | |
735 | ib->ptr[ib->length_dw++] = upper_32_bits(pe); | |
736 | ib->ptr[ib->length_dw++] = ndw; | |
737 | for (; ndw > 0; ndw -= 2, --count, pe += 8) { | |
b07c9d2a | 738 | value = amdgpu_vm_map_gart(pages_addr, addr); |
a2e73f56 AD |
739 | addr += incr; |
740 | value |= flags; | |
741 | ib->ptr[ib->length_dw++] = value; | |
742 | ib->ptr[ib->length_dw++] = upper_32_bits(value); | |
743 | } | |
744 | } | |
745 | } | |
746 | ||
747 | /** | |
748 | * cik_sdma_vm_set_pages - update the page tables using sDMA | |
749 | * | |
750 | * @ib: indirect buffer to fill with commands | |
751 | * @pe: addr of the page entry | |
752 | * @addr: dst addr to write into pe | |
753 | * @count: number of page entries to update | |
754 | * @incr: increase next addr by incr bytes | |
755 | * @flags: access flags | |
756 | * | |
757 | * Update the page tables using sDMA (CIK). | |
758 | */ | |
759 | static void cik_sdma_vm_set_pte_pde(struct amdgpu_ib *ib, | |
760 | uint64_t pe, | |
761 | uint64_t addr, unsigned count, | |
762 | uint32_t incr, uint32_t flags) | |
763 | { | |
764 | uint64_t value; | |
765 | unsigned ndw; | |
766 | ||
767 | while (count) { | |
768 | ndw = count; | |
769 | if (ndw > 0x7FFFF) | |
770 | ndw = 0x7FFFF; | |
771 | ||
772 | if (flags & AMDGPU_PTE_VALID) | |
773 | value = addr; | |
774 | else | |
775 | value = 0; | |
776 | ||
777 | /* for physically contiguous pages (vram) */ | |
778 | ib->ptr[ib->length_dw++] = SDMA_PACKET(SDMA_OPCODE_GENERATE_PTE_PDE, 0, 0); | |
779 | ib->ptr[ib->length_dw++] = pe; /* dst addr */ | |
780 | ib->ptr[ib->length_dw++] = upper_32_bits(pe); | |
781 | ib->ptr[ib->length_dw++] = flags; /* mask */ | |
782 | ib->ptr[ib->length_dw++] = 0; | |
783 | ib->ptr[ib->length_dw++] = value; /* value */ | |
784 | ib->ptr[ib->length_dw++] = upper_32_bits(value); | |
785 | ib->ptr[ib->length_dw++] = incr; /* increment size */ | |
786 | ib->ptr[ib->length_dw++] = 0; | |
787 | ib->ptr[ib->length_dw++] = ndw; /* number of entries */ | |
788 | ||
789 | pe += ndw * 8; | |
790 | addr += ndw * incr; | |
791 | count -= ndw; | |
792 | } | |
793 | } | |
794 | ||
795 | /** | |
796 | * cik_sdma_vm_pad_ib - pad the IB to the required number of dw | |
797 | * | |
798 | * @ib: indirect buffer to fill with padding | |
799 | * | |
800 | */ | |
9e5d5309 | 801 | static void cik_sdma_ring_pad_ib(struct amdgpu_ring *ring, struct amdgpu_ib *ib) |
a2e73f56 | 802 | { |
9e5d5309 | 803 | struct amdgpu_sdma_instance *sdma = amdgpu_get_sdma_instance(ring); |
ac01db3d JZ |
804 | u32 pad_count; |
805 | int i; | |
806 | ||
807 | pad_count = (8 - (ib->length_dw & 0x7)) % 8; | |
808 | for (i = 0; i < pad_count; i++) | |
809 | if (sdma && sdma->burst_nop && (i == 0)) | |
810 | ib->ptr[ib->length_dw++] = | |
811 | SDMA_PACKET(SDMA_OPCODE_NOP, 0, 0) | | |
812 | SDMA_NOP_COUNT(pad_count - 1); | |
813 | else | |
814 | ib->ptr[ib->length_dw++] = | |
815 | SDMA_PACKET(SDMA_OPCODE_NOP, 0, 0); | |
a2e73f56 AD |
816 | } |
817 | ||
818 | /** | |
819 | * cik_sdma_ring_emit_vm_flush - cik vm flush using sDMA | |
820 | * | |
821 | * @ring: amdgpu_ring pointer | |
822 | * @vm: amdgpu_vm pointer | |
823 | * | |
824 | * Update the page table base and flush the VM TLB | |
825 | * using sDMA (CIK). | |
826 | */ | |
827 | static void cik_sdma_ring_emit_vm_flush(struct amdgpu_ring *ring, | |
828 | unsigned vm_id, uint64_t pd_addr) | |
829 | { | |
830 | u32 extra_bits = (SDMA_POLL_REG_MEM_EXTRA_OP(0) | | |
831 | SDMA_POLL_REG_MEM_EXTRA_FUNC(0)); /* always */ | |
832 | ||
833 | amdgpu_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_SRBM_WRITE, 0, 0xf000)); | |
834 | if (vm_id < 8) { | |
835 | amdgpu_ring_write(ring, (mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR + vm_id)); | |
836 | } else { | |
837 | amdgpu_ring_write(ring, (mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR + vm_id - 8)); | |
838 | } | |
839 | amdgpu_ring_write(ring, pd_addr >> 12); | |
840 | ||
a2e73f56 AD |
841 | /* flush TLB */ |
842 | amdgpu_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_SRBM_WRITE, 0, 0xf000)); | |
843 | amdgpu_ring_write(ring, mmVM_INVALIDATE_REQUEST); | |
844 | amdgpu_ring_write(ring, 1 << vm_id); | |
845 | ||
846 | amdgpu_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_POLL_REG_MEM, 0, extra_bits)); | |
847 | amdgpu_ring_write(ring, mmVM_INVALIDATE_REQUEST << 2); | |
848 | amdgpu_ring_write(ring, 0); | |
849 | amdgpu_ring_write(ring, 0); /* reference */ | |
850 | amdgpu_ring_write(ring, 0); /* mask */ | |
851 | amdgpu_ring_write(ring, (0xfff << 16) | 10); /* retry count, poll interval */ | |
852 | } | |
853 | ||
854 | static void cik_enable_sdma_mgcg(struct amdgpu_device *adev, | |
855 | bool enable) | |
856 | { | |
857 | u32 orig, data; | |
858 | ||
859 | if (enable && (adev->cg_flags & AMDGPU_CG_SUPPORT_SDMA_MGCG)) { | |
860 | WREG32(mmSDMA0_CLK_CTRL + SDMA0_REGISTER_OFFSET, 0x00000100); | |
861 | WREG32(mmSDMA0_CLK_CTRL + SDMA1_REGISTER_OFFSET, 0x00000100); | |
862 | } else { | |
863 | orig = data = RREG32(mmSDMA0_CLK_CTRL + SDMA0_REGISTER_OFFSET); | |
864 | data |= 0xff000000; | |
865 | if (data != orig) | |
866 | WREG32(mmSDMA0_CLK_CTRL + SDMA0_REGISTER_OFFSET, data); | |
867 | ||
868 | orig = data = RREG32(mmSDMA0_CLK_CTRL + SDMA1_REGISTER_OFFSET); | |
869 | data |= 0xff000000; | |
870 | if (data != orig) | |
871 | WREG32(mmSDMA0_CLK_CTRL + SDMA1_REGISTER_OFFSET, data); | |
872 | } | |
873 | } | |
874 | ||
875 | static void cik_enable_sdma_mgls(struct amdgpu_device *adev, | |
876 | bool enable) | |
877 | { | |
878 | u32 orig, data; | |
879 | ||
880 | if (enable && (adev->cg_flags & AMDGPU_CG_SUPPORT_SDMA_LS)) { | |
881 | orig = data = RREG32(mmSDMA0_POWER_CNTL + SDMA0_REGISTER_OFFSET); | |
882 | data |= 0x100; | |
883 | if (orig != data) | |
884 | WREG32(mmSDMA0_POWER_CNTL + SDMA0_REGISTER_OFFSET, data); | |
885 | ||
886 | orig = data = RREG32(mmSDMA0_POWER_CNTL + SDMA1_REGISTER_OFFSET); | |
887 | data |= 0x100; | |
888 | if (orig != data) | |
889 | WREG32(mmSDMA0_POWER_CNTL + SDMA1_REGISTER_OFFSET, data); | |
890 | } else { | |
891 | orig = data = RREG32(mmSDMA0_POWER_CNTL + SDMA0_REGISTER_OFFSET); | |
892 | data &= ~0x100; | |
893 | if (orig != data) | |
894 | WREG32(mmSDMA0_POWER_CNTL + SDMA0_REGISTER_OFFSET, data); | |
895 | ||
896 | orig = data = RREG32(mmSDMA0_POWER_CNTL + SDMA1_REGISTER_OFFSET); | |
897 | data &= ~0x100; | |
898 | if (orig != data) | |
899 | WREG32(mmSDMA0_POWER_CNTL + SDMA1_REGISTER_OFFSET, data); | |
900 | } | |
901 | } | |
902 | ||
5fc3aeeb | 903 | static int cik_sdma_early_init(void *handle) |
a2e73f56 | 904 | { |
5fc3aeeb | 905 | struct amdgpu_device *adev = (struct amdgpu_device *)handle; |
906 | ||
c113ea1c AD |
907 | adev->sdma.num_instances = SDMA_MAX_INSTANCE; |
908 | ||
a2e73f56 AD |
909 | cik_sdma_set_ring_funcs(adev); |
910 | cik_sdma_set_irq_funcs(adev); | |
911 | cik_sdma_set_buffer_funcs(adev); | |
912 | cik_sdma_set_vm_pte_funcs(adev); | |
913 | ||
914 | return 0; | |
915 | } | |
916 | ||
5fc3aeeb | 917 | static int cik_sdma_sw_init(void *handle) |
a2e73f56 AD |
918 | { |
919 | struct amdgpu_ring *ring; | |
5fc3aeeb | 920 | struct amdgpu_device *adev = (struct amdgpu_device *)handle; |
c113ea1c | 921 | int r, i; |
a2e73f56 AD |
922 | |
923 | r = cik_sdma_init_microcode(adev); | |
924 | if (r) { | |
925 | DRM_ERROR("Failed to load sdma firmware!\n"); | |
926 | return r; | |
927 | } | |
928 | ||
929 | /* SDMA trap event */ | |
c113ea1c | 930 | r = amdgpu_irq_add_id(adev, 224, &adev->sdma.trap_irq); |
a2e73f56 AD |
931 | if (r) |
932 | return r; | |
933 | ||
934 | /* SDMA Privileged inst */ | |
c113ea1c | 935 | r = amdgpu_irq_add_id(adev, 241, &adev->sdma.illegal_inst_irq); |
a2e73f56 AD |
936 | if (r) |
937 | return r; | |
938 | ||
939 | /* SDMA Privileged inst */ | |
c113ea1c | 940 | r = amdgpu_irq_add_id(adev, 247, &adev->sdma.illegal_inst_irq); |
a2e73f56 AD |
941 | if (r) |
942 | return r; | |
943 | ||
c113ea1c AD |
944 | for (i = 0; i < adev->sdma.num_instances; i++) { |
945 | ring = &adev->sdma.instance[i].ring; | |
946 | ring->ring_obj = NULL; | |
947 | sprintf(ring->name, "sdma%d", i); | |
948 | r = amdgpu_ring_init(adev, ring, 256 * 1024, | |
949 | SDMA_PACKET(SDMA_OPCODE_NOP, 0, 0), 0xf, | |
950 | &adev->sdma.trap_irq, | |
951 | (i == 0) ? | |
952 | AMDGPU_SDMA_IRQ_TRAP0 : AMDGPU_SDMA_IRQ_TRAP1, | |
953 | AMDGPU_RING_TYPE_SDMA); | |
954 | if (r) | |
955 | return r; | |
956 | } | |
a2e73f56 AD |
957 | |
958 | return r; | |
959 | } | |
960 | ||
5fc3aeeb | 961 | static int cik_sdma_sw_fini(void *handle) |
a2e73f56 | 962 | { |
5fc3aeeb | 963 | struct amdgpu_device *adev = (struct amdgpu_device *)handle; |
c113ea1c | 964 | int i; |
5fc3aeeb | 965 | |
c113ea1c AD |
966 | for (i = 0; i < adev->sdma.num_instances; i++) |
967 | amdgpu_ring_fini(&adev->sdma.instance[i].ring); | |
a2e73f56 AD |
968 | |
969 | return 0; | |
970 | } | |
971 | ||
5fc3aeeb | 972 | static int cik_sdma_hw_init(void *handle) |
a2e73f56 AD |
973 | { |
974 | int r; | |
5fc3aeeb | 975 | struct amdgpu_device *adev = (struct amdgpu_device *)handle; |
a2e73f56 AD |
976 | |
977 | r = cik_sdma_start(adev); | |
978 | if (r) | |
979 | return r; | |
980 | ||
981 | return r; | |
982 | } | |
983 | ||
5fc3aeeb | 984 | static int cik_sdma_hw_fini(void *handle) |
a2e73f56 | 985 | { |
5fc3aeeb | 986 | struct amdgpu_device *adev = (struct amdgpu_device *)handle; |
987 | ||
a2e73f56 AD |
988 | cik_sdma_enable(adev, false); |
989 | ||
990 | return 0; | |
991 | } | |
992 | ||
5fc3aeeb | 993 | static int cik_sdma_suspend(void *handle) |
a2e73f56 | 994 | { |
5fc3aeeb | 995 | struct amdgpu_device *adev = (struct amdgpu_device *)handle; |
a2e73f56 AD |
996 | |
997 | return cik_sdma_hw_fini(adev); | |
998 | } | |
999 | ||
5fc3aeeb | 1000 | static int cik_sdma_resume(void *handle) |
a2e73f56 | 1001 | { |
5fc3aeeb | 1002 | struct amdgpu_device *adev = (struct amdgpu_device *)handle; |
a2e73f56 AD |
1003 | |
1004 | return cik_sdma_hw_init(adev); | |
1005 | } | |
1006 | ||
5fc3aeeb | 1007 | static bool cik_sdma_is_idle(void *handle) |
a2e73f56 | 1008 | { |
5fc3aeeb | 1009 | struct amdgpu_device *adev = (struct amdgpu_device *)handle; |
a2e73f56 AD |
1010 | u32 tmp = RREG32(mmSRBM_STATUS2); |
1011 | ||
1012 | if (tmp & (SRBM_STATUS2__SDMA_BUSY_MASK | | |
1013 | SRBM_STATUS2__SDMA1_BUSY_MASK)) | |
1014 | return false; | |
1015 | ||
1016 | return true; | |
1017 | } | |
1018 | ||
5fc3aeeb | 1019 | static int cik_sdma_wait_for_idle(void *handle) |
a2e73f56 AD |
1020 | { |
1021 | unsigned i; | |
1022 | u32 tmp; | |
5fc3aeeb | 1023 | struct amdgpu_device *adev = (struct amdgpu_device *)handle; |
a2e73f56 AD |
1024 | |
1025 | for (i = 0; i < adev->usec_timeout; i++) { | |
1026 | tmp = RREG32(mmSRBM_STATUS2) & (SRBM_STATUS2__SDMA_BUSY_MASK | | |
1027 | SRBM_STATUS2__SDMA1_BUSY_MASK); | |
1028 | ||
1029 | if (!tmp) | |
1030 | return 0; | |
1031 | udelay(1); | |
1032 | } | |
1033 | return -ETIMEDOUT; | |
1034 | } | |
1035 | ||
5fc3aeeb | 1036 | static void cik_sdma_print_status(void *handle) |
a2e73f56 AD |
1037 | { |
1038 | int i, j; | |
5fc3aeeb | 1039 | struct amdgpu_device *adev = (struct amdgpu_device *)handle; |
a2e73f56 AD |
1040 | |
1041 | dev_info(adev->dev, "CIK SDMA registers\n"); | |
1042 | dev_info(adev->dev, " SRBM_STATUS2=0x%08X\n", | |
1043 | RREG32(mmSRBM_STATUS2)); | |
c113ea1c | 1044 | for (i = 0; i < adev->sdma.num_instances; i++) { |
a2e73f56 AD |
1045 | dev_info(adev->dev, " SDMA%d_STATUS_REG=0x%08X\n", |
1046 | i, RREG32(mmSDMA0_STATUS_REG + sdma_offsets[i])); | |
1047 | dev_info(adev->dev, " SDMA%d_ME_CNTL=0x%08X\n", | |
1048 | i, RREG32(mmSDMA0_F32_CNTL + sdma_offsets[i])); | |
1049 | dev_info(adev->dev, " SDMA%d_CNTL=0x%08X\n", | |
1050 | i, RREG32(mmSDMA0_CNTL + sdma_offsets[i])); | |
1051 | dev_info(adev->dev, " SDMA%d_SEM_INCOMPLETE_TIMER_CNTL=0x%08X\n", | |
1052 | i, RREG32(mmSDMA0_SEM_INCOMPLETE_TIMER_CNTL + sdma_offsets[i])); | |
1053 | dev_info(adev->dev, " SDMA%d_SEM_WAIT_FAIL_TIMER_CNTL=0x%08X\n", | |
1054 | i, RREG32(mmSDMA0_SEM_WAIT_FAIL_TIMER_CNTL + sdma_offsets[i])); | |
1055 | dev_info(adev->dev, " SDMA%d_GFX_IB_CNTL=0x%08X\n", | |
1056 | i, RREG32(mmSDMA0_GFX_IB_CNTL + sdma_offsets[i])); | |
1057 | dev_info(adev->dev, " SDMA%d_GFX_RB_CNTL=0x%08X\n", | |
1058 | i, RREG32(mmSDMA0_GFX_RB_CNTL + sdma_offsets[i])); | |
1059 | dev_info(adev->dev, " SDMA%d_GFX_RB_RPTR=0x%08X\n", | |
1060 | i, RREG32(mmSDMA0_GFX_RB_RPTR + sdma_offsets[i])); | |
1061 | dev_info(adev->dev, " SDMA%d_GFX_RB_WPTR=0x%08X\n", | |
1062 | i, RREG32(mmSDMA0_GFX_RB_WPTR + sdma_offsets[i])); | |
1063 | dev_info(adev->dev, " SDMA%d_GFX_RB_RPTR_ADDR_HI=0x%08X\n", | |
1064 | i, RREG32(mmSDMA0_GFX_RB_RPTR_ADDR_HI + sdma_offsets[i])); | |
1065 | dev_info(adev->dev, " SDMA%d_GFX_RB_RPTR_ADDR_LO=0x%08X\n", | |
1066 | i, RREG32(mmSDMA0_GFX_RB_RPTR_ADDR_LO + sdma_offsets[i])); | |
1067 | dev_info(adev->dev, " SDMA%d_GFX_RB_BASE=0x%08X\n", | |
1068 | i, RREG32(mmSDMA0_GFX_RB_BASE + sdma_offsets[i])); | |
1069 | dev_info(adev->dev, " SDMA%d_GFX_RB_BASE_HI=0x%08X\n", | |
1070 | i, RREG32(mmSDMA0_GFX_RB_BASE_HI + sdma_offsets[i])); | |
2b3a765d AD |
1071 | dev_info(adev->dev, " SDMA%d_TILING_CONFIG=0x%08X\n", |
1072 | i, RREG32(mmSDMA0_TILING_CONFIG + sdma_offsets[i])); | |
a2e73f56 AD |
1073 | mutex_lock(&adev->srbm_mutex); |
1074 | for (j = 0; j < 16; j++) { | |
1075 | cik_srbm_select(adev, 0, 0, 0, j); | |
1076 | dev_info(adev->dev, " VM %d:\n", j); | |
1077 | dev_info(adev->dev, " SDMA0_GFX_VIRTUAL_ADDR=0x%08X\n", | |
1078 | RREG32(mmSDMA0_GFX_VIRTUAL_ADDR + sdma_offsets[i])); | |
1079 | dev_info(adev->dev, " SDMA0_GFX_APE1_CNTL=0x%08X\n", | |
1080 | RREG32(mmSDMA0_GFX_APE1_CNTL + sdma_offsets[i])); | |
1081 | } | |
1082 | cik_srbm_select(adev, 0, 0, 0, 0); | |
1083 | mutex_unlock(&adev->srbm_mutex); | |
1084 | } | |
1085 | } | |
1086 | ||
5fc3aeeb | 1087 | static int cik_sdma_soft_reset(void *handle) |
a2e73f56 AD |
1088 | { |
1089 | u32 srbm_soft_reset = 0; | |
5fc3aeeb | 1090 | struct amdgpu_device *adev = (struct amdgpu_device *)handle; |
a2e73f56 AD |
1091 | u32 tmp = RREG32(mmSRBM_STATUS2); |
1092 | ||
1093 | if (tmp & SRBM_STATUS2__SDMA_BUSY_MASK) { | |
1094 | /* sdma0 */ | |
1095 | tmp = RREG32(mmSDMA0_F32_CNTL + SDMA0_REGISTER_OFFSET); | |
1096 | tmp |= SDMA0_F32_CNTL__HALT_MASK; | |
1097 | WREG32(mmSDMA0_F32_CNTL + SDMA0_REGISTER_OFFSET, tmp); | |
1098 | srbm_soft_reset |= SRBM_SOFT_RESET__SOFT_RESET_SDMA_MASK; | |
1099 | } | |
1100 | if (tmp & SRBM_STATUS2__SDMA1_BUSY_MASK) { | |
1101 | /* sdma1 */ | |
1102 | tmp = RREG32(mmSDMA0_F32_CNTL + SDMA1_REGISTER_OFFSET); | |
1103 | tmp |= SDMA0_F32_CNTL__HALT_MASK; | |
1104 | WREG32(mmSDMA0_F32_CNTL + SDMA1_REGISTER_OFFSET, tmp); | |
1105 | srbm_soft_reset |= SRBM_SOFT_RESET__SOFT_RESET_SDMA1_MASK; | |
1106 | } | |
1107 | ||
1108 | if (srbm_soft_reset) { | |
5fc3aeeb | 1109 | cik_sdma_print_status((void *)adev); |
a2e73f56 AD |
1110 | |
1111 | tmp = RREG32(mmSRBM_SOFT_RESET); | |
1112 | tmp |= srbm_soft_reset; | |
1113 | dev_info(adev->dev, "SRBM_SOFT_RESET=0x%08X\n", tmp); | |
1114 | WREG32(mmSRBM_SOFT_RESET, tmp); | |
1115 | tmp = RREG32(mmSRBM_SOFT_RESET); | |
1116 | ||
1117 | udelay(50); | |
1118 | ||
1119 | tmp &= ~srbm_soft_reset; | |
1120 | WREG32(mmSRBM_SOFT_RESET, tmp); | |
1121 | tmp = RREG32(mmSRBM_SOFT_RESET); | |
1122 | ||
1123 | /* Wait a little for things to settle down */ | |
1124 | udelay(50); | |
1125 | ||
5fc3aeeb | 1126 | cik_sdma_print_status((void *)adev); |
a2e73f56 AD |
1127 | } |
1128 | ||
1129 | return 0; | |
1130 | } | |
1131 | ||
1132 | static int cik_sdma_set_trap_irq_state(struct amdgpu_device *adev, | |
1133 | struct amdgpu_irq_src *src, | |
1134 | unsigned type, | |
1135 | enum amdgpu_interrupt_state state) | |
1136 | { | |
1137 | u32 sdma_cntl; | |
1138 | ||
1139 | switch (type) { | |
1140 | case AMDGPU_SDMA_IRQ_TRAP0: | |
1141 | switch (state) { | |
1142 | case AMDGPU_IRQ_STATE_DISABLE: | |
1143 | sdma_cntl = RREG32(mmSDMA0_CNTL + SDMA0_REGISTER_OFFSET); | |
1144 | sdma_cntl &= ~SDMA0_CNTL__TRAP_ENABLE_MASK; | |
1145 | WREG32(mmSDMA0_CNTL + SDMA0_REGISTER_OFFSET, sdma_cntl); | |
1146 | break; | |
1147 | case AMDGPU_IRQ_STATE_ENABLE: | |
1148 | sdma_cntl = RREG32(mmSDMA0_CNTL + SDMA0_REGISTER_OFFSET); | |
1149 | sdma_cntl |= SDMA0_CNTL__TRAP_ENABLE_MASK; | |
1150 | WREG32(mmSDMA0_CNTL + SDMA0_REGISTER_OFFSET, sdma_cntl); | |
1151 | break; | |
1152 | default: | |
1153 | break; | |
1154 | } | |
1155 | break; | |
1156 | case AMDGPU_SDMA_IRQ_TRAP1: | |
1157 | switch (state) { | |
1158 | case AMDGPU_IRQ_STATE_DISABLE: | |
1159 | sdma_cntl = RREG32(mmSDMA0_CNTL + SDMA1_REGISTER_OFFSET); | |
1160 | sdma_cntl &= ~SDMA0_CNTL__TRAP_ENABLE_MASK; | |
1161 | WREG32(mmSDMA0_CNTL + SDMA1_REGISTER_OFFSET, sdma_cntl); | |
1162 | break; | |
1163 | case AMDGPU_IRQ_STATE_ENABLE: | |
1164 | sdma_cntl = RREG32(mmSDMA0_CNTL + SDMA1_REGISTER_OFFSET); | |
1165 | sdma_cntl |= SDMA0_CNTL__TRAP_ENABLE_MASK; | |
1166 | WREG32(mmSDMA0_CNTL + SDMA1_REGISTER_OFFSET, sdma_cntl); | |
1167 | break; | |
1168 | default: | |
1169 | break; | |
1170 | } | |
1171 | break; | |
1172 | default: | |
1173 | break; | |
1174 | } | |
1175 | return 0; | |
1176 | } | |
1177 | ||
1178 | static int cik_sdma_process_trap_irq(struct amdgpu_device *adev, | |
1179 | struct amdgpu_irq_src *source, | |
1180 | struct amdgpu_iv_entry *entry) | |
1181 | { | |
1182 | u8 instance_id, queue_id; | |
1183 | ||
1184 | instance_id = (entry->ring_id & 0x3) >> 0; | |
1185 | queue_id = (entry->ring_id & 0xc) >> 2; | |
1186 | DRM_DEBUG("IH: SDMA trap\n"); | |
1187 | switch (instance_id) { | |
1188 | case 0: | |
1189 | switch (queue_id) { | |
1190 | case 0: | |
c113ea1c | 1191 | amdgpu_fence_process(&adev->sdma.instance[0].ring); |
a2e73f56 AD |
1192 | break; |
1193 | case 1: | |
1194 | /* XXX compute */ | |
1195 | break; | |
1196 | case 2: | |
1197 | /* XXX compute */ | |
1198 | break; | |
1199 | } | |
1200 | break; | |
1201 | case 1: | |
1202 | switch (queue_id) { | |
1203 | case 0: | |
c113ea1c | 1204 | amdgpu_fence_process(&adev->sdma.instance[1].ring); |
a2e73f56 AD |
1205 | break; |
1206 | case 1: | |
1207 | /* XXX compute */ | |
1208 | break; | |
1209 | case 2: | |
1210 | /* XXX compute */ | |
1211 | break; | |
1212 | } | |
1213 | break; | |
1214 | } | |
1215 | ||
1216 | return 0; | |
1217 | } | |
1218 | ||
1219 | static int cik_sdma_process_illegal_inst_irq(struct amdgpu_device *adev, | |
1220 | struct amdgpu_irq_src *source, | |
1221 | struct amdgpu_iv_entry *entry) | |
1222 | { | |
1223 | DRM_ERROR("Illegal instruction in SDMA command stream\n"); | |
1224 | schedule_work(&adev->reset_work); | |
1225 | return 0; | |
1226 | } | |
1227 | ||
5fc3aeeb | 1228 | static int cik_sdma_set_clockgating_state(void *handle, |
1229 | enum amd_clockgating_state state) | |
a2e73f56 AD |
1230 | { |
1231 | bool gate = false; | |
5fc3aeeb | 1232 | struct amdgpu_device *adev = (struct amdgpu_device *)handle; |
a2e73f56 | 1233 | |
5fc3aeeb | 1234 | if (state == AMD_CG_STATE_GATE) |
a2e73f56 AD |
1235 | gate = true; |
1236 | ||
1237 | cik_enable_sdma_mgcg(adev, gate); | |
1238 | cik_enable_sdma_mgls(adev, gate); | |
1239 | ||
1240 | return 0; | |
1241 | } | |
1242 | ||
5fc3aeeb | 1243 | static int cik_sdma_set_powergating_state(void *handle, |
1244 | enum amd_powergating_state state) | |
a2e73f56 AD |
1245 | { |
1246 | return 0; | |
1247 | } | |
1248 | ||
5fc3aeeb | 1249 | const struct amd_ip_funcs cik_sdma_ip_funcs = { |
a2e73f56 AD |
1250 | .early_init = cik_sdma_early_init, |
1251 | .late_init = NULL, | |
1252 | .sw_init = cik_sdma_sw_init, | |
1253 | .sw_fini = cik_sdma_sw_fini, | |
1254 | .hw_init = cik_sdma_hw_init, | |
1255 | .hw_fini = cik_sdma_hw_fini, | |
1256 | .suspend = cik_sdma_suspend, | |
1257 | .resume = cik_sdma_resume, | |
1258 | .is_idle = cik_sdma_is_idle, | |
1259 | .wait_for_idle = cik_sdma_wait_for_idle, | |
1260 | .soft_reset = cik_sdma_soft_reset, | |
1261 | .print_status = cik_sdma_print_status, | |
1262 | .set_clockgating_state = cik_sdma_set_clockgating_state, | |
1263 | .set_powergating_state = cik_sdma_set_powergating_state, | |
1264 | }; | |
1265 | ||
a2e73f56 AD |
1266 | static const struct amdgpu_ring_funcs cik_sdma_ring_funcs = { |
1267 | .get_rptr = cik_sdma_ring_get_rptr, | |
1268 | .get_wptr = cik_sdma_ring_get_wptr, | |
1269 | .set_wptr = cik_sdma_ring_set_wptr, | |
1270 | .parse_cs = NULL, | |
1271 | .emit_ib = cik_sdma_ring_emit_ib, | |
1272 | .emit_fence = cik_sdma_ring_emit_fence, | |
a2e73f56 | 1273 | .emit_vm_flush = cik_sdma_ring_emit_vm_flush, |
d2edb07b | 1274 | .emit_hdp_flush = cik_sdma_ring_emit_hdp_flush, |
a2e73f56 AD |
1275 | .test_ring = cik_sdma_ring_test_ring, |
1276 | .test_ib = cik_sdma_ring_test_ib, | |
ac01db3d | 1277 | .insert_nop = cik_sdma_ring_insert_nop, |
9e5d5309 | 1278 | .pad_ib = cik_sdma_ring_pad_ib, |
a2e73f56 AD |
1279 | }; |
1280 | ||
1281 | static void cik_sdma_set_ring_funcs(struct amdgpu_device *adev) | |
1282 | { | |
c113ea1c AD |
1283 | int i; |
1284 | ||
1285 | for (i = 0; i < adev->sdma.num_instances; i++) | |
1286 | adev->sdma.instance[i].ring.funcs = &cik_sdma_ring_funcs; | |
a2e73f56 AD |
1287 | } |
1288 | ||
1289 | static const struct amdgpu_irq_src_funcs cik_sdma_trap_irq_funcs = { | |
1290 | .set = cik_sdma_set_trap_irq_state, | |
1291 | .process = cik_sdma_process_trap_irq, | |
1292 | }; | |
1293 | ||
1294 | static const struct amdgpu_irq_src_funcs cik_sdma_illegal_inst_irq_funcs = { | |
1295 | .process = cik_sdma_process_illegal_inst_irq, | |
1296 | }; | |
1297 | ||
1298 | static void cik_sdma_set_irq_funcs(struct amdgpu_device *adev) | |
1299 | { | |
c113ea1c AD |
1300 | adev->sdma.trap_irq.num_types = AMDGPU_SDMA_IRQ_LAST; |
1301 | adev->sdma.trap_irq.funcs = &cik_sdma_trap_irq_funcs; | |
1302 | adev->sdma.illegal_inst_irq.funcs = &cik_sdma_illegal_inst_irq_funcs; | |
a2e73f56 AD |
1303 | } |
1304 | ||
1305 | /** | |
1306 | * cik_sdma_emit_copy_buffer - copy buffer using the sDMA engine | |
1307 | * | |
1308 | * @ring: amdgpu_ring structure holding ring information | |
1309 | * @src_offset: src GPU address | |
1310 | * @dst_offset: dst GPU address | |
1311 | * @byte_count: number of bytes to xfer | |
1312 | * | |
1313 | * Copy GPU buffers using the DMA engine (CIK). | |
1314 | * Used by the amdgpu ttm implementation to move pages if | |
1315 | * registered as the asic copy callback. | |
1316 | */ | |
c7ae72c0 | 1317 | static void cik_sdma_emit_copy_buffer(struct amdgpu_ib *ib, |
a2e73f56 AD |
1318 | uint64_t src_offset, |
1319 | uint64_t dst_offset, | |
1320 | uint32_t byte_count) | |
1321 | { | |
c7ae72c0 CZ |
1322 | ib->ptr[ib->length_dw++] = SDMA_PACKET(SDMA_OPCODE_COPY, SDMA_COPY_SUB_OPCODE_LINEAR, 0); |
1323 | ib->ptr[ib->length_dw++] = byte_count; | |
1324 | ib->ptr[ib->length_dw++] = 0; /* src/dst endian swap */ | |
1325 | ib->ptr[ib->length_dw++] = lower_32_bits(src_offset); | |
1326 | ib->ptr[ib->length_dw++] = upper_32_bits(src_offset); | |
1327 | ib->ptr[ib->length_dw++] = lower_32_bits(dst_offset); | |
1328 | ib->ptr[ib->length_dw++] = upper_32_bits(dst_offset); | |
a2e73f56 AD |
1329 | } |
1330 | ||
1331 | /** | |
1332 | * cik_sdma_emit_fill_buffer - fill buffer using the sDMA engine | |
1333 | * | |
1334 | * @ring: amdgpu_ring structure holding ring information | |
1335 | * @src_data: value to write to buffer | |
1336 | * @dst_offset: dst GPU address | |
1337 | * @byte_count: number of bytes to xfer | |
1338 | * | |
1339 | * Fill GPU buffers using the DMA engine (CIK). | |
1340 | */ | |
6e7a3840 | 1341 | static void cik_sdma_emit_fill_buffer(struct amdgpu_ib *ib, |
a2e73f56 AD |
1342 | uint32_t src_data, |
1343 | uint64_t dst_offset, | |
1344 | uint32_t byte_count) | |
1345 | { | |
6e7a3840 CZ |
1346 | ib->ptr[ib->length_dw++] = SDMA_PACKET(SDMA_OPCODE_CONSTANT_FILL, 0, 0); |
1347 | ib->ptr[ib->length_dw++] = lower_32_bits(dst_offset); | |
1348 | ib->ptr[ib->length_dw++] = upper_32_bits(dst_offset); | |
1349 | ib->ptr[ib->length_dw++] = src_data; | |
1350 | ib->ptr[ib->length_dw++] = byte_count; | |
a2e73f56 AD |
1351 | } |
1352 | ||
1353 | static const struct amdgpu_buffer_funcs cik_sdma_buffer_funcs = { | |
1354 | .copy_max_bytes = 0x1fffff, | |
1355 | .copy_num_dw = 7, | |
1356 | .emit_copy_buffer = cik_sdma_emit_copy_buffer, | |
1357 | ||
1358 | .fill_max_bytes = 0x1fffff, | |
1359 | .fill_num_dw = 5, | |
1360 | .emit_fill_buffer = cik_sdma_emit_fill_buffer, | |
1361 | }; | |
1362 | ||
1363 | static void cik_sdma_set_buffer_funcs(struct amdgpu_device *adev) | |
1364 | { | |
1365 | if (adev->mman.buffer_funcs == NULL) { | |
1366 | adev->mman.buffer_funcs = &cik_sdma_buffer_funcs; | |
c113ea1c | 1367 | adev->mman.buffer_funcs_ring = &adev->sdma.instance[0].ring; |
a2e73f56 AD |
1368 | } |
1369 | } | |
1370 | ||
1371 | static const struct amdgpu_vm_pte_funcs cik_sdma_vm_pte_funcs = { | |
1372 | .copy_pte = cik_sdma_vm_copy_pte, | |
1373 | .write_pte = cik_sdma_vm_write_pte, | |
1374 | .set_pte_pde = cik_sdma_vm_set_pte_pde, | |
a2e73f56 AD |
1375 | }; |
1376 | ||
1377 | static void cik_sdma_set_vm_pte_funcs(struct amdgpu_device *adev) | |
1378 | { | |
2d55e45a CK |
1379 | unsigned i; |
1380 | ||
a2e73f56 AD |
1381 | if (adev->vm_manager.vm_pte_funcs == NULL) { |
1382 | adev->vm_manager.vm_pte_funcs = &cik_sdma_vm_pte_funcs; | |
2d55e45a CK |
1383 | for (i = 0; i < adev->sdma.num_instances; i++) |
1384 | adev->vm_manager.vm_pte_rings[i] = | |
1385 | &adev->sdma.instance[i].ring; | |
1386 | ||
1387 | adev->vm_manager.vm_pte_num_rings = adev->sdma.num_instances; | |
a2e73f56 AD |
1388 | } |
1389 | } |