Commit | Line | Data |
---|---|---|
a2e73f56 AD |
1 | /* |
2 | * Copyright 2012 Advanced Micro Devices, Inc. | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice shall be included in | |
12 | * all copies or substantial portions of the Software. | |
13 | * | |
14 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
15 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
16 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
17 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR | |
18 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | |
19 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
20 | * OTHER DEALINGS IN THE SOFTWARE. | |
21 | * | |
22 | */ | |
23 | #include "drmP.h" | |
24 | #include "amdgpu.h" | |
25 | #include "amdgpu_ih.h" | |
26 | #include "cikd.h" | |
27 | ||
28 | #include "bif/bif_4_1_d.h" | |
29 | #include "bif/bif_4_1_sh_mask.h" | |
30 | ||
31 | #include "oss/oss_2_0_d.h" | |
32 | #include "oss/oss_2_0_sh_mask.h" | |
33 | ||
34 | /* | |
35 | * Interrupts | |
36 | * Starting with r6xx, interrupts are handled via a ring buffer. | |
37 | * Ring buffers are areas of GPU accessible memory that the GPU | |
38 | * writes interrupt vectors into and the host reads vectors out of. | |
39 | * There is a rptr (read pointer) that determines where the | |
40 | * host is currently reading, and a wptr (write pointer) | |
41 | * which determines where the GPU has written. When the | |
42 | * pointers are equal, the ring is idle. When the GPU | |
43 | * writes vectors to the ring buffer, it increments the | |
44 | * wptr. When there is an interrupt, the host then starts | |
45 | * fetching commands and processing them until the pointers are | |
46 | * equal again at which point it updates the rptr. | |
47 | */ | |
48 | ||
49 | static void cik_ih_set_interrupt_funcs(struct amdgpu_device *adev); | |
50 | ||
51 | /** | |
52 | * cik_ih_enable_interrupts - Enable the interrupt ring buffer | |
53 | * | |
54 | * @adev: amdgpu_device pointer | |
55 | * | |
56 | * Enable the interrupt ring buffer (CIK). | |
57 | */ | |
58 | static void cik_ih_enable_interrupts(struct amdgpu_device *adev) | |
59 | { | |
60 | u32 ih_cntl = RREG32(mmIH_CNTL); | |
61 | u32 ih_rb_cntl = RREG32(mmIH_RB_CNTL); | |
62 | ||
63 | ih_cntl |= IH_CNTL__ENABLE_INTR_MASK; | |
64 | ih_rb_cntl |= IH_RB_CNTL__RB_ENABLE_MASK; | |
65 | WREG32(mmIH_CNTL, ih_cntl); | |
66 | WREG32(mmIH_RB_CNTL, ih_rb_cntl); | |
67 | adev->irq.ih.enabled = true; | |
68 | } | |
69 | ||
70 | /** | |
71 | * cik_ih_disable_interrupts - Disable the interrupt ring buffer | |
72 | * | |
73 | * @adev: amdgpu_device pointer | |
74 | * | |
75 | * Disable the interrupt ring buffer (CIK). | |
76 | */ | |
77 | static void cik_ih_disable_interrupts(struct amdgpu_device *adev) | |
78 | { | |
79 | u32 ih_rb_cntl = RREG32(mmIH_RB_CNTL); | |
80 | u32 ih_cntl = RREG32(mmIH_CNTL); | |
81 | ||
82 | ih_rb_cntl &= ~IH_RB_CNTL__RB_ENABLE_MASK; | |
83 | ih_cntl &= ~IH_CNTL__ENABLE_INTR_MASK; | |
84 | WREG32(mmIH_RB_CNTL, ih_rb_cntl); | |
85 | WREG32(mmIH_CNTL, ih_cntl); | |
86 | /* set rptr, wptr to 0 */ | |
87 | WREG32(mmIH_RB_RPTR, 0); | |
88 | WREG32(mmIH_RB_WPTR, 0); | |
89 | adev->irq.ih.enabled = false; | |
90 | adev->irq.ih.rptr = 0; | |
91 | } | |
92 | ||
93 | /** | |
94 | * cik_ih_irq_init - init and enable the interrupt ring | |
95 | * | |
96 | * @adev: amdgpu_device pointer | |
97 | * | |
98 | * Allocate a ring buffer for the interrupt controller, | |
99 | * enable the RLC, disable interrupts, enable the IH | |
100 | * ring buffer and enable it (CIK). | |
101 | * Called at device load and reume. | |
102 | * Returns 0 for success, errors for failure. | |
103 | */ | |
104 | static int cik_ih_irq_init(struct amdgpu_device *adev) | |
105 | { | |
106 | int ret = 0; | |
107 | int rb_bufsz; | |
108 | u32 interrupt_cntl, ih_cntl, ih_rb_cntl; | |
109 | u64 wptr_off; | |
110 | ||
111 | /* disable irqs */ | |
112 | cik_ih_disable_interrupts(adev); | |
113 | ||
114 | /* setup interrupt control */ | |
115 | WREG32(mmINTERRUPT_CNTL2, adev->dummy_page.addr >> 8); | |
116 | interrupt_cntl = RREG32(mmINTERRUPT_CNTL); | |
117 | /* INTERRUPT_CNTL__IH_DUMMY_RD_OVERRIDE_MASK=0 - dummy read disabled with msi, enabled without msi | |
118 | * INTERRUPT_CNTL__IH_DUMMY_RD_OVERRIDE_MASK=1 - dummy read controlled by IH_DUMMY_RD_EN | |
119 | */ | |
120 | interrupt_cntl &= ~INTERRUPT_CNTL__IH_DUMMY_RD_OVERRIDE_MASK; | |
121 | /* INTERRUPT_CNTL__IH_REQ_NONSNOOP_EN_MASK=1 if ring is in non-cacheable memory, e.g., vram */ | |
122 | interrupt_cntl &= ~INTERRUPT_CNTL__IH_REQ_NONSNOOP_EN_MASK; | |
123 | WREG32(mmINTERRUPT_CNTL, interrupt_cntl); | |
124 | ||
125 | WREG32(mmIH_RB_BASE, adev->irq.ih.gpu_addr >> 8); | |
126 | rb_bufsz = order_base_2(adev->irq.ih.ring_size / 4); | |
127 | ||
128 | ih_rb_cntl = (IH_RB_CNTL__WPTR_OVERFLOW_ENABLE_MASK | | |
129 | IH_RB_CNTL__WPTR_OVERFLOW_CLEAR_MASK | | |
130 | (rb_bufsz << 1)); | |
131 | ||
132 | ih_rb_cntl |= IH_RB_CNTL__WPTR_WRITEBACK_ENABLE_MASK; | |
133 | ||
134 | /* set the writeback address whether it's enabled or not */ | |
135 | wptr_off = adev->wb.gpu_addr + (adev->irq.ih.wptr_offs * 4); | |
136 | WREG32(mmIH_RB_WPTR_ADDR_LO, lower_32_bits(wptr_off)); | |
137 | WREG32(mmIH_RB_WPTR_ADDR_HI, upper_32_bits(wptr_off) & 0xFF); | |
138 | ||
139 | WREG32(mmIH_RB_CNTL, ih_rb_cntl); | |
140 | ||
141 | /* set rptr, wptr to 0 */ | |
142 | WREG32(mmIH_RB_RPTR, 0); | |
143 | WREG32(mmIH_RB_WPTR, 0); | |
144 | ||
145 | /* Default settings for IH_CNTL (disabled at first) */ | |
146 | ih_cntl = (0x10 << IH_CNTL__MC_WRREQ_CREDIT__SHIFT) | | |
147 | (0x10 << IH_CNTL__MC_WR_CLEAN_CNT__SHIFT) | | |
148 | (0 << IH_CNTL__MC_VMID__SHIFT); | |
149 | /* IH_CNTL__RPTR_REARM_MASK only works if msi's are enabled */ | |
150 | if (adev->irq.msi_enabled) | |
151 | ih_cntl |= IH_CNTL__RPTR_REARM_MASK; | |
152 | WREG32(mmIH_CNTL, ih_cntl); | |
153 | ||
154 | pci_set_master(adev->pdev); | |
155 | ||
156 | /* enable irqs */ | |
157 | cik_ih_enable_interrupts(adev); | |
158 | ||
159 | return ret; | |
160 | } | |
161 | ||
162 | /** | |
163 | * cik_ih_irq_disable - disable interrupts | |
164 | * | |
165 | * @adev: amdgpu_device pointer | |
166 | * | |
167 | * Disable interrupts on the hw (CIK). | |
168 | */ | |
169 | static void cik_ih_irq_disable(struct amdgpu_device *adev) | |
170 | { | |
171 | cik_ih_disable_interrupts(adev); | |
172 | /* Wait and acknowledge irq */ | |
173 | mdelay(1); | |
174 | } | |
175 | ||
176 | /** | |
177 | * cik_ih_get_wptr - get the IH ring buffer wptr | |
178 | * | |
179 | * @adev: amdgpu_device pointer | |
180 | * | |
181 | * Get the IH ring buffer wptr from either the register | |
182 | * or the writeback memory buffer (CIK). Also check for | |
183 | * ring buffer overflow and deal with it. | |
184 | * Used by cik_irq_process(). | |
185 | * Returns the value of the wptr. | |
186 | */ | |
187 | static u32 cik_ih_get_wptr(struct amdgpu_device *adev) | |
188 | { | |
189 | u32 wptr, tmp; | |
190 | ||
191 | wptr = le32_to_cpu(adev->wb.wb[adev->irq.ih.wptr_offs]); | |
192 | ||
193 | if (wptr & IH_RB_WPTR__RB_OVERFLOW_MASK) { | |
194 | wptr &= ~IH_RB_WPTR__RB_OVERFLOW_MASK; | |
195 | /* When a ring buffer overflow happen start parsing interrupt | |
196 | * from the last not overwritten vector (wptr + 16). Hopefully | |
197 | * this should allow us to catchup. | |
198 | */ | |
199 | dev_warn(adev->dev, "IH ring buffer overflow (0x%08X, 0x%08X, 0x%08X)\n", | |
200 | wptr, adev->irq.ih.rptr, (wptr + 16) & adev->irq.ih.ptr_mask); | |
201 | adev->irq.ih.rptr = (wptr + 16) & adev->irq.ih.ptr_mask; | |
202 | tmp = RREG32(mmIH_RB_CNTL); | |
203 | tmp |= IH_RB_CNTL__WPTR_OVERFLOW_CLEAR_MASK; | |
204 | WREG32(mmIH_RB_CNTL, tmp); | |
205 | } | |
206 | return (wptr & adev->irq.ih.ptr_mask); | |
207 | } | |
208 | ||
209 | /* CIK IV Ring | |
210 | * Each IV ring entry is 128 bits: | |
211 | * [7:0] - interrupt source id | |
212 | * [31:8] - reserved | |
213 | * [59:32] - interrupt source data | |
214 | * [63:60] - reserved | |
215 | * [71:64] - RINGID | |
216 | * CP: | |
217 | * ME_ID [1:0], PIPE_ID[1:0], QUEUE_ID[2:0] | |
218 | * QUEUE_ID - for compute, which of the 8 queues owned by the dispatcher | |
219 | * - for gfx, hw shader state (0=PS...5=LS, 6=CS) | |
220 | * ME_ID - 0 = gfx, 1 = first 4 CS pipes, 2 = second 4 CS pipes | |
221 | * PIPE_ID - ME0 0=3D | |
222 | * - ME1&2 compute dispatcher (4 pipes each) | |
223 | * SDMA: | |
224 | * INSTANCE_ID [1:0], QUEUE_ID[1:0] | |
225 | * INSTANCE_ID - 0 = sdma0, 1 = sdma1 | |
226 | * QUEUE_ID - 0 = gfx, 1 = rlc0, 2 = rlc1 | |
227 | * [79:72] - VMID | |
228 | * [95:80] - PASID | |
229 | * [127:96] - reserved | |
230 | */ | |
231 | ||
232 | /** | |
233 | * cik_ih_decode_iv - decode an interrupt vector | |
234 | * | |
235 | * @adev: amdgpu_device pointer | |
236 | * | |
237 | * Decodes the interrupt vector at the current rptr | |
238 | * position and also advance the position. | |
239 | */ | |
240 | static void cik_ih_decode_iv(struct amdgpu_device *adev, | |
241 | struct amdgpu_iv_entry *entry) | |
242 | { | |
243 | /* wptr/rptr are in bytes! */ | |
244 | u32 ring_index = adev->irq.ih.rptr >> 2; | |
245 | uint32_t dw[4]; | |
246 | ||
247 | dw[0] = le32_to_cpu(adev->irq.ih.ring[ring_index + 0]); | |
248 | dw[1] = le32_to_cpu(adev->irq.ih.ring[ring_index + 1]); | |
249 | dw[2] = le32_to_cpu(adev->irq.ih.ring[ring_index + 2]); | |
250 | dw[3] = le32_to_cpu(adev->irq.ih.ring[ring_index + 3]); | |
251 | ||
252 | entry->src_id = dw[0] & 0xff; | |
253 | entry->src_data = dw[1] & 0xfffffff; | |
254 | entry->ring_id = dw[2] & 0xff; | |
255 | entry->vm_id = (dw[2] >> 8) & 0xff; | |
256 | entry->pas_id = (dw[2] >> 16) & 0xffff; | |
257 | ||
258 | /* wptr/rptr are in bytes! */ | |
259 | adev->irq.ih.rptr += 16; | |
260 | } | |
261 | ||
262 | /** | |
263 | * cik_ih_set_rptr - set the IH ring buffer rptr | |
264 | * | |
265 | * @adev: amdgpu_device pointer | |
266 | * | |
267 | * Set the IH ring buffer rptr. | |
268 | */ | |
269 | static void cik_ih_set_rptr(struct amdgpu_device *adev) | |
270 | { | |
271 | WREG32(mmIH_RB_RPTR, adev->irq.ih.rptr); | |
272 | } | |
273 | ||
274 | static int cik_ih_early_init(struct amdgpu_device *adev) | |
275 | { | |
276 | cik_ih_set_interrupt_funcs(adev); | |
277 | ||
278 | return 0; | |
279 | } | |
280 | ||
281 | static int cik_ih_sw_init(struct amdgpu_device *adev) | |
282 | { | |
283 | int r; | |
284 | ||
285 | r = amdgpu_ih_ring_init(adev, 64 * 1024, false); | |
286 | if (r) | |
287 | return r; | |
288 | ||
289 | r = amdgpu_irq_init(adev); | |
290 | ||
291 | return r; | |
292 | } | |
293 | ||
294 | static int cik_ih_sw_fini(struct amdgpu_device *adev) | |
295 | { | |
296 | amdgpu_irq_fini(adev); | |
297 | amdgpu_ih_ring_fini(adev); | |
298 | ||
299 | return 0; | |
300 | } | |
301 | ||
302 | static int cik_ih_hw_init(struct amdgpu_device *adev) | |
303 | { | |
304 | int r; | |
305 | ||
306 | r = cik_ih_irq_init(adev); | |
307 | if (r) | |
308 | return r; | |
309 | ||
310 | return 0; | |
311 | } | |
312 | ||
313 | static int cik_ih_hw_fini(struct amdgpu_device *adev) | |
314 | { | |
315 | cik_ih_irq_disable(adev); | |
316 | ||
317 | return 0; | |
318 | } | |
319 | ||
320 | static int cik_ih_suspend(struct amdgpu_device *adev) | |
321 | { | |
322 | return cik_ih_hw_fini(adev); | |
323 | } | |
324 | ||
325 | static int cik_ih_resume(struct amdgpu_device *adev) | |
326 | { | |
327 | return cik_ih_hw_init(adev); | |
328 | } | |
329 | ||
330 | static bool cik_ih_is_idle(struct amdgpu_device *adev) | |
331 | { | |
332 | u32 tmp = RREG32(mmSRBM_STATUS); | |
333 | ||
334 | if (tmp & SRBM_STATUS__IH_BUSY_MASK) | |
335 | return false; | |
336 | ||
337 | return true; | |
338 | } | |
339 | ||
340 | static int cik_ih_wait_for_idle(struct amdgpu_device *adev) | |
341 | { | |
342 | unsigned i; | |
343 | u32 tmp; | |
344 | ||
345 | for (i = 0; i < adev->usec_timeout; i++) { | |
346 | /* read MC_STATUS */ | |
347 | tmp = RREG32(mmSRBM_STATUS) & SRBM_STATUS__IH_BUSY_MASK; | |
348 | if (!tmp) | |
349 | return 0; | |
350 | udelay(1); | |
351 | } | |
352 | return -ETIMEDOUT; | |
353 | } | |
354 | ||
355 | static void cik_ih_print_status(struct amdgpu_device *adev) | |
356 | { | |
357 | dev_info(adev->dev, "CIK IH registers\n"); | |
358 | dev_info(adev->dev, " SRBM_STATUS=0x%08X\n", | |
359 | RREG32(mmSRBM_STATUS)); | |
360 | dev_info(adev->dev, " SRBM_STATUS2=0x%08X\n", | |
361 | RREG32(mmSRBM_STATUS2)); | |
362 | dev_info(adev->dev, " INTERRUPT_CNTL=0x%08X\n", | |
363 | RREG32(mmINTERRUPT_CNTL)); | |
364 | dev_info(adev->dev, " INTERRUPT_CNTL2=0x%08X\n", | |
365 | RREG32(mmINTERRUPT_CNTL2)); | |
366 | dev_info(adev->dev, " IH_CNTL=0x%08X\n", | |
367 | RREG32(mmIH_CNTL)); | |
368 | dev_info(adev->dev, " IH_RB_CNTL=0x%08X\n", | |
369 | RREG32(mmIH_RB_CNTL)); | |
370 | dev_info(adev->dev, " IH_RB_BASE=0x%08X\n", | |
371 | RREG32(mmIH_RB_BASE)); | |
372 | dev_info(adev->dev, " IH_RB_WPTR_ADDR_LO=0x%08X\n", | |
373 | RREG32(mmIH_RB_WPTR_ADDR_LO)); | |
374 | dev_info(adev->dev, " IH_RB_WPTR_ADDR_HI=0x%08X\n", | |
375 | RREG32(mmIH_RB_WPTR_ADDR_HI)); | |
376 | dev_info(adev->dev, " IH_RB_RPTR=0x%08X\n", | |
377 | RREG32(mmIH_RB_RPTR)); | |
378 | dev_info(adev->dev, " IH_RB_WPTR=0x%08X\n", | |
379 | RREG32(mmIH_RB_WPTR)); | |
380 | } | |
381 | ||
382 | static int cik_ih_soft_reset(struct amdgpu_device *adev) | |
383 | { | |
384 | u32 srbm_soft_reset = 0; | |
385 | u32 tmp = RREG32(mmSRBM_STATUS); | |
386 | ||
387 | if (tmp & SRBM_STATUS__IH_BUSY_MASK) | |
388 | srbm_soft_reset |= SRBM_SOFT_RESET__SOFT_RESET_IH_MASK; | |
389 | ||
390 | if (srbm_soft_reset) { | |
391 | cik_ih_print_status(adev); | |
392 | ||
393 | tmp = RREG32(mmSRBM_SOFT_RESET); | |
394 | tmp |= srbm_soft_reset; | |
395 | dev_info(adev->dev, "SRBM_SOFT_RESET=0x%08X\n", tmp); | |
396 | WREG32(mmSRBM_SOFT_RESET, tmp); | |
397 | tmp = RREG32(mmSRBM_SOFT_RESET); | |
398 | ||
399 | udelay(50); | |
400 | ||
401 | tmp &= ~srbm_soft_reset; | |
402 | WREG32(mmSRBM_SOFT_RESET, tmp); | |
403 | tmp = RREG32(mmSRBM_SOFT_RESET); | |
404 | ||
405 | /* Wait a little for things to settle down */ | |
406 | udelay(50); | |
407 | ||
408 | cik_ih_print_status(adev); | |
409 | } | |
410 | ||
411 | return 0; | |
412 | } | |
413 | ||
414 | static int cik_ih_set_clockgating_state(struct amdgpu_device *adev, | |
415 | enum amdgpu_clockgating_state state) | |
416 | { | |
417 | return 0; | |
418 | } | |
419 | ||
420 | static int cik_ih_set_powergating_state(struct amdgpu_device *adev, | |
421 | enum amdgpu_powergating_state state) | |
422 | { | |
423 | return 0; | |
424 | } | |
425 | ||
426 | const struct amdgpu_ip_funcs cik_ih_ip_funcs = { | |
427 | .early_init = cik_ih_early_init, | |
428 | .late_init = NULL, | |
429 | .sw_init = cik_ih_sw_init, | |
430 | .sw_fini = cik_ih_sw_fini, | |
431 | .hw_init = cik_ih_hw_init, | |
432 | .hw_fini = cik_ih_hw_fini, | |
433 | .suspend = cik_ih_suspend, | |
434 | .resume = cik_ih_resume, | |
435 | .is_idle = cik_ih_is_idle, | |
436 | .wait_for_idle = cik_ih_wait_for_idle, | |
437 | .soft_reset = cik_ih_soft_reset, | |
438 | .print_status = cik_ih_print_status, | |
439 | .set_clockgating_state = cik_ih_set_clockgating_state, | |
440 | .set_powergating_state = cik_ih_set_powergating_state, | |
441 | }; | |
442 | ||
443 | static const struct amdgpu_ih_funcs cik_ih_funcs = { | |
444 | .get_wptr = cik_ih_get_wptr, | |
445 | .decode_iv = cik_ih_decode_iv, | |
446 | .set_rptr = cik_ih_set_rptr | |
447 | }; | |
448 | ||
449 | static void cik_ih_set_interrupt_funcs(struct amdgpu_device *adev) | |
450 | { | |
451 | if (adev->irq.ih_funcs == NULL) | |
452 | adev->irq.ih_funcs = &cik_ih_funcs; | |
453 | } |