Commit | Line | Data |
---|---|---|
a2e73f56 AD |
1 | /* |
2 | * Copyright 2013 Advanced Micro Devices, Inc. | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice shall be included in | |
12 | * all copies or substantial portions of the Software. | |
13 | * | |
14 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
15 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
16 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
17 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR | |
18 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | |
19 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
20 | * OTHER DEALINGS IN THE SOFTWARE. | |
21 | * | |
22 | */ | |
23 | ||
24 | #include <linux/firmware.h> | |
25 | #include "drmP.h" | |
26 | #include "amdgpu.h" | |
27 | #include "amdgpu_pm.h" | |
28 | #include "amdgpu_ucode.h" | |
29 | #include "cikd.h" | |
30 | #include "amdgpu_dpm.h" | |
31 | #include "ci_dpm.h" | |
32 | #include "gfx_v7_0.h" | |
33 | #include "atom.h" | |
50171ebe | 34 | #include "amd_pcie.h" |
a2e73f56 AD |
35 | #include <linux/seq_file.h> |
36 | ||
37 | #include "smu/smu_7_0_1_d.h" | |
38 | #include "smu/smu_7_0_1_sh_mask.h" | |
39 | ||
40 | #include "dce/dce_8_0_d.h" | |
41 | #include "dce/dce_8_0_sh_mask.h" | |
42 | ||
43 | #include "bif/bif_4_1_d.h" | |
44 | #include "bif/bif_4_1_sh_mask.h" | |
45 | ||
46 | #include "gca/gfx_7_2_d.h" | |
47 | #include "gca/gfx_7_2_sh_mask.h" | |
48 | ||
49 | #include "gmc/gmc_7_1_d.h" | |
50 | #include "gmc/gmc_7_1_sh_mask.h" | |
51 | ||
52 | MODULE_FIRMWARE("radeon/bonaire_smc.bin"); | |
53 | MODULE_FIRMWARE("radeon/hawaii_smc.bin"); | |
54 | ||
55 | #define MC_CG_ARB_FREQ_F0 0x0a | |
56 | #define MC_CG_ARB_FREQ_F1 0x0b | |
57 | #define MC_CG_ARB_FREQ_F2 0x0c | |
58 | #define MC_CG_ARB_FREQ_F3 0x0d | |
59 | ||
60 | #define SMC_RAM_END 0x40000 | |
61 | ||
62 | #define VOLTAGE_SCALE 4 | |
63 | #define VOLTAGE_VID_OFFSET_SCALE1 625 | |
64 | #define VOLTAGE_VID_OFFSET_SCALE2 100 | |
65 | ||
66 | static const struct ci_pt_defaults defaults_hawaii_xt = | |
67 | { | |
68 | 1, 0xF, 0xFD, 0x19, 5, 0x14, 0, 0xB0000, | |
69 | { 0x2E, 0x00, 0x00, 0x88, 0x00, 0x00, 0x72, 0x60, 0x51, 0xA7, 0x79, 0x6B, 0x90, 0xBD, 0x79 }, | |
70 | { 0x217, 0x217, 0x217, 0x242, 0x242, 0x242, 0x269, 0x269, 0x269, 0x2A1, 0x2A1, 0x2A1, 0x2C9, 0x2C9, 0x2C9 } | |
71 | }; | |
72 | ||
73 | static const struct ci_pt_defaults defaults_hawaii_pro = | |
74 | { | |
75 | 1, 0xF, 0xFD, 0x19, 5, 0x14, 0, 0x65062, | |
76 | { 0x2E, 0x00, 0x00, 0x88, 0x00, 0x00, 0x72, 0x60, 0x51, 0xA7, 0x79, 0x6B, 0x90, 0xBD, 0x79 }, | |
77 | { 0x217, 0x217, 0x217, 0x242, 0x242, 0x242, 0x269, 0x269, 0x269, 0x2A1, 0x2A1, 0x2A1, 0x2C9, 0x2C9, 0x2C9 } | |
78 | }; | |
79 | ||
80 | static const struct ci_pt_defaults defaults_bonaire_xt = | |
81 | { | |
82 | 1, 0xF, 0xFD, 0x19, 5, 45, 0, 0xB0000, | |
83 | { 0x79, 0x253, 0x25D, 0xAE, 0x72, 0x80, 0x83, 0x86, 0x6F, 0xC8, 0xC9, 0xC9, 0x2F, 0x4D, 0x61 }, | |
84 | { 0x17C, 0x172, 0x180, 0x1BC, 0x1B3, 0x1BD, 0x206, 0x200, 0x203, 0x25D, 0x25A, 0x255, 0x2C3, 0x2C5, 0x2B4 } | |
85 | }; | |
86 | ||
87 | static const struct ci_pt_defaults defaults_bonaire_pro = | |
88 | { | |
89 | 1, 0xF, 0xFD, 0x19, 5, 45, 0, 0x65062, | |
90 | { 0x8C, 0x23F, 0x244, 0xA6, 0x83, 0x85, 0x86, 0x86, 0x83, 0xDB, 0xDB, 0xDA, 0x67, 0x60, 0x5F }, | |
91 | { 0x187, 0x193, 0x193, 0x1C7, 0x1D1, 0x1D1, 0x210, 0x219, 0x219, 0x266, 0x26C, 0x26C, 0x2C9, 0x2CB, 0x2CB } | |
92 | }; | |
93 | ||
94 | static const struct ci_pt_defaults defaults_saturn_xt = | |
95 | { | |
96 | 1, 0xF, 0xFD, 0x19, 5, 55, 0, 0x70000, | |
97 | { 0x8C, 0x247, 0x249, 0xA6, 0x80, 0x81, 0x8B, 0x89, 0x86, 0xC9, 0xCA, 0xC9, 0x4D, 0x4D, 0x4D }, | |
98 | { 0x187, 0x187, 0x187, 0x1C7, 0x1C7, 0x1C7, 0x210, 0x210, 0x210, 0x266, 0x266, 0x266, 0x2C9, 0x2C9, 0x2C9 } | |
99 | }; | |
100 | ||
101 | static const struct ci_pt_defaults defaults_saturn_pro = | |
102 | { | |
103 | 1, 0xF, 0xFD, 0x19, 5, 55, 0, 0x30000, | |
104 | { 0x96, 0x21D, 0x23B, 0xA1, 0x85, 0x87, 0x83, 0x84, 0x81, 0xE6, 0xE6, 0xE6, 0x71, 0x6A, 0x6A }, | |
105 | { 0x193, 0x19E, 0x19E, 0x1D2, 0x1DC, 0x1DC, 0x21A, 0x223, 0x223, 0x26E, 0x27E, 0x274, 0x2CF, 0x2D2, 0x2D2 } | |
106 | }; | |
107 | ||
108 | static const struct ci_pt_config_reg didt_config_ci[] = | |
109 | { | |
110 | { 0x10, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
111 | { 0x10, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
112 | { 0x10, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
113 | { 0x10, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
114 | { 0x11, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
115 | { 0x11, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
116 | { 0x11, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
117 | { 0x11, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
118 | { 0x12, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
119 | { 0x12, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
120 | { 0x12, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
121 | { 0x12, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
122 | { 0x2, 0x00003fff, 0, 0x4, CISLANDS_CONFIGREG_DIDT_IND }, | |
123 | { 0x2, 0x03ff0000, 16, 0x80, CISLANDS_CONFIGREG_DIDT_IND }, | |
124 | { 0x2, 0x78000000, 27, 0x3, CISLANDS_CONFIGREG_DIDT_IND }, | |
125 | { 0x1, 0x0000ffff, 0, 0x3FFF, CISLANDS_CONFIGREG_DIDT_IND }, | |
126 | { 0x1, 0xffff0000, 16, 0x3FFF, CISLANDS_CONFIGREG_DIDT_IND }, | |
127 | { 0x0, 0x00000001, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
128 | { 0x30, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
129 | { 0x30, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
130 | { 0x30, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
131 | { 0x30, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
132 | { 0x31, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
133 | { 0x31, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
134 | { 0x31, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
135 | { 0x31, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
136 | { 0x32, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
137 | { 0x32, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
138 | { 0x32, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
139 | { 0x32, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
140 | { 0x22, 0x00003fff, 0, 0x4, CISLANDS_CONFIGREG_DIDT_IND }, | |
141 | { 0x22, 0x03ff0000, 16, 0x80, CISLANDS_CONFIGREG_DIDT_IND }, | |
142 | { 0x22, 0x78000000, 27, 0x3, CISLANDS_CONFIGREG_DIDT_IND }, | |
143 | { 0x21, 0x0000ffff, 0, 0x3FFF, CISLANDS_CONFIGREG_DIDT_IND }, | |
144 | { 0x21, 0xffff0000, 16, 0x3FFF, CISLANDS_CONFIGREG_DIDT_IND }, | |
145 | { 0x20, 0x00000001, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
146 | { 0x50, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
147 | { 0x50, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
148 | { 0x50, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
149 | { 0x50, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
150 | { 0x51, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
151 | { 0x51, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
152 | { 0x51, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
153 | { 0x51, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
154 | { 0x52, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
155 | { 0x52, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
156 | { 0x52, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
157 | { 0x52, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
158 | { 0x42, 0x00003fff, 0, 0x4, CISLANDS_CONFIGREG_DIDT_IND }, | |
159 | { 0x42, 0x03ff0000, 16, 0x80, CISLANDS_CONFIGREG_DIDT_IND }, | |
160 | { 0x42, 0x78000000, 27, 0x3, CISLANDS_CONFIGREG_DIDT_IND }, | |
161 | { 0x41, 0x0000ffff, 0, 0x3FFF, CISLANDS_CONFIGREG_DIDT_IND }, | |
162 | { 0x41, 0xffff0000, 16, 0x3FFF, CISLANDS_CONFIGREG_DIDT_IND }, | |
163 | { 0x40, 0x00000001, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
164 | { 0x70, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
165 | { 0x70, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
166 | { 0x70, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
167 | { 0x70, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
168 | { 0x71, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
169 | { 0x71, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
170 | { 0x71, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
171 | { 0x71, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
172 | { 0x72, 0x000000ff, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
173 | { 0x72, 0x0000ff00, 8, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
174 | { 0x72, 0x00ff0000, 16, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
175 | { 0x72, 0xff000000, 24, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
176 | { 0x62, 0x00003fff, 0, 0x4, CISLANDS_CONFIGREG_DIDT_IND }, | |
177 | { 0x62, 0x03ff0000, 16, 0x80, CISLANDS_CONFIGREG_DIDT_IND }, | |
178 | { 0x62, 0x78000000, 27, 0x3, CISLANDS_CONFIGREG_DIDT_IND }, | |
179 | { 0x61, 0x0000ffff, 0, 0x3FFF, CISLANDS_CONFIGREG_DIDT_IND }, | |
180 | { 0x61, 0xffff0000, 16, 0x3FFF, CISLANDS_CONFIGREG_DIDT_IND }, | |
181 | { 0x60, 0x00000001, 0, 0x0, CISLANDS_CONFIGREG_DIDT_IND }, | |
182 | { 0xFFFFFFFF } | |
183 | }; | |
184 | ||
185 | static u8 ci_get_memory_module_index(struct amdgpu_device *adev) | |
186 | { | |
187 | return (u8) ((RREG32(mmBIOS_SCRATCH_4) >> 16) & 0xff); | |
188 | } | |
189 | ||
190 | #define MC_CG_ARB_FREQ_F0 0x0a | |
191 | #define MC_CG_ARB_FREQ_F1 0x0b | |
192 | #define MC_CG_ARB_FREQ_F2 0x0c | |
193 | #define MC_CG_ARB_FREQ_F3 0x0d | |
194 | ||
195 | static int ci_copy_and_switch_arb_sets(struct amdgpu_device *adev, | |
196 | u32 arb_freq_src, u32 arb_freq_dest) | |
197 | { | |
198 | u32 mc_arb_dram_timing; | |
199 | u32 mc_arb_dram_timing2; | |
200 | u32 burst_time; | |
201 | u32 mc_cg_config; | |
202 | ||
203 | switch (arb_freq_src) { | |
204 | case MC_CG_ARB_FREQ_F0: | |
205 | mc_arb_dram_timing = RREG32(mmMC_ARB_DRAM_TIMING); | |
206 | mc_arb_dram_timing2 = RREG32(mmMC_ARB_DRAM_TIMING2); | |
207 | burst_time = (RREG32(mmMC_ARB_BURST_TIME) & MC_ARB_BURST_TIME__STATE0_MASK) >> | |
208 | MC_ARB_BURST_TIME__STATE0__SHIFT; | |
209 | break; | |
210 | case MC_CG_ARB_FREQ_F1: | |
211 | mc_arb_dram_timing = RREG32(mmMC_ARB_DRAM_TIMING_1); | |
212 | mc_arb_dram_timing2 = RREG32(mmMC_ARB_DRAM_TIMING2_1); | |
213 | burst_time = (RREG32(mmMC_ARB_BURST_TIME) & MC_ARB_BURST_TIME__STATE1_MASK) >> | |
214 | MC_ARB_BURST_TIME__STATE1__SHIFT; | |
215 | break; | |
216 | default: | |
217 | return -EINVAL; | |
218 | } | |
219 | ||
220 | switch (arb_freq_dest) { | |
221 | case MC_CG_ARB_FREQ_F0: | |
222 | WREG32(mmMC_ARB_DRAM_TIMING, mc_arb_dram_timing); | |
223 | WREG32(mmMC_ARB_DRAM_TIMING2, mc_arb_dram_timing2); | |
224 | WREG32_P(mmMC_ARB_BURST_TIME, (burst_time << MC_ARB_BURST_TIME__STATE0__SHIFT), | |
225 | ~MC_ARB_BURST_TIME__STATE0_MASK); | |
226 | break; | |
227 | case MC_CG_ARB_FREQ_F1: | |
228 | WREG32(mmMC_ARB_DRAM_TIMING_1, mc_arb_dram_timing); | |
229 | WREG32(mmMC_ARB_DRAM_TIMING2_1, mc_arb_dram_timing2); | |
230 | WREG32_P(mmMC_ARB_BURST_TIME, (burst_time << MC_ARB_BURST_TIME__STATE1__SHIFT), | |
231 | ~MC_ARB_BURST_TIME__STATE1_MASK); | |
232 | break; | |
233 | default: | |
234 | return -EINVAL; | |
235 | } | |
236 | ||
237 | mc_cg_config = RREG32(mmMC_CG_CONFIG) | 0x0000000F; | |
238 | WREG32(mmMC_CG_CONFIG, mc_cg_config); | |
239 | WREG32_P(mmMC_ARB_CG, (arb_freq_dest) << MC_ARB_CG__CG_ARB_REQ__SHIFT, | |
240 | ~MC_ARB_CG__CG_ARB_REQ_MASK); | |
241 | ||
242 | return 0; | |
243 | } | |
244 | ||
245 | static u8 ci_get_ddr3_mclk_frequency_ratio(u32 memory_clock) | |
246 | { | |
247 | u8 mc_para_index; | |
248 | ||
249 | if (memory_clock < 10000) | |
250 | mc_para_index = 0; | |
251 | else if (memory_clock >= 80000) | |
252 | mc_para_index = 0x0f; | |
253 | else | |
254 | mc_para_index = (u8)((memory_clock - 10000) / 5000 + 1); | |
255 | return mc_para_index; | |
256 | } | |
257 | ||
258 | static u8 ci_get_mclk_frequency_ratio(u32 memory_clock, bool strobe_mode) | |
259 | { | |
260 | u8 mc_para_index; | |
261 | ||
262 | if (strobe_mode) { | |
263 | if (memory_clock < 12500) | |
264 | mc_para_index = 0x00; | |
265 | else if (memory_clock > 47500) | |
266 | mc_para_index = 0x0f; | |
267 | else | |
268 | mc_para_index = (u8)((memory_clock - 10000) / 2500); | |
269 | } else { | |
270 | if (memory_clock < 65000) | |
271 | mc_para_index = 0x00; | |
272 | else if (memory_clock > 135000) | |
273 | mc_para_index = 0x0f; | |
274 | else | |
275 | mc_para_index = (u8)((memory_clock - 60000) / 5000); | |
276 | } | |
277 | return mc_para_index; | |
278 | } | |
279 | ||
280 | static void ci_trim_voltage_table_to_fit_state_table(struct amdgpu_device *adev, | |
281 | u32 max_voltage_steps, | |
282 | struct atom_voltage_table *voltage_table) | |
283 | { | |
284 | unsigned int i, diff; | |
285 | ||
286 | if (voltage_table->count <= max_voltage_steps) | |
287 | return; | |
288 | ||
289 | diff = voltage_table->count - max_voltage_steps; | |
290 | ||
291 | for (i = 0; i < max_voltage_steps; i++) | |
292 | voltage_table->entries[i] = voltage_table->entries[i + diff]; | |
293 | ||
294 | voltage_table->count = max_voltage_steps; | |
295 | } | |
296 | ||
297 | static int ci_get_std_voltage_value_sidd(struct amdgpu_device *adev, | |
298 | struct atom_voltage_table_entry *voltage_table, | |
299 | u16 *std_voltage_hi_sidd, u16 *std_voltage_lo_sidd); | |
300 | static int ci_set_power_limit(struct amdgpu_device *adev, u32 n); | |
301 | static int ci_set_overdrive_target_tdp(struct amdgpu_device *adev, | |
302 | u32 target_tdp); | |
303 | static int ci_update_uvd_dpm(struct amdgpu_device *adev, bool gate); | |
304 | static void ci_dpm_set_dpm_funcs(struct amdgpu_device *adev); | |
305 | static void ci_dpm_set_irq_funcs(struct amdgpu_device *adev); | |
306 | ||
307 | static PPSMC_Result amdgpu_ci_send_msg_to_smc_with_parameter(struct amdgpu_device *adev, | |
308 | PPSMC_Msg msg, u32 parameter); | |
309 | static void ci_thermal_start_smc_fan_control(struct amdgpu_device *adev); | |
310 | static void ci_fan_ctrl_set_default_mode(struct amdgpu_device *adev); | |
311 | ||
312 | static struct ci_power_info *ci_get_pi(struct amdgpu_device *adev) | |
313 | { | |
314 | struct ci_power_info *pi = adev->pm.dpm.priv; | |
315 | ||
316 | return pi; | |
317 | } | |
318 | ||
319 | static struct ci_ps *ci_get_ps(struct amdgpu_ps *rps) | |
320 | { | |
321 | struct ci_ps *ps = rps->ps_priv; | |
322 | ||
323 | return ps; | |
324 | } | |
325 | ||
326 | static void ci_initialize_powertune_defaults(struct amdgpu_device *adev) | |
327 | { | |
328 | struct ci_power_info *pi = ci_get_pi(adev); | |
329 | ||
330 | switch (adev->pdev->device) { | |
331 | case 0x6649: | |
332 | case 0x6650: | |
333 | case 0x6651: | |
334 | case 0x6658: | |
335 | case 0x665C: | |
336 | case 0x665D: | |
337 | default: | |
338 | pi->powertune_defaults = &defaults_bonaire_xt; | |
339 | break; | |
340 | case 0x6640: | |
341 | case 0x6641: | |
342 | case 0x6646: | |
343 | case 0x6647: | |
344 | pi->powertune_defaults = &defaults_saturn_xt; | |
345 | break; | |
346 | case 0x67B8: | |
347 | case 0x67B0: | |
348 | pi->powertune_defaults = &defaults_hawaii_xt; | |
349 | break; | |
350 | case 0x67BA: | |
351 | case 0x67B1: | |
352 | pi->powertune_defaults = &defaults_hawaii_pro; | |
353 | break; | |
354 | case 0x67A0: | |
355 | case 0x67A1: | |
356 | case 0x67A2: | |
357 | case 0x67A8: | |
358 | case 0x67A9: | |
359 | case 0x67AA: | |
360 | case 0x67B9: | |
361 | case 0x67BE: | |
362 | pi->powertune_defaults = &defaults_bonaire_xt; | |
363 | break; | |
364 | } | |
365 | ||
366 | pi->dte_tj_offset = 0; | |
367 | ||
368 | pi->caps_power_containment = true; | |
369 | pi->caps_cac = false; | |
370 | pi->caps_sq_ramping = false; | |
371 | pi->caps_db_ramping = false; | |
372 | pi->caps_td_ramping = false; | |
373 | pi->caps_tcp_ramping = false; | |
374 | ||
375 | if (pi->caps_power_containment) { | |
376 | pi->caps_cac = true; | |
377 | if (adev->asic_type == CHIP_HAWAII) | |
378 | pi->enable_bapm_feature = false; | |
379 | else | |
380 | pi->enable_bapm_feature = true; | |
381 | pi->enable_tdc_limit_feature = true; | |
382 | pi->enable_pkg_pwr_tracking_feature = true; | |
383 | } | |
384 | } | |
385 | ||
386 | static u8 ci_convert_to_vid(u16 vddc) | |
387 | { | |
388 | return (6200 - (vddc * VOLTAGE_SCALE)) / 25; | |
389 | } | |
390 | ||
391 | static int ci_populate_bapm_vddc_vid_sidd(struct amdgpu_device *adev) | |
392 | { | |
393 | struct ci_power_info *pi = ci_get_pi(adev); | |
394 | u8 *hi_vid = pi->smc_powertune_table.BapmVddCVidHiSidd; | |
395 | u8 *lo_vid = pi->smc_powertune_table.BapmVddCVidLoSidd; | |
396 | u8 *hi2_vid = pi->smc_powertune_table.BapmVddCVidHiSidd2; | |
397 | u32 i; | |
398 | ||
399 | if (adev->pm.dpm.dyn_state.cac_leakage_table.entries == NULL) | |
400 | return -EINVAL; | |
401 | if (adev->pm.dpm.dyn_state.cac_leakage_table.count > 8) | |
402 | return -EINVAL; | |
403 | if (adev->pm.dpm.dyn_state.cac_leakage_table.count != | |
404 | adev->pm.dpm.dyn_state.vddc_dependency_on_sclk.count) | |
405 | return -EINVAL; | |
406 | ||
407 | for (i = 0; i < adev->pm.dpm.dyn_state.cac_leakage_table.count; i++) { | |
408 | if (adev->pm.dpm.platform_caps & ATOM_PP_PLATFORM_CAP_EVV) { | |
409 | lo_vid[i] = ci_convert_to_vid(adev->pm.dpm.dyn_state.cac_leakage_table.entries[i].vddc1); | |
410 | hi_vid[i] = ci_convert_to_vid(adev->pm.dpm.dyn_state.cac_leakage_table.entries[i].vddc2); | |
411 | hi2_vid[i] = ci_convert_to_vid(adev->pm.dpm.dyn_state.cac_leakage_table.entries[i].vddc3); | |
412 | } else { | |
413 | lo_vid[i] = ci_convert_to_vid(adev->pm.dpm.dyn_state.cac_leakage_table.entries[i].vddc); | |
414 | hi_vid[i] = ci_convert_to_vid((u16)adev->pm.dpm.dyn_state.cac_leakage_table.entries[i].leakage); | |
415 | } | |
416 | } | |
417 | return 0; | |
418 | } | |
419 | ||
420 | static int ci_populate_vddc_vid(struct amdgpu_device *adev) | |
421 | { | |
422 | struct ci_power_info *pi = ci_get_pi(adev); | |
423 | u8 *vid = pi->smc_powertune_table.VddCVid; | |
424 | u32 i; | |
425 | ||
426 | if (pi->vddc_voltage_table.count > 8) | |
427 | return -EINVAL; | |
428 | ||
429 | for (i = 0; i < pi->vddc_voltage_table.count; i++) | |
430 | vid[i] = ci_convert_to_vid(pi->vddc_voltage_table.entries[i].value); | |
431 | ||
432 | return 0; | |
433 | } | |
434 | ||
435 | static int ci_populate_svi_load_line(struct amdgpu_device *adev) | |
436 | { | |
437 | struct ci_power_info *pi = ci_get_pi(adev); | |
438 | const struct ci_pt_defaults *pt_defaults = pi->powertune_defaults; | |
439 | ||
440 | pi->smc_powertune_table.SviLoadLineEn = pt_defaults->svi_load_line_en; | |
441 | pi->smc_powertune_table.SviLoadLineVddC = pt_defaults->svi_load_line_vddc; | |
442 | pi->smc_powertune_table.SviLoadLineTrimVddC = 3; | |
443 | pi->smc_powertune_table.SviLoadLineOffsetVddC = 0; | |
444 | ||
445 | return 0; | |
446 | } | |
447 | ||
448 | static int ci_populate_tdc_limit(struct amdgpu_device *adev) | |
449 | { | |
450 | struct ci_power_info *pi = ci_get_pi(adev); | |
451 | const struct ci_pt_defaults *pt_defaults = pi->powertune_defaults; | |
452 | u16 tdc_limit; | |
453 | ||
454 | tdc_limit = adev->pm.dpm.dyn_state.cac_tdp_table->tdc * 256; | |
455 | pi->smc_powertune_table.TDC_VDDC_PkgLimit = cpu_to_be16(tdc_limit); | |
456 | pi->smc_powertune_table.TDC_VDDC_ThrottleReleaseLimitPerc = | |
457 | pt_defaults->tdc_vddc_throttle_release_limit_perc; | |
458 | pi->smc_powertune_table.TDC_MAWt = pt_defaults->tdc_mawt; | |
459 | ||
460 | return 0; | |
461 | } | |
462 | ||
463 | static int ci_populate_dw8(struct amdgpu_device *adev) | |
464 | { | |
465 | struct ci_power_info *pi = ci_get_pi(adev); | |
466 | const struct ci_pt_defaults *pt_defaults = pi->powertune_defaults; | |
467 | int ret; | |
468 | ||
469 | ret = amdgpu_ci_read_smc_sram_dword(adev, | |
470 | SMU7_FIRMWARE_HEADER_LOCATION + | |
471 | offsetof(SMU7_Firmware_Header, PmFuseTable) + | |
472 | offsetof(SMU7_Discrete_PmFuses, TdcWaterfallCtl), | |
473 | (u32 *)&pi->smc_powertune_table.TdcWaterfallCtl, | |
474 | pi->sram_end); | |
475 | if (ret) | |
476 | return -EINVAL; | |
477 | else | |
478 | pi->smc_powertune_table.TdcWaterfallCtl = pt_defaults->tdc_waterfall_ctl; | |
479 | ||
480 | return 0; | |
481 | } | |
482 | ||
483 | static int ci_populate_fuzzy_fan(struct amdgpu_device *adev) | |
484 | { | |
485 | struct ci_power_info *pi = ci_get_pi(adev); | |
486 | ||
487 | if ((adev->pm.dpm.fan.fan_output_sensitivity & (1 << 15)) || | |
488 | (adev->pm.dpm.fan.fan_output_sensitivity == 0)) | |
489 | adev->pm.dpm.fan.fan_output_sensitivity = | |
490 | adev->pm.dpm.fan.default_fan_output_sensitivity; | |
491 | ||
492 | pi->smc_powertune_table.FuzzyFan_PwmSetDelta = | |
493 | cpu_to_be16(adev->pm.dpm.fan.fan_output_sensitivity); | |
494 | ||
495 | return 0; | |
496 | } | |
497 | ||
498 | static int ci_min_max_v_gnbl_pm_lid_from_bapm_vddc(struct amdgpu_device *adev) | |
499 | { | |
500 | struct ci_power_info *pi = ci_get_pi(adev); | |
501 | u8 *hi_vid = pi->smc_powertune_table.BapmVddCVidHiSidd; | |
502 | u8 *lo_vid = pi->smc_powertune_table.BapmVddCVidLoSidd; | |
503 | int i, min, max; | |
504 | ||
505 | min = max = hi_vid[0]; | |
506 | for (i = 0; i < 8; i++) { | |
507 | if (0 != hi_vid[i]) { | |
508 | if (min > hi_vid[i]) | |
509 | min = hi_vid[i]; | |
510 | if (max < hi_vid[i]) | |
511 | max = hi_vid[i]; | |
512 | } | |
513 | ||
514 | if (0 != lo_vid[i]) { | |
515 | if (min > lo_vid[i]) | |
516 | min = lo_vid[i]; | |
517 | if (max < lo_vid[i]) | |
518 | max = lo_vid[i]; | |
519 | } | |
520 | } | |
521 | ||
522 | if ((min == 0) || (max == 0)) | |
523 | return -EINVAL; | |
524 | pi->smc_powertune_table.GnbLPMLMaxVid = (u8)max; | |
525 | pi->smc_powertune_table.GnbLPMLMinVid = (u8)min; | |
526 | ||
527 | return 0; | |
528 | } | |
529 | ||
530 | static int ci_populate_bapm_vddc_base_leakage_sidd(struct amdgpu_device *adev) | |
531 | { | |
532 | struct ci_power_info *pi = ci_get_pi(adev); | |
533 | u16 hi_sidd = pi->smc_powertune_table.BapmVddCBaseLeakageHiSidd; | |
534 | u16 lo_sidd = pi->smc_powertune_table.BapmVddCBaseLeakageLoSidd; | |
535 | struct amdgpu_cac_tdp_table *cac_tdp_table = | |
536 | adev->pm.dpm.dyn_state.cac_tdp_table; | |
537 | ||
538 | hi_sidd = cac_tdp_table->high_cac_leakage / 100 * 256; | |
539 | lo_sidd = cac_tdp_table->low_cac_leakage / 100 * 256; | |
540 | ||
541 | pi->smc_powertune_table.BapmVddCBaseLeakageHiSidd = cpu_to_be16(hi_sidd); | |
542 | pi->smc_powertune_table.BapmVddCBaseLeakageLoSidd = cpu_to_be16(lo_sidd); | |
543 | ||
544 | return 0; | |
545 | } | |
546 | ||
547 | static int ci_populate_bapm_parameters_in_dpm_table(struct amdgpu_device *adev) | |
548 | { | |
549 | struct ci_power_info *pi = ci_get_pi(adev); | |
550 | const struct ci_pt_defaults *pt_defaults = pi->powertune_defaults; | |
551 | SMU7_Discrete_DpmTable *dpm_table = &pi->smc_state_table; | |
552 | struct amdgpu_cac_tdp_table *cac_tdp_table = | |
553 | adev->pm.dpm.dyn_state.cac_tdp_table; | |
554 | struct amdgpu_ppm_table *ppm = adev->pm.dpm.dyn_state.ppm_table; | |
555 | int i, j, k; | |
556 | const u16 *def1; | |
557 | const u16 *def2; | |
558 | ||
559 | dpm_table->DefaultTdp = cac_tdp_table->tdp * 256; | |
560 | dpm_table->TargetTdp = cac_tdp_table->configurable_tdp * 256; | |
561 | ||
562 | dpm_table->DTETjOffset = (u8)pi->dte_tj_offset; | |
563 | dpm_table->GpuTjMax = | |
564 | (u8)(pi->thermal_temp_setting.temperature_high / 1000); | |
565 | dpm_table->GpuTjHyst = 8; | |
566 | ||
567 | dpm_table->DTEAmbientTempBase = pt_defaults->dte_ambient_temp_base; | |
568 | ||
569 | if (ppm) { | |
570 | dpm_table->PPM_PkgPwrLimit = cpu_to_be16((u16)ppm->dgpu_tdp * 256 / 1000); | |
571 | dpm_table->PPM_TemperatureLimit = cpu_to_be16((u16)ppm->tj_max * 256); | |
572 | } else { | |
573 | dpm_table->PPM_PkgPwrLimit = cpu_to_be16(0); | |
574 | dpm_table->PPM_TemperatureLimit = cpu_to_be16(0); | |
575 | } | |
576 | ||
577 | dpm_table->BAPM_TEMP_GRADIENT = cpu_to_be32(pt_defaults->bapm_temp_gradient); | |
578 | def1 = pt_defaults->bapmti_r; | |
579 | def2 = pt_defaults->bapmti_rc; | |
580 | ||
581 | for (i = 0; i < SMU7_DTE_ITERATIONS; i++) { | |
582 | for (j = 0; j < SMU7_DTE_SOURCES; j++) { | |
583 | for (k = 0; k < SMU7_DTE_SINKS; k++) { | |
584 | dpm_table->BAPMTI_R[i][j][k] = cpu_to_be16(*def1); | |
585 | dpm_table->BAPMTI_RC[i][j][k] = cpu_to_be16(*def2); | |
586 | def1++; | |
587 | def2++; | |
588 | } | |
589 | } | |
590 | } | |
591 | ||
592 | return 0; | |
593 | } | |
594 | ||
595 | static int ci_populate_pm_base(struct amdgpu_device *adev) | |
596 | { | |
597 | struct ci_power_info *pi = ci_get_pi(adev); | |
598 | u32 pm_fuse_table_offset; | |
599 | int ret; | |
600 | ||
601 | if (pi->caps_power_containment) { | |
602 | ret = amdgpu_ci_read_smc_sram_dword(adev, | |
603 | SMU7_FIRMWARE_HEADER_LOCATION + | |
604 | offsetof(SMU7_Firmware_Header, PmFuseTable), | |
605 | &pm_fuse_table_offset, pi->sram_end); | |
606 | if (ret) | |
607 | return ret; | |
608 | ret = ci_populate_bapm_vddc_vid_sidd(adev); | |
609 | if (ret) | |
610 | return ret; | |
611 | ret = ci_populate_vddc_vid(adev); | |
612 | if (ret) | |
613 | return ret; | |
614 | ret = ci_populate_svi_load_line(adev); | |
615 | if (ret) | |
616 | return ret; | |
617 | ret = ci_populate_tdc_limit(adev); | |
618 | if (ret) | |
619 | return ret; | |
620 | ret = ci_populate_dw8(adev); | |
621 | if (ret) | |
622 | return ret; | |
623 | ret = ci_populate_fuzzy_fan(adev); | |
624 | if (ret) | |
625 | return ret; | |
626 | ret = ci_min_max_v_gnbl_pm_lid_from_bapm_vddc(adev); | |
627 | if (ret) | |
628 | return ret; | |
629 | ret = ci_populate_bapm_vddc_base_leakage_sidd(adev); | |
630 | if (ret) | |
631 | return ret; | |
632 | ret = amdgpu_ci_copy_bytes_to_smc(adev, pm_fuse_table_offset, | |
633 | (u8 *)&pi->smc_powertune_table, | |
634 | sizeof(SMU7_Discrete_PmFuses), pi->sram_end); | |
635 | if (ret) | |
636 | return ret; | |
637 | } | |
638 | ||
639 | return 0; | |
640 | } | |
641 | ||
642 | static void ci_do_enable_didt(struct amdgpu_device *adev, const bool enable) | |
643 | { | |
644 | struct ci_power_info *pi = ci_get_pi(adev); | |
645 | u32 data; | |
646 | ||
647 | if (pi->caps_sq_ramping) { | |
648 | data = RREG32_DIDT(ixDIDT_SQ_CTRL0); | |
649 | if (enable) | |
650 | data |= DIDT_SQ_CTRL0__DIDT_CTRL_EN_MASK; | |
651 | else | |
652 | data &= ~DIDT_SQ_CTRL0__DIDT_CTRL_EN_MASK; | |
653 | WREG32_DIDT(ixDIDT_SQ_CTRL0, data); | |
654 | } | |
655 | ||
656 | if (pi->caps_db_ramping) { | |
657 | data = RREG32_DIDT(ixDIDT_DB_CTRL0); | |
658 | if (enable) | |
659 | data |= DIDT_DB_CTRL0__DIDT_CTRL_EN_MASK; | |
660 | else | |
661 | data &= ~DIDT_DB_CTRL0__DIDT_CTRL_EN_MASK; | |
662 | WREG32_DIDT(ixDIDT_DB_CTRL0, data); | |
663 | } | |
664 | ||
665 | if (pi->caps_td_ramping) { | |
666 | data = RREG32_DIDT(ixDIDT_TD_CTRL0); | |
667 | if (enable) | |
668 | data |= DIDT_TD_CTRL0__DIDT_CTRL_EN_MASK; | |
669 | else | |
670 | data &= ~DIDT_TD_CTRL0__DIDT_CTRL_EN_MASK; | |
671 | WREG32_DIDT(ixDIDT_TD_CTRL0, data); | |
672 | } | |
673 | ||
674 | if (pi->caps_tcp_ramping) { | |
675 | data = RREG32_DIDT(ixDIDT_TCP_CTRL0); | |
676 | if (enable) | |
677 | data |= DIDT_TCP_CTRL0__DIDT_CTRL_EN_MASK; | |
678 | else | |
679 | data &= ~DIDT_TCP_CTRL0__DIDT_CTRL_EN_MASK; | |
680 | WREG32_DIDT(ixDIDT_TCP_CTRL0, data); | |
681 | } | |
682 | } | |
683 | ||
684 | static int ci_program_pt_config_registers(struct amdgpu_device *adev, | |
685 | const struct ci_pt_config_reg *cac_config_regs) | |
686 | { | |
687 | const struct ci_pt_config_reg *config_regs = cac_config_regs; | |
688 | u32 data; | |
689 | u32 cache = 0; | |
690 | ||
691 | if (config_regs == NULL) | |
692 | return -EINVAL; | |
693 | ||
694 | while (config_regs->offset != 0xFFFFFFFF) { | |
695 | if (config_regs->type == CISLANDS_CONFIGREG_CACHE) { | |
696 | cache |= ((config_regs->value << config_regs->shift) & config_regs->mask); | |
697 | } else { | |
698 | switch (config_regs->type) { | |
699 | case CISLANDS_CONFIGREG_SMC_IND: | |
700 | data = RREG32_SMC(config_regs->offset); | |
701 | break; | |
702 | case CISLANDS_CONFIGREG_DIDT_IND: | |
703 | data = RREG32_DIDT(config_regs->offset); | |
704 | break; | |
705 | default: | |
706 | data = RREG32(config_regs->offset); | |
707 | break; | |
708 | } | |
709 | ||
710 | data &= ~config_regs->mask; | |
711 | data |= ((config_regs->value << config_regs->shift) & config_regs->mask); | |
712 | data |= cache; | |
713 | ||
714 | switch (config_regs->type) { | |
715 | case CISLANDS_CONFIGREG_SMC_IND: | |
716 | WREG32_SMC(config_regs->offset, data); | |
717 | break; | |
718 | case CISLANDS_CONFIGREG_DIDT_IND: | |
719 | WREG32_DIDT(config_regs->offset, data); | |
720 | break; | |
721 | default: | |
722 | WREG32(config_regs->offset, data); | |
723 | break; | |
724 | } | |
725 | cache = 0; | |
726 | } | |
727 | config_regs++; | |
728 | } | |
729 | return 0; | |
730 | } | |
731 | ||
732 | static int ci_enable_didt(struct amdgpu_device *adev, bool enable) | |
733 | { | |
734 | struct ci_power_info *pi = ci_get_pi(adev); | |
735 | int ret; | |
736 | ||
737 | if (pi->caps_sq_ramping || pi->caps_db_ramping || | |
738 | pi->caps_td_ramping || pi->caps_tcp_ramping) { | |
739 | gfx_v7_0_enter_rlc_safe_mode(adev); | |
740 | ||
741 | if (enable) { | |
742 | ret = ci_program_pt_config_registers(adev, didt_config_ci); | |
743 | if (ret) { | |
744 | gfx_v7_0_exit_rlc_safe_mode(adev); | |
745 | return ret; | |
746 | } | |
747 | } | |
748 | ||
749 | ci_do_enable_didt(adev, enable); | |
750 | ||
751 | gfx_v7_0_exit_rlc_safe_mode(adev); | |
752 | } | |
753 | ||
754 | return 0; | |
755 | } | |
756 | ||
757 | static int ci_enable_power_containment(struct amdgpu_device *adev, bool enable) | |
758 | { | |
759 | struct ci_power_info *pi = ci_get_pi(adev); | |
760 | PPSMC_Result smc_result; | |
761 | int ret = 0; | |
762 | ||
763 | if (enable) { | |
764 | pi->power_containment_features = 0; | |
765 | if (pi->caps_power_containment) { | |
766 | if (pi->enable_bapm_feature) { | |
767 | smc_result = amdgpu_ci_send_msg_to_smc(adev, PPSMC_MSG_EnableDTE); | |
768 | if (smc_result != PPSMC_Result_OK) | |
769 | ret = -EINVAL; | |
770 | else | |
771 | pi->power_containment_features |= POWERCONTAINMENT_FEATURE_BAPM; | |
772 | } | |
773 | ||
774 | if (pi->enable_tdc_limit_feature) { | |
775 | smc_result = amdgpu_ci_send_msg_to_smc(adev, PPSMC_MSG_TDCLimitEnable); | |
776 | if (smc_result != PPSMC_Result_OK) | |
777 | ret = -EINVAL; | |
778 | else | |
779 | pi->power_containment_features |= POWERCONTAINMENT_FEATURE_TDCLimit; | |
780 | } | |
781 | ||
782 | if (pi->enable_pkg_pwr_tracking_feature) { | |
783 | smc_result = amdgpu_ci_send_msg_to_smc(adev, PPSMC_MSG_PkgPwrLimitEnable); | |
784 | if (smc_result != PPSMC_Result_OK) { | |
785 | ret = -EINVAL; | |
786 | } else { | |
787 | struct amdgpu_cac_tdp_table *cac_tdp_table = | |
788 | adev->pm.dpm.dyn_state.cac_tdp_table; | |
789 | u32 default_pwr_limit = | |
790 | (u32)(cac_tdp_table->maximum_power_delivery_limit * 256); | |
791 | ||
792 | pi->power_containment_features |= POWERCONTAINMENT_FEATURE_PkgPwrLimit; | |
793 | ||
794 | ci_set_power_limit(adev, default_pwr_limit); | |
795 | } | |
796 | } | |
797 | } | |
798 | } else { | |
799 | if (pi->caps_power_containment && pi->power_containment_features) { | |
800 | if (pi->power_containment_features & POWERCONTAINMENT_FEATURE_TDCLimit) | |
801 | amdgpu_ci_send_msg_to_smc(adev, PPSMC_MSG_TDCLimitDisable); | |
802 | ||
803 | if (pi->power_containment_features & POWERCONTAINMENT_FEATURE_BAPM) | |
804 | amdgpu_ci_send_msg_to_smc(adev, PPSMC_MSG_DisableDTE); | |
805 | ||
806 | if (pi->power_containment_features & POWERCONTAINMENT_FEATURE_PkgPwrLimit) | |
807 | amdgpu_ci_send_msg_to_smc(adev, PPSMC_MSG_PkgPwrLimitDisable); | |
808 | pi->power_containment_features = 0; | |
809 | } | |
810 | } | |
811 | ||
812 | return ret; | |
813 | } | |
814 | ||
815 | static int ci_enable_smc_cac(struct amdgpu_device *adev, bool enable) | |
816 | { | |
817 | struct ci_power_info *pi = ci_get_pi(adev); | |
818 | PPSMC_Result smc_result; | |
819 | int ret = 0; | |
820 | ||
821 | if (pi->caps_cac) { | |
822 | if (enable) { | |
823 | smc_result = amdgpu_ci_send_msg_to_smc(adev, PPSMC_MSG_EnableCac); | |
824 | if (smc_result != PPSMC_Result_OK) { | |
825 | ret = -EINVAL; | |
826 | pi->cac_enabled = false; | |
827 | } else { | |
828 | pi->cac_enabled = true; | |
829 | } | |
830 | } else if (pi->cac_enabled) { | |
831 | amdgpu_ci_send_msg_to_smc(adev, PPSMC_MSG_DisableCac); | |
832 | pi->cac_enabled = false; | |
833 | } | |
834 | } | |
835 | ||
836 | return ret; | |
837 | } | |
838 | ||
839 | static int ci_enable_thermal_based_sclk_dpm(struct amdgpu_device *adev, | |
840 | bool enable) | |
841 | { | |
842 | struct ci_power_info *pi = ci_get_pi(adev); | |
843 | PPSMC_Result smc_result = PPSMC_Result_OK; | |
844 | ||
845 | if (pi->thermal_sclk_dpm_enabled) { | |
846 | if (enable) | |
847 | smc_result = amdgpu_ci_send_msg_to_smc(adev, PPSMC_MSG_ENABLE_THERMAL_DPM); | |
848 | else | |
849 | smc_result = amdgpu_ci_send_msg_to_smc(adev, PPSMC_MSG_DISABLE_THERMAL_DPM); | |
850 | } | |
851 | ||
852 | if (smc_result == PPSMC_Result_OK) | |
853 | return 0; | |
854 | else | |
855 | return -EINVAL; | |
856 | } | |
857 | ||
858 | static int ci_power_control_set_level(struct amdgpu_device *adev) | |
859 | { | |
860 | struct ci_power_info *pi = ci_get_pi(adev); | |
861 | struct amdgpu_cac_tdp_table *cac_tdp_table = | |
862 | adev->pm.dpm.dyn_state.cac_tdp_table; | |
863 | s32 adjust_percent; | |
864 | s32 target_tdp; | |
865 | int ret = 0; | |
866 | bool adjust_polarity = false; /* ??? */ | |
867 | ||
868 | if (pi->caps_power_containment) { | |
869 | adjust_percent = adjust_polarity ? | |
870 | adev->pm.dpm.tdp_adjustment : (-1 * adev->pm.dpm.tdp_adjustment); | |
871 | target_tdp = ((100 + adjust_percent) * | |
872 | (s32)cac_tdp_table->configurable_tdp) / 100; | |
873 | ||
874 | ret = ci_set_overdrive_target_tdp(adev, (u32)target_tdp); | |
875 | } | |
876 | ||
877 | return ret; | |
878 | } | |
879 | ||
880 | static void ci_dpm_powergate_uvd(struct amdgpu_device *adev, bool gate) | |
881 | { | |
882 | struct ci_power_info *pi = ci_get_pi(adev); | |
883 | ||
884 | if (pi->uvd_power_gated == gate) | |
885 | return; | |
886 | ||
887 | pi->uvd_power_gated = gate; | |
888 | ||
889 | ci_update_uvd_dpm(adev, gate); | |
890 | } | |
891 | ||
892 | static bool ci_dpm_vblank_too_short(struct amdgpu_device *adev) | |
893 | { | |
894 | u32 vblank_time = amdgpu_dpm_get_vblank_time(adev); | |
81c59f54 | 895 | u32 switch_limit = adev->mc.vram_type == AMDGPU_VRAM_TYPE_GDDR5 ? 450 : 300; |
a2e73f56 AD |
896 | |
897 | if (vblank_time < switch_limit) | |
898 | return true; | |
899 | else | |
900 | return false; | |
901 | ||
902 | } | |
903 | ||
904 | static void ci_apply_state_adjust_rules(struct amdgpu_device *adev, | |
905 | struct amdgpu_ps *rps) | |
906 | { | |
907 | struct ci_ps *ps = ci_get_ps(rps); | |
908 | struct ci_power_info *pi = ci_get_pi(adev); | |
909 | struct amdgpu_clock_and_voltage_limits *max_limits; | |
910 | bool disable_mclk_switching; | |
911 | u32 sclk, mclk; | |
912 | int i; | |
913 | ||
914 | if (rps->vce_active) { | |
915 | rps->evclk = adev->pm.dpm.vce_states[adev->pm.dpm.vce_level].evclk; | |
916 | rps->ecclk = adev->pm.dpm.vce_states[adev->pm.dpm.vce_level].ecclk; | |
917 | } else { | |
918 | rps->evclk = 0; | |
919 | rps->ecclk = 0; | |
920 | } | |
921 | ||
922 | if ((adev->pm.dpm.new_active_crtc_count > 1) || | |
923 | ci_dpm_vblank_too_short(adev)) | |
924 | disable_mclk_switching = true; | |
925 | else | |
926 | disable_mclk_switching = false; | |
927 | ||
928 | if ((rps->class & ATOM_PPLIB_CLASSIFICATION_UI_MASK) == ATOM_PPLIB_CLASSIFICATION_UI_BATTERY) | |
929 | pi->battery_state = true; | |
930 | else | |
931 | pi->battery_state = false; | |
932 | ||
933 | if (adev->pm.dpm.ac_power) | |
934 | max_limits = &adev->pm.dpm.dyn_state.max_clock_voltage_on_ac; | |
935 | else | |
936 | max_limits = &adev->pm.dpm.dyn_state.max_clock_voltage_on_dc; | |
937 | ||
938 | if (adev->pm.dpm.ac_power == false) { | |
939 | for (i = 0; i < ps->performance_level_count; i++) { | |
940 | if (ps->performance_levels[i].mclk > max_limits->mclk) | |
941 | ps->performance_levels[i].mclk = max_limits->mclk; | |
942 | if (ps->performance_levels[i].sclk > max_limits->sclk) | |
943 | ps->performance_levels[i].sclk = max_limits->sclk; | |
944 | } | |
945 | } | |
946 | ||
947 | /* XXX validate the min clocks required for display */ | |
948 | ||
949 | if (disable_mclk_switching) { | |
950 | mclk = ps->performance_levels[ps->performance_level_count - 1].mclk; | |
951 | sclk = ps->performance_levels[0].sclk; | |
952 | } else { | |
953 | mclk = ps->performance_levels[0].mclk; | |
954 | sclk = ps->performance_levels[0].sclk; | |
955 | } | |
956 | ||
957 | if (rps->vce_active) { | |
958 | if (sclk < adev->pm.dpm.vce_states[adev->pm.dpm.vce_level].sclk) | |
959 | sclk = adev->pm.dpm.vce_states[adev->pm.dpm.vce_level].sclk; | |
960 | if (mclk < adev->pm.dpm.vce_states[adev->pm.dpm.vce_level].mclk) | |
961 | mclk = adev->pm.dpm.vce_states[adev->pm.dpm.vce_level].mclk; | |
962 | } | |
963 | ||
964 | ps->performance_levels[0].sclk = sclk; | |
965 | ps->performance_levels[0].mclk = mclk; | |
966 | ||
967 | if (ps->performance_levels[1].sclk < ps->performance_levels[0].sclk) | |
968 | ps->performance_levels[1].sclk = ps->performance_levels[0].sclk; | |
969 | ||
970 | if (disable_mclk_switching) { | |
971 | if (ps->performance_levels[0].mclk < ps->performance_levels[1].mclk) | |
972 | ps->performance_levels[0].mclk = ps->performance_levels[1].mclk; | |
973 | } else { | |
974 | if (ps->performance_levels[1].mclk < ps->performance_levels[0].mclk) | |
975 | ps->performance_levels[1].mclk = ps->performance_levels[0].mclk; | |
976 | } | |
977 | } | |
978 | ||
979 | static int ci_thermal_set_temperature_range(struct amdgpu_device *adev, | |
980 | int min_temp, int max_temp) | |
981 | { | |
982 | int low_temp = 0 * 1000; | |
983 | int high_temp = 255 * 1000; | |
984 | u32 tmp; | |
985 | ||
986 | if (low_temp < min_temp) | |
987 | low_temp = min_temp; | |
988 | if (high_temp > max_temp) | |
989 | high_temp = max_temp; | |
990 | if (high_temp < low_temp) { | |
991 | DRM_ERROR("invalid thermal range: %d - %d\n", low_temp, high_temp); | |
992 | return -EINVAL; | |
993 | } | |
994 | ||
995 | tmp = RREG32_SMC(ixCG_THERMAL_INT); | |
996 | tmp &= ~(CG_THERMAL_INT__DIG_THERM_INTH_MASK | CG_THERMAL_INT__DIG_THERM_INTL_MASK); | |
997 | tmp |= ((high_temp / 1000) << CG_THERMAL_INT__DIG_THERM_INTH__SHIFT) | | |
998 | ((low_temp / 1000)) << CG_THERMAL_INT__DIG_THERM_INTL__SHIFT; | |
999 | WREG32_SMC(ixCG_THERMAL_INT, tmp); | |
1000 | ||
1001 | #if 0 | |
1002 | /* XXX: need to figure out how to handle this properly */ | |
1003 | tmp = RREG32_SMC(ixCG_THERMAL_CTRL); | |
1004 | tmp &= DIG_THERM_DPM_MASK; | |
1005 | tmp |= DIG_THERM_DPM(high_temp / 1000); | |
1006 | WREG32_SMC(ixCG_THERMAL_CTRL, tmp); | |
1007 | #endif | |
1008 | ||
1009 | adev->pm.dpm.thermal.min_temp = low_temp; | |
1010 | adev->pm.dpm.thermal.max_temp = high_temp; | |
1011 | return 0; | |
1012 | } | |
1013 | ||
1014 | static int ci_thermal_enable_alert(struct amdgpu_device *adev, | |
1015 | bool enable) | |
1016 | { | |
1017 | u32 thermal_int = RREG32_SMC(ixCG_THERMAL_INT); | |
1018 | PPSMC_Result result; | |
1019 | ||
1020 | if (enable) { | |
1021 | thermal_int &= ~(CG_THERMAL_INT_CTRL__THERM_INTH_MASK_MASK | | |
1022 | CG_THERMAL_INT_CTRL__THERM_INTL_MASK_MASK); | |
1023 | WREG32_SMC(ixCG_THERMAL_INT, thermal_int); | |
1024 | result = amdgpu_ci_send_msg_to_smc(adev, PPSMC_MSG_Thermal_Cntl_Enable); | |
1025 | if (result != PPSMC_Result_OK) { | |
1026 | DRM_DEBUG_KMS("Could not enable thermal interrupts.\n"); | |
1027 | return -EINVAL; | |
1028 | } | |
1029 | } else { | |
1030 | thermal_int |= CG_THERMAL_INT_CTRL__THERM_INTH_MASK_MASK | | |
1031 | CG_THERMAL_INT_CTRL__THERM_INTL_MASK_MASK; | |
1032 | WREG32_SMC(ixCG_THERMAL_INT, thermal_int); | |
1033 | result = amdgpu_ci_send_msg_to_smc(adev, PPSMC_MSG_Thermal_Cntl_Disable); | |
1034 | if (result != PPSMC_Result_OK) { | |
1035 | DRM_DEBUG_KMS("Could not disable thermal interrupts.\n"); | |
1036 | return -EINVAL; | |
1037 | } | |
1038 | } | |
1039 | ||
1040 | return 0; | |
1041 | } | |
1042 | ||
1043 | static void ci_fan_ctrl_set_static_mode(struct amdgpu_device *adev, u32 mode) | |
1044 | { | |
1045 | struct ci_power_info *pi = ci_get_pi(adev); | |
1046 | u32 tmp; | |
1047 | ||
1048 | if (pi->fan_ctrl_is_in_default_mode) { | |
1049 | tmp = (RREG32_SMC(ixCG_FDO_CTRL2) & CG_FDO_CTRL2__FDO_PWM_MODE_MASK) | |
1050 | >> CG_FDO_CTRL2__FDO_PWM_MODE__SHIFT; | |
1051 | pi->fan_ctrl_default_mode = tmp; | |
1052 | tmp = (RREG32_SMC(ixCG_FDO_CTRL2) & CG_FDO_CTRL2__TMIN_MASK) | |
1053 | >> CG_FDO_CTRL2__TMIN__SHIFT; | |
1054 | pi->t_min = tmp; | |
1055 | pi->fan_ctrl_is_in_default_mode = false; | |
1056 | } | |
1057 | ||
1058 | tmp = RREG32_SMC(ixCG_FDO_CTRL2) & ~CG_FDO_CTRL2__TMIN_MASK; | |
1059 | tmp |= 0 << CG_FDO_CTRL2__TMIN__SHIFT; | |
1060 | WREG32_SMC(ixCG_FDO_CTRL2, tmp); | |
1061 | ||
1062 | tmp = RREG32_SMC(ixCG_FDO_CTRL2) & ~CG_FDO_CTRL2__FDO_PWM_MODE_MASK; | |
1063 | tmp |= mode << CG_FDO_CTRL2__FDO_PWM_MODE__SHIFT; | |
1064 | WREG32_SMC(ixCG_FDO_CTRL2, tmp); | |
1065 | } | |
1066 | ||
1067 | static int ci_thermal_setup_fan_table(struct amdgpu_device *adev) | |
1068 | { | |
1069 | struct ci_power_info *pi = ci_get_pi(adev); | |
1070 | SMU7_Discrete_FanTable fan_table = { FDO_MODE_HARDWARE }; | |
1071 | u32 duty100; | |
1072 | u32 t_diff1, t_diff2, pwm_diff1, pwm_diff2; | |
1073 | u16 fdo_min, slope1, slope2; | |
1074 | u32 reference_clock, tmp; | |
1075 | int ret; | |
1076 | u64 tmp64; | |
1077 | ||
1078 | if (!pi->fan_table_start) { | |
1079 | adev->pm.dpm.fan.ucode_fan_control = false; | |
1080 | return 0; | |
1081 | } | |
1082 | ||
1083 | duty100 = (RREG32_SMC(ixCG_FDO_CTRL1) & CG_FDO_CTRL1__FMAX_DUTY100_MASK) | |
1084 | >> CG_FDO_CTRL1__FMAX_DUTY100__SHIFT; | |
1085 | ||
1086 | if (duty100 == 0) { | |
1087 | adev->pm.dpm.fan.ucode_fan_control = false; | |
1088 | return 0; | |
1089 | } | |
1090 | ||
1091 | tmp64 = (u64)adev->pm.dpm.fan.pwm_min * duty100; | |
1092 | do_div(tmp64, 10000); | |
1093 | fdo_min = (u16)tmp64; | |
1094 | ||
1095 | t_diff1 = adev->pm.dpm.fan.t_med - adev->pm.dpm.fan.t_min; | |
1096 | t_diff2 = adev->pm.dpm.fan.t_high - adev->pm.dpm.fan.t_med; | |
1097 | ||
1098 | pwm_diff1 = adev->pm.dpm.fan.pwm_med - adev->pm.dpm.fan.pwm_min; | |
1099 | pwm_diff2 = adev->pm.dpm.fan.pwm_high - adev->pm.dpm.fan.pwm_med; | |
1100 | ||
1101 | slope1 = (u16)((50 + ((16 * duty100 * pwm_diff1) / t_diff1)) / 100); | |
1102 | slope2 = (u16)((50 + ((16 * duty100 * pwm_diff2) / t_diff2)) / 100); | |
1103 | ||
1104 | fan_table.TempMin = cpu_to_be16((50 + adev->pm.dpm.fan.t_min) / 100); | |
1105 | fan_table.TempMed = cpu_to_be16((50 + adev->pm.dpm.fan.t_med) / 100); | |
1106 | fan_table.TempMax = cpu_to_be16((50 + adev->pm.dpm.fan.t_max) / 100); | |
1107 | ||
1108 | fan_table.Slope1 = cpu_to_be16(slope1); | |
1109 | fan_table.Slope2 = cpu_to_be16(slope2); | |
1110 | ||
1111 | fan_table.FdoMin = cpu_to_be16(fdo_min); | |
1112 | ||
1113 | fan_table.HystDown = cpu_to_be16(adev->pm.dpm.fan.t_hyst); | |
1114 | ||
1115 | fan_table.HystUp = cpu_to_be16(1); | |
1116 | ||
1117 | fan_table.HystSlope = cpu_to_be16(1); | |
1118 | ||
1119 | fan_table.TempRespLim = cpu_to_be16(5); | |
1120 | ||
1121 | reference_clock = amdgpu_asic_get_xclk(adev); | |
1122 | ||
1123 | fan_table.RefreshPeriod = cpu_to_be32((adev->pm.dpm.fan.cycle_delay * | |
1124 | reference_clock) / 1600); | |
1125 | ||
1126 | fan_table.FdoMax = cpu_to_be16((u16)duty100); | |
1127 | ||
1128 | tmp = (RREG32_SMC(ixCG_MULT_THERMAL_CTRL) & CG_MULT_THERMAL_CTRL__TEMP_SEL_MASK) | |
1129 | >> CG_MULT_THERMAL_CTRL__TEMP_SEL__SHIFT; | |
1130 | fan_table.TempSrc = (uint8_t)tmp; | |
1131 | ||
1132 | ret = amdgpu_ci_copy_bytes_to_smc(adev, | |
1133 | pi->fan_table_start, | |
1134 | (u8 *)(&fan_table), | |
1135 | sizeof(fan_table), | |
1136 | pi->sram_end); | |
1137 | ||
1138 | if (ret) { | |
1139 | DRM_ERROR("Failed to load fan table to the SMC."); | |
1140 | adev->pm.dpm.fan.ucode_fan_control = false; | |
1141 | } | |
1142 | ||
1143 | return 0; | |
1144 | } | |
1145 | ||
1146 | static int ci_fan_ctrl_start_smc_fan_control(struct amdgpu_device *adev) | |
1147 | { | |
1148 | struct ci_power_info *pi = ci_get_pi(adev); | |
1149 | PPSMC_Result ret; | |
1150 | ||
1151 | if (pi->caps_od_fuzzy_fan_control_support) { | |
1152 | ret = amdgpu_ci_send_msg_to_smc_with_parameter(adev, | |
1153 | PPSMC_StartFanControl, | |
1154 | FAN_CONTROL_FUZZY); | |
1155 | if (ret != PPSMC_Result_OK) | |
1156 | return -EINVAL; | |
1157 | ret = amdgpu_ci_send_msg_to_smc_with_parameter(adev, | |
1158 | PPSMC_MSG_SetFanPwmMax, | |
1159 | adev->pm.dpm.fan.default_max_fan_pwm); | |
1160 | if (ret != PPSMC_Result_OK) | |
1161 | return -EINVAL; | |
1162 | } else { | |
1163 | ret = amdgpu_ci_send_msg_to_smc_with_parameter(adev, | |
1164 | PPSMC_StartFanControl, | |
1165 | FAN_CONTROL_TABLE); | |
1166 | if (ret != PPSMC_Result_OK) | |
1167 | return -EINVAL; | |
1168 | } | |
1169 | ||
1170 | pi->fan_is_controlled_by_smc = true; | |
1171 | return 0; | |
1172 | } | |
1173 | ||
1174 | ||
1175 | static int ci_fan_ctrl_stop_smc_fan_control(struct amdgpu_device *adev) | |
1176 | { | |
1177 | PPSMC_Result ret; | |
1178 | struct ci_power_info *pi = ci_get_pi(adev); | |
1179 | ||
1180 | ret = amdgpu_ci_send_msg_to_smc(adev, PPSMC_StopFanControl); | |
1181 | if (ret == PPSMC_Result_OK) { | |
1182 | pi->fan_is_controlled_by_smc = false; | |
1183 | return 0; | |
1184 | } else { | |
1185 | return -EINVAL; | |
1186 | } | |
1187 | } | |
1188 | ||
1189 | static int ci_dpm_get_fan_speed_percent(struct amdgpu_device *adev, | |
1190 | u32 *speed) | |
1191 | { | |
1192 | u32 duty, duty100; | |
1193 | u64 tmp64; | |
1194 | ||
1195 | if (adev->pm.no_fan) | |
1196 | return -ENOENT; | |
1197 | ||
1198 | duty100 = (RREG32_SMC(ixCG_FDO_CTRL1) & CG_FDO_CTRL1__FMAX_DUTY100_MASK) | |
1199 | >> CG_FDO_CTRL1__FMAX_DUTY100__SHIFT; | |
1200 | duty = (RREG32_SMC(ixCG_THERMAL_STATUS) & CG_THERMAL_STATUS__FDO_PWM_DUTY_MASK) | |
1201 | >> CG_THERMAL_STATUS__FDO_PWM_DUTY__SHIFT; | |
1202 | ||
1203 | if (duty100 == 0) | |
1204 | return -EINVAL; | |
1205 | ||
1206 | tmp64 = (u64)duty * 100; | |
1207 | do_div(tmp64, duty100); | |
1208 | *speed = (u32)tmp64; | |
1209 | ||
1210 | if (*speed > 100) | |
1211 | *speed = 100; | |
1212 | ||
1213 | return 0; | |
1214 | } | |
1215 | ||
1216 | static int ci_dpm_set_fan_speed_percent(struct amdgpu_device *adev, | |
1217 | u32 speed) | |
1218 | { | |
1219 | u32 tmp; | |
1220 | u32 duty, duty100; | |
1221 | u64 tmp64; | |
1222 | struct ci_power_info *pi = ci_get_pi(adev); | |
1223 | ||
1224 | if (adev->pm.no_fan) | |
1225 | return -ENOENT; | |
1226 | ||
1227 | if (pi->fan_is_controlled_by_smc) | |
1228 | return -EINVAL; | |
1229 | ||
1230 | if (speed > 100) | |
1231 | return -EINVAL; | |
1232 | ||
1233 | duty100 = (RREG32_SMC(ixCG_FDO_CTRL1) & CG_FDO_CTRL1__FMAX_DUTY100_MASK) | |
1234 | >> CG_FDO_CTRL1__FMAX_DUTY100__SHIFT; | |
1235 | ||
1236 | if (duty100 == 0) | |
1237 | return -EINVAL; | |
1238 | ||
1239 | tmp64 = (u64)speed * duty100; | |
1240 | do_div(tmp64, 100); | |
1241 | duty = (u32)tmp64; | |
1242 | ||
1243 | tmp = RREG32_SMC(ixCG_FDO_CTRL0) & ~CG_FDO_CTRL0__FDO_STATIC_DUTY_MASK; | |
1244 | tmp |= duty << CG_FDO_CTRL0__FDO_STATIC_DUTY__SHIFT; | |
1245 | WREG32_SMC(ixCG_FDO_CTRL0, tmp); | |
1246 | ||
1247 | return 0; | |
1248 | } | |
1249 | ||
1250 | static void ci_dpm_set_fan_control_mode(struct amdgpu_device *adev, u32 mode) | |
1251 | { | |
1252 | if (mode) { | |
1253 | /* stop auto-manage */ | |
1254 | if (adev->pm.dpm.fan.ucode_fan_control) | |
1255 | ci_fan_ctrl_stop_smc_fan_control(adev); | |
1256 | ci_fan_ctrl_set_static_mode(adev, mode); | |
1257 | } else { | |
1258 | /* restart auto-manage */ | |
1259 | if (adev->pm.dpm.fan.ucode_fan_control) | |
1260 | ci_thermal_start_smc_fan_control(adev); | |
1261 | else | |
1262 | ci_fan_ctrl_set_default_mode(adev); | |
1263 | } | |
1264 | } | |
1265 | ||
1266 | static u32 ci_dpm_get_fan_control_mode(struct amdgpu_device *adev) | |
1267 | { | |
1268 | struct ci_power_info *pi = ci_get_pi(adev); | |
1269 | u32 tmp; | |
1270 | ||
1271 | if (pi->fan_is_controlled_by_smc) | |
1272 | return 0; | |
1273 | ||
1274 | tmp = RREG32_SMC(ixCG_FDO_CTRL2) & CG_FDO_CTRL2__FDO_PWM_MODE_MASK; | |
1275 | return (tmp >> CG_FDO_CTRL2__FDO_PWM_MODE__SHIFT); | |
1276 | } | |
1277 | ||
1278 | #if 0 | |
1279 | static int ci_fan_ctrl_get_fan_speed_rpm(struct amdgpu_device *adev, | |
1280 | u32 *speed) | |
1281 | { | |
1282 | u32 tach_period; | |
1283 | u32 xclk = amdgpu_asic_get_xclk(adev); | |
1284 | ||
1285 | if (adev->pm.no_fan) | |
1286 | return -ENOENT; | |
1287 | ||
1288 | if (adev->pm.fan_pulses_per_revolution == 0) | |
1289 | return -ENOENT; | |
1290 | ||
1291 | tach_period = (RREG32_SMC(ixCG_TACH_STATUS) & CG_TACH_STATUS__TACH_PERIOD_MASK) | |
1292 | >> CG_TACH_STATUS__TACH_PERIOD__SHIFT; | |
1293 | if (tach_period == 0) | |
1294 | return -ENOENT; | |
1295 | ||
1296 | *speed = 60 * xclk * 10000 / tach_period; | |
1297 | ||
1298 | return 0; | |
1299 | } | |
1300 | ||
1301 | static int ci_fan_ctrl_set_fan_speed_rpm(struct amdgpu_device *adev, | |
1302 | u32 speed) | |
1303 | { | |
1304 | u32 tach_period, tmp; | |
1305 | u32 xclk = amdgpu_asic_get_xclk(adev); | |
1306 | ||
1307 | if (adev->pm.no_fan) | |
1308 | return -ENOENT; | |
1309 | ||
1310 | if (adev->pm.fan_pulses_per_revolution == 0) | |
1311 | return -ENOENT; | |
1312 | ||
1313 | if ((speed < adev->pm.fan_min_rpm) || | |
1314 | (speed > adev->pm.fan_max_rpm)) | |
1315 | return -EINVAL; | |
1316 | ||
1317 | if (adev->pm.dpm.fan.ucode_fan_control) | |
1318 | ci_fan_ctrl_stop_smc_fan_control(adev); | |
1319 | ||
1320 | tach_period = 60 * xclk * 10000 / (8 * speed); | |
1321 | tmp = RREG32_SMC(ixCG_TACH_CTRL) & ~CG_TACH_CTRL__TARGET_PERIOD_MASK; | |
1322 | tmp |= tach_period << CG_TACH_CTRL__TARGET_PERIOD__SHIFT; | |
1323 | WREG32_SMC(CG_TACH_CTRL, tmp); | |
1324 | ||
1325 | ci_fan_ctrl_set_static_mode(adev, FDO_PWM_MODE_STATIC_RPM); | |
1326 | ||
1327 | return 0; | |
1328 | } | |
1329 | #endif | |
1330 | ||
1331 | static void ci_fan_ctrl_set_default_mode(struct amdgpu_device *adev) | |
1332 | { | |
1333 | struct ci_power_info *pi = ci_get_pi(adev); | |
1334 | u32 tmp; | |
1335 | ||
1336 | if (!pi->fan_ctrl_is_in_default_mode) { | |
1337 | tmp = RREG32_SMC(ixCG_FDO_CTRL2) & ~CG_FDO_CTRL2__FDO_PWM_MODE_MASK; | |
1338 | tmp |= pi->fan_ctrl_default_mode << CG_FDO_CTRL2__FDO_PWM_MODE__SHIFT; | |
1339 | WREG32_SMC(ixCG_FDO_CTRL2, tmp); | |
1340 | ||
1341 | tmp = RREG32_SMC(ixCG_FDO_CTRL2) & ~CG_FDO_CTRL2__TMIN_MASK; | |
1342 | tmp |= pi->t_min << CG_FDO_CTRL2__TMIN__SHIFT; | |
1343 | WREG32_SMC(ixCG_FDO_CTRL2, tmp); | |
1344 | pi->fan_ctrl_is_in_default_mode = true; | |
1345 | } | |
1346 | } | |
1347 | ||
1348 | static void ci_thermal_start_smc_fan_control(struct amdgpu_device *adev) | |
1349 | { | |
1350 | if (adev->pm.dpm.fan.ucode_fan_control) { | |
1351 | ci_fan_ctrl_start_smc_fan_control(adev); | |
1352 | ci_fan_ctrl_set_static_mode(adev, FDO_PWM_MODE_STATIC); | |
1353 | } | |
1354 | } | |
1355 | ||
1356 | static void ci_thermal_initialize(struct amdgpu_device *adev) | |
1357 | { | |
1358 | u32 tmp; | |
1359 | ||
1360 | if (adev->pm.fan_pulses_per_revolution) { | |
1361 | tmp = RREG32_SMC(ixCG_TACH_CTRL) & ~CG_TACH_CTRL__EDGE_PER_REV_MASK; | |
1362 | tmp |= (adev->pm.fan_pulses_per_revolution - 1) | |
1363 | << CG_TACH_CTRL__EDGE_PER_REV__SHIFT; | |
1364 | WREG32_SMC(ixCG_TACH_CTRL, tmp); | |
1365 | } | |
1366 | ||
1367 | tmp = RREG32_SMC(ixCG_FDO_CTRL2) & ~CG_FDO_CTRL2__TACH_PWM_RESP_RATE_MASK; | |
1368 | tmp |= 0x28 << CG_FDO_CTRL2__TACH_PWM_RESP_RATE__SHIFT; | |
1369 | WREG32_SMC(ixCG_FDO_CTRL2, tmp); | |
1370 | } | |
1371 | ||
1372 | static int ci_thermal_start_thermal_controller(struct amdgpu_device *adev) | |
1373 | { | |
1374 | int ret; | |
1375 | ||
1376 | ci_thermal_initialize(adev); | |
1377 | ret = ci_thermal_set_temperature_range(adev, CISLANDS_TEMP_RANGE_MIN, CISLANDS_TEMP_RANGE_MAX); | |
1378 | if (ret) | |
1379 | return ret; | |
1380 | ret = ci_thermal_enable_alert(adev, true); | |
1381 | if (ret) | |
1382 | return ret; | |
1383 | if (adev->pm.dpm.fan.ucode_fan_control) { | |
1384 | ret = ci_thermal_setup_fan_table(adev); | |
1385 | if (ret) | |
1386 | return ret; | |
1387 | ci_thermal_start_smc_fan_control(adev); | |
1388 | } | |
1389 | ||
1390 | return 0; | |
1391 | } | |
1392 | ||
1393 | static void ci_thermal_stop_thermal_controller(struct amdgpu_device *adev) | |
1394 | { | |
1395 | if (!adev->pm.no_fan) | |
1396 | ci_fan_ctrl_set_default_mode(adev); | |
1397 | } | |
1398 | ||
a2e73f56 AD |
1399 | static int ci_read_smc_soft_register(struct amdgpu_device *adev, |
1400 | u16 reg_offset, u32 *value) | |
1401 | { | |
1402 | struct ci_power_info *pi = ci_get_pi(adev); | |
1403 | ||
1404 | return amdgpu_ci_read_smc_sram_dword(adev, | |
1405 | pi->soft_regs_start + reg_offset, | |
1406 | value, pi->sram_end); | |
1407 | } | |
a2e73f56 AD |
1408 | |
1409 | static int ci_write_smc_soft_register(struct amdgpu_device *adev, | |
1410 | u16 reg_offset, u32 value) | |
1411 | { | |
1412 | struct ci_power_info *pi = ci_get_pi(adev); | |
1413 | ||
1414 | return amdgpu_ci_write_smc_sram_dword(adev, | |
1415 | pi->soft_regs_start + reg_offset, | |
1416 | value, pi->sram_end); | |
1417 | } | |
1418 | ||
1419 | static void ci_init_fps_limits(struct amdgpu_device *adev) | |
1420 | { | |
1421 | struct ci_power_info *pi = ci_get_pi(adev); | |
1422 | SMU7_Discrete_DpmTable *table = &pi->smc_state_table; | |
1423 | ||
1424 | if (pi->caps_fps) { | |
1425 | u16 tmp; | |
1426 | ||
1427 | tmp = 45; | |
1428 | table->FpsHighT = cpu_to_be16(tmp); | |
1429 | ||
1430 | tmp = 30; | |
1431 | table->FpsLowT = cpu_to_be16(tmp); | |
1432 | } | |
1433 | } | |
1434 | ||
1435 | static int ci_update_sclk_t(struct amdgpu_device *adev) | |
1436 | { | |
1437 | struct ci_power_info *pi = ci_get_pi(adev); | |
1438 | int ret = 0; | |
1439 | u32 low_sclk_interrupt_t = 0; | |
1440 | ||
1441 | if (pi->caps_sclk_throttle_low_notification) { | |
1442 | low_sclk_interrupt_t = cpu_to_be32(pi->low_sclk_interrupt_t); | |
1443 | ||
1444 | ret = amdgpu_ci_copy_bytes_to_smc(adev, | |
1445 | pi->dpm_table_start + | |
1446 | offsetof(SMU7_Discrete_DpmTable, LowSclkInterruptT), | |
1447 | (u8 *)&low_sclk_interrupt_t, | |
1448 | sizeof(u32), pi->sram_end); | |
1449 | ||
1450 | } | |
1451 | ||
1452 | return ret; | |
1453 | } | |
1454 | ||
1455 | static void ci_get_leakage_voltages(struct amdgpu_device *adev) | |
1456 | { | |
1457 | struct ci_power_info *pi = ci_get_pi(adev); | |
1458 | u16 leakage_id, virtual_voltage_id; | |
1459 | u16 vddc, vddci; | |
1460 | int i; | |
1461 | ||
1462 | pi->vddc_leakage.count = 0; | |
1463 | pi->vddci_leakage.count = 0; | |
1464 | ||
1465 | if (adev->pm.dpm.platform_caps & ATOM_PP_PLATFORM_CAP_EVV) { | |
1466 | for (i = 0; i < CISLANDS_MAX_LEAKAGE_COUNT; i++) { | |
1467 | virtual_voltage_id = ATOM_VIRTUAL_VOLTAGE_ID0 + i; | |
1468 | if (amdgpu_atombios_get_voltage_evv(adev, virtual_voltage_id, &vddc) != 0) | |
1469 | continue; | |
1470 | if (vddc != 0 && vddc != virtual_voltage_id) { | |
1471 | pi->vddc_leakage.actual_voltage[pi->vddc_leakage.count] = vddc; | |
1472 | pi->vddc_leakage.leakage_id[pi->vddc_leakage.count] = virtual_voltage_id; | |
1473 | pi->vddc_leakage.count++; | |
1474 | } | |
1475 | } | |
1476 | } else if (amdgpu_atombios_get_leakage_id_from_vbios(adev, &leakage_id) == 0) { | |
1477 | for (i = 0; i < CISLANDS_MAX_LEAKAGE_COUNT; i++) { | |
1478 | virtual_voltage_id = ATOM_VIRTUAL_VOLTAGE_ID0 + i; | |
1479 | if (amdgpu_atombios_get_leakage_vddc_based_on_leakage_params(adev, &vddc, &vddci, | |
1480 | virtual_voltage_id, | |
1481 | leakage_id) == 0) { | |
1482 | if (vddc != 0 && vddc != virtual_voltage_id) { | |
1483 | pi->vddc_leakage.actual_voltage[pi->vddc_leakage.count] = vddc; | |
1484 | pi->vddc_leakage.leakage_id[pi->vddc_leakage.count] = virtual_voltage_id; | |
1485 | pi->vddc_leakage.count++; | |
1486 | } | |
1487 | if (vddci != 0 && vddci != virtual_voltage_id) { | |
1488 | pi->vddci_leakage.actual_voltage[pi->vddci_leakage.count] = vddci; | |
1489 | pi->vddci_leakage.leakage_id[pi->vddci_leakage.count] = virtual_voltage_id; | |
1490 | pi->vddci_leakage.count++; | |
1491 | } | |
1492 | } | |
1493 | } | |
1494 | } | |
1495 | } | |
1496 | ||
1497 | static void ci_set_dpm_event_sources(struct amdgpu_device *adev, u32 sources) | |
1498 | { | |
1499 | struct ci_power_info *pi = ci_get_pi(adev); | |
1500 | bool want_thermal_protection; | |
1501 | enum amdgpu_dpm_event_src dpm_event_src; | |
1502 | u32 tmp; | |
1503 | ||
1504 | switch (sources) { | |
1505 | case 0: | |
1506 | default: | |
1507 | want_thermal_protection = false; | |
1508 | break; | |
1509 | case (1 << AMDGPU_DPM_AUTO_THROTTLE_SRC_THERMAL): | |
1510 | want_thermal_protection = true; | |
1511 | dpm_event_src = AMDGPU_DPM_EVENT_SRC_DIGITAL; | |
1512 | break; | |
1513 | case (1 << AMDGPU_DPM_AUTO_THROTTLE_SRC_EXTERNAL): | |
1514 | want_thermal_protection = true; | |
1515 | dpm_event_src = AMDGPU_DPM_EVENT_SRC_EXTERNAL; | |
1516 | break; | |
1517 | case ((1 << AMDGPU_DPM_AUTO_THROTTLE_SRC_EXTERNAL) | | |
1518 | (1 << AMDGPU_DPM_AUTO_THROTTLE_SRC_THERMAL)): | |
1519 | want_thermal_protection = true; | |
1520 | dpm_event_src = AMDGPU_DPM_EVENT_SRC_DIGIAL_OR_EXTERNAL; | |
1521 | break; | |
1522 | } | |
1523 | ||
1524 | if (want_thermal_protection) { | |
1525 | #if 0 | |
1526 | /* XXX: need to figure out how to handle this properly */ | |
1527 | tmp = RREG32_SMC(ixCG_THERMAL_CTRL); | |
1528 | tmp &= DPM_EVENT_SRC_MASK; | |
1529 | tmp |= DPM_EVENT_SRC(dpm_event_src); | |
1530 | WREG32_SMC(ixCG_THERMAL_CTRL, tmp); | |
1531 | #endif | |
1532 | ||
1533 | tmp = RREG32_SMC(ixGENERAL_PWRMGT); | |
1534 | if (pi->thermal_protection) | |
1535 | tmp &= ~GENERAL_PWRMGT__THERMAL_PROTECTION_DIS_MASK; | |
1536 | else | |
1537 | tmp |= GENERAL_PWRMGT__THERMAL_PROTECTION_DIS_MASK; | |
1538 | WREG32_SMC(ixGENERAL_PWRMGT, tmp); | |
1539 | } else { | |
1540 | tmp = RREG32_SMC(ixGENERAL_PWRMGT); | |
1541 | tmp |= GENERAL_PWRMGT__THERMAL_PROTECTION_DIS_MASK; | |
1542 | WREG32_SMC(ixGENERAL_PWRMGT, tmp); | |
1543 | } | |
1544 | } | |
1545 | ||
1546 | static void ci_enable_auto_throttle_source(struct amdgpu_device *adev, | |
1547 | enum amdgpu_dpm_auto_throttle_src source, | |
1548 | bool enable) | |
1549 | { | |
1550 | struct ci_power_info *pi = ci_get_pi(adev); | |
1551 | ||
1552 | if (enable) { | |
1553 | if (!(pi->active_auto_throttle_sources & (1 << source))) { | |
1554 | pi->active_auto_throttle_sources |= 1 << source; | |
1555 | ci_set_dpm_event_sources(adev, pi->active_auto_throttle_sources); | |
1556 | } | |
1557 | } else { | |
1558 | if (pi->active_auto_throttle_sources & (1 << source)) { | |
1559 | pi->active_auto_throttle_sources &= ~(1 << source); | |
1560 | ci_set_dpm_event_sources(adev, pi->active_auto_throttle_sources); | |
1561 | } | |
1562 | } | |
1563 | } | |
1564 | ||
1565 | static void ci_enable_vr_hot_gpio_interrupt(struct amdgpu_device *adev) | |
1566 | { | |
1567 | if (adev->pm.dpm.platform_caps & ATOM_PP_PLATFORM_CAP_REGULATOR_HOT) | |
1568 | amdgpu_ci_send_msg_to_smc(adev, PPSMC_MSG_EnableVRHotGPIOInterrupt); | |
1569 | } | |
1570 | ||
1571 | static int ci_unfreeze_sclk_mclk_dpm(struct amdgpu_device *adev) | |
1572 | { | |
1573 | struct ci_power_info *pi = ci_get_pi(adev); | |
1574 | PPSMC_Result smc_result; | |
1575 | ||
1576 | if (!pi->need_update_smu7_dpm_table) | |
1577 | return 0; | |
1578 | ||
1579 | if ((!pi->sclk_dpm_key_disabled) && | |
1580 | (pi->need_update_smu7_dpm_table & (DPMTABLE_OD_UPDATE_SCLK | DPMTABLE_UPDATE_SCLK))) { | |
1581 | smc_result = amdgpu_ci_send_msg_to_smc(adev, PPSMC_MSG_SCLKDPM_UnfreezeLevel); | |
1582 | if (smc_result != PPSMC_Result_OK) | |
1583 | return -EINVAL; | |
1584 | } | |
1585 | ||
1586 | if ((!pi->mclk_dpm_key_disabled) && | |
1587 | (pi->need_update_smu7_dpm_table & DPMTABLE_OD_UPDATE_MCLK)) { | |
1588 | smc_result = amdgpu_ci_send_msg_to_smc(adev, PPSMC_MSG_MCLKDPM_UnfreezeLevel); | |
1589 | if (smc_result != PPSMC_Result_OK) | |
1590 | return -EINVAL; | |
1591 | } | |
1592 | ||
1593 | pi->need_update_smu7_dpm_table = 0; | |
1594 | return 0; | |
1595 | } | |
1596 | ||
1597 | static int ci_enable_sclk_mclk_dpm(struct amdgpu_device *adev, bool enable) | |
1598 | { | |
1599 | struct ci_power_info *pi = ci_get_pi(adev); | |
1600 | PPSMC_Result smc_result; | |
1601 | ||
1602 | if (enable) { | |
1603 | if (!pi->sclk_dpm_key_disabled) { | |
1604 | smc_result = amdgpu_ci_send_msg_to_smc(adev, PPSMC_MSG_DPM_Enable); | |
1605 | if (smc_result != PPSMC_Result_OK) | |
1606 | return -EINVAL; | |
1607 | } | |
1608 | ||
1609 | if (!pi->mclk_dpm_key_disabled) { | |
1610 | smc_result = amdgpu_ci_send_msg_to_smc(adev, PPSMC_MSG_MCLKDPM_Enable); | |
1611 | if (smc_result != PPSMC_Result_OK) | |
1612 | return -EINVAL; | |
1613 | ||
1614 | WREG32_P(mmMC_SEQ_CNTL_3, MC_SEQ_CNTL_3__CAC_EN_MASK, | |
1615 | ~MC_SEQ_CNTL_3__CAC_EN_MASK); | |
1616 | ||
1617 | WREG32_SMC(ixLCAC_MC0_CNTL, 0x05); | |
1618 | WREG32_SMC(ixLCAC_MC1_CNTL, 0x05); | |
1619 | WREG32_SMC(ixLCAC_CPL_CNTL, 0x100005); | |
1620 | ||
1621 | udelay(10); | |
1622 | ||
1623 | WREG32_SMC(ixLCAC_MC0_CNTL, 0x400005); | |
1624 | WREG32_SMC(ixLCAC_MC1_CNTL, 0x400005); | |
1625 | WREG32_SMC(ixLCAC_CPL_CNTL, 0x500005); | |
1626 | } | |
1627 | } else { | |
1628 | if (!pi->sclk_dpm_key_disabled) { | |
1629 | smc_result = amdgpu_ci_send_msg_to_smc(adev, PPSMC_MSG_DPM_Disable); | |
1630 | if (smc_result != PPSMC_Result_OK) | |
1631 | return -EINVAL; | |
1632 | } | |
1633 | ||
1634 | if (!pi->mclk_dpm_key_disabled) { | |
1635 | smc_result = amdgpu_ci_send_msg_to_smc(adev, PPSMC_MSG_MCLKDPM_Disable); | |
1636 | if (smc_result != PPSMC_Result_OK) | |
1637 | return -EINVAL; | |
1638 | } | |
1639 | } | |
1640 | ||
1641 | return 0; | |
1642 | } | |
1643 | ||
1644 | static int ci_start_dpm(struct amdgpu_device *adev) | |
1645 | { | |
1646 | struct ci_power_info *pi = ci_get_pi(adev); | |
1647 | PPSMC_Result smc_result; | |
1648 | int ret; | |
1649 | u32 tmp; | |
1650 | ||
1651 | tmp = RREG32_SMC(ixGENERAL_PWRMGT); | |
1652 | tmp |= GENERAL_PWRMGT__GLOBAL_PWRMGT_EN_MASK; | |
1653 | WREG32_SMC(ixGENERAL_PWRMGT, tmp); | |
1654 | ||
1655 | tmp = RREG32_SMC(ixSCLK_PWRMGT_CNTL); | |
1656 | tmp |= SCLK_PWRMGT_CNTL__DYNAMIC_PM_EN_MASK; | |
1657 | WREG32_SMC(ixSCLK_PWRMGT_CNTL, tmp); | |
1658 | ||
1659 | ci_write_smc_soft_register(adev, offsetof(SMU7_SoftRegisters, VoltageChangeTimeout), 0x1000); | |
1660 | ||
1661 | WREG32_P(mmBIF_LNCNT_RESET, 0, ~BIF_LNCNT_RESET__RESET_LNCNT_EN_MASK); | |
1662 | ||
1663 | smc_result = amdgpu_ci_send_msg_to_smc(adev, PPSMC_MSG_Voltage_Cntl_Enable); | |
1664 | if (smc_result != PPSMC_Result_OK) | |
1665 | return -EINVAL; | |
1666 | ||
1667 | ret = ci_enable_sclk_mclk_dpm(adev, true); | |
1668 | if (ret) | |
1669 | return ret; | |
1670 | ||
1671 | if (!pi->pcie_dpm_key_disabled) { | |
1672 | smc_result = amdgpu_ci_send_msg_to_smc(adev, PPSMC_MSG_PCIeDPM_Enable); | |
1673 | if (smc_result != PPSMC_Result_OK) | |
1674 | return -EINVAL; | |
1675 | } | |
1676 | ||
1677 | return 0; | |
1678 | } | |
1679 | ||
1680 | static int ci_freeze_sclk_mclk_dpm(struct amdgpu_device *adev) | |
1681 | { | |
1682 | struct ci_power_info *pi = ci_get_pi(adev); | |
1683 | PPSMC_Result smc_result; | |
1684 | ||
1685 | if (!pi->need_update_smu7_dpm_table) | |
1686 | return 0; | |
1687 | ||
1688 | if ((!pi->sclk_dpm_key_disabled) && | |
1689 | (pi->need_update_smu7_dpm_table & (DPMTABLE_OD_UPDATE_SCLK | DPMTABLE_UPDATE_SCLK))) { | |
1690 | smc_result = amdgpu_ci_send_msg_to_smc(adev, PPSMC_MSG_SCLKDPM_FreezeLevel); | |
1691 | if (smc_result != PPSMC_Result_OK) | |
1692 | return -EINVAL; | |
1693 | } | |
1694 | ||
1695 | if ((!pi->mclk_dpm_key_disabled) && | |
1696 | (pi->need_update_smu7_dpm_table & DPMTABLE_OD_UPDATE_MCLK)) { | |
1697 | smc_result = amdgpu_ci_send_msg_to_smc(adev, PPSMC_MSG_MCLKDPM_FreezeLevel); | |
1698 | if (smc_result != PPSMC_Result_OK) | |
1699 | return -EINVAL; | |
1700 | } | |
1701 | ||
1702 | return 0; | |
1703 | } | |
1704 | ||
1705 | static int ci_stop_dpm(struct amdgpu_device *adev) | |
1706 | { | |
1707 | struct ci_power_info *pi = ci_get_pi(adev); | |
1708 | PPSMC_Result smc_result; | |
1709 | int ret; | |
1710 | u32 tmp; | |
1711 | ||
1712 | tmp = RREG32_SMC(ixGENERAL_PWRMGT); | |
1713 | tmp &= ~GENERAL_PWRMGT__GLOBAL_PWRMGT_EN_MASK; | |
1714 | WREG32_SMC(ixGENERAL_PWRMGT, tmp); | |
1715 | ||
1716 | tmp = RREG32_SMC(ixSCLK_PWRMGT_CNTL); | |
1717 | tmp &= ~SCLK_PWRMGT_CNTL__DYNAMIC_PM_EN_MASK; | |
1718 | WREG32_SMC(ixSCLK_PWRMGT_CNTL, tmp); | |
1719 | ||
1720 | if (!pi->pcie_dpm_key_disabled) { | |
1721 | smc_result = amdgpu_ci_send_msg_to_smc(adev, PPSMC_MSG_PCIeDPM_Disable); | |
1722 | if (smc_result != PPSMC_Result_OK) | |
1723 | return -EINVAL; | |
1724 | } | |
1725 | ||
1726 | ret = ci_enable_sclk_mclk_dpm(adev, false); | |
1727 | if (ret) | |
1728 | return ret; | |
1729 | ||
1730 | smc_result = amdgpu_ci_send_msg_to_smc(adev, PPSMC_MSG_Voltage_Cntl_Disable); | |
1731 | if (smc_result != PPSMC_Result_OK) | |
1732 | return -EINVAL; | |
1733 | ||
1734 | return 0; | |
1735 | } | |
1736 | ||
1737 | static void ci_enable_sclk_control(struct amdgpu_device *adev, bool enable) | |
1738 | { | |
1739 | u32 tmp = RREG32_SMC(ixSCLK_PWRMGT_CNTL); | |
1740 | ||
1741 | if (enable) | |
1742 | tmp &= ~SCLK_PWRMGT_CNTL__SCLK_PWRMGT_OFF_MASK; | |
1743 | else | |
1744 | tmp |= SCLK_PWRMGT_CNTL__SCLK_PWRMGT_OFF_MASK; | |
1745 | WREG32_SMC(ixSCLK_PWRMGT_CNTL, tmp); | |
1746 | } | |
1747 | ||
1748 | #if 0 | |
1749 | static int ci_notify_hw_of_power_source(struct amdgpu_device *adev, | |
1750 | bool ac_power) | |
1751 | { | |
1752 | struct ci_power_info *pi = ci_get_pi(adev); | |
1753 | struct amdgpu_cac_tdp_table *cac_tdp_table = | |
1754 | adev->pm.dpm.dyn_state.cac_tdp_table; | |
1755 | u32 power_limit; | |
1756 | ||
1757 | if (ac_power) | |
1758 | power_limit = (u32)(cac_tdp_table->maximum_power_delivery_limit * 256); | |
1759 | else | |
1760 | power_limit = (u32)(cac_tdp_table->battery_power_limit * 256); | |
1761 | ||
1762 | ci_set_power_limit(adev, power_limit); | |
1763 | ||
1764 | if (pi->caps_automatic_dc_transition) { | |
1765 | if (ac_power) | |
1766 | amdgpu_ci_send_msg_to_smc(adev, PPSMC_MSG_RunningOnAC); | |
1767 | else | |
1768 | amdgpu_ci_send_msg_to_smc(adev, PPSMC_MSG_Remove_DC_Clamp); | |
1769 | } | |
1770 | ||
1771 | return 0; | |
1772 | } | |
1773 | #endif | |
1774 | ||
1775 | static PPSMC_Result amdgpu_ci_send_msg_to_smc_with_parameter(struct amdgpu_device *adev, | |
1776 | PPSMC_Msg msg, u32 parameter) | |
1777 | { | |
1778 | WREG32(mmSMC_MSG_ARG_0, parameter); | |
1779 | return amdgpu_ci_send_msg_to_smc(adev, msg); | |
1780 | } | |
1781 | ||
1782 | static PPSMC_Result amdgpu_ci_send_msg_to_smc_return_parameter(struct amdgpu_device *adev, | |
1783 | PPSMC_Msg msg, u32 *parameter) | |
1784 | { | |
1785 | PPSMC_Result smc_result; | |
1786 | ||
1787 | smc_result = amdgpu_ci_send_msg_to_smc(adev, msg); | |
1788 | ||
1789 | if ((smc_result == PPSMC_Result_OK) && parameter) | |
1790 | *parameter = RREG32(mmSMC_MSG_ARG_0); | |
1791 | ||
1792 | return smc_result; | |
1793 | } | |
1794 | ||
1795 | static int ci_dpm_force_state_sclk(struct amdgpu_device *adev, u32 n) | |
1796 | { | |
1797 | struct ci_power_info *pi = ci_get_pi(adev); | |
1798 | ||
1799 | if (!pi->sclk_dpm_key_disabled) { | |
1800 | PPSMC_Result smc_result = | |
1801 | amdgpu_ci_send_msg_to_smc_with_parameter(adev, PPSMC_MSG_SCLKDPM_SetEnabledMask, 1 << n); | |
1802 | if (smc_result != PPSMC_Result_OK) | |
1803 | return -EINVAL; | |
1804 | } | |
1805 | ||
1806 | return 0; | |
1807 | } | |
1808 | ||
1809 | static int ci_dpm_force_state_mclk(struct amdgpu_device *adev, u32 n) | |
1810 | { | |
1811 | struct ci_power_info *pi = ci_get_pi(adev); | |
1812 | ||
1813 | if (!pi->mclk_dpm_key_disabled) { | |
1814 | PPSMC_Result smc_result = | |
1815 | amdgpu_ci_send_msg_to_smc_with_parameter(adev, PPSMC_MSG_MCLKDPM_SetEnabledMask, 1 << n); | |
1816 | if (smc_result != PPSMC_Result_OK) | |
1817 | return -EINVAL; | |
1818 | } | |
1819 | ||
1820 | return 0; | |
1821 | } | |
1822 | ||
1823 | static int ci_dpm_force_state_pcie(struct amdgpu_device *adev, u32 n) | |
1824 | { | |
1825 | struct ci_power_info *pi = ci_get_pi(adev); | |
1826 | ||
1827 | if (!pi->pcie_dpm_key_disabled) { | |
1828 | PPSMC_Result smc_result = | |
1829 | amdgpu_ci_send_msg_to_smc_with_parameter(adev, PPSMC_MSG_PCIeDPM_ForceLevel, n); | |
1830 | if (smc_result != PPSMC_Result_OK) | |
1831 | return -EINVAL; | |
1832 | } | |
1833 | ||
1834 | return 0; | |
1835 | } | |
1836 | ||
1837 | static int ci_set_power_limit(struct amdgpu_device *adev, u32 n) | |
1838 | { | |
1839 | struct ci_power_info *pi = ci_get_pi(adev); | |
1840 | ||
1841 | if (pi->power_containment_features & POWERCONTAINMENT_FEATURE_PkgPwrLimit) { | |
1842 | PPSMC_Result smc_result = | |
1843 | amdgpu_ci_send_msg_to_smc_with_parameter(adev, PPSMC_MSG_PkgPwrSetLimit, n); | |
1844 | if (smc_result != PPSMC_Result_OK) | |
1845 | return -EINVAL; | |
1846 | } | |
1847 | ||
1848 | return 0; | |
1849 | } | |
1850 | ||
1851 | static int ci_set_overdrive_target_tdp(struct amdgpu_device *adev, | |
1852 | u32 target_tdp) | |
1853 | { | |
1854 | PPSMC_Result smc_result = | |
1855 | amdgpu_ci_send_msg_to_smc_with_parameter(adev, PPSMC_MSG_OverDriveSetTargetTdp, target_tdp); | |
1856 | if (smc_result != PPSMC_Result_OK) | |
1857 | return -EINVAL; | |
1858 | return 0; | |
1859 | } | |
1860 | ||
1861 | #if 0 | |
1862 | static int ci_set_boot_state(struct amdgpu_device *adev) | |
1863 | { | |
1864 | return ci_enable_sclk_mclk_dpm(adev, false); | |
1865 | } | |
1866 | #endif | |
1867 | ||
1868 | static u32 ci_get_average_sclk_freq(struct amdgpu_device *adev) | |
1869 | { | |
1870 | u32 sclk_freq; | |
1871 | PPSMC_Result smc_result = | |
1872 | amdgpu_ci_send_msg_to_smc_return_parameter(adev, | |
1873 | PPSMC_MSG_API_GetSclkFrequency, | |
1874 | &sclk_freq); | |
1875 | if (smc_result != PPSMC_Result_OK) | |
1876 | sclk_freq = 0; | |
1877 | ||
1878 | return sclk_freq; | |
1879 | } | |
1880 | ||
1881 | static u32 ci_get_average_mclk_freq(struct amdgpu_device *adev) | |
1882 | { | |
1883 | u32 mclk_freq; | |
1884 | PPSMC_Result smc_result = | |
1885 | amdgpu_ci_send_msg_to_smc_return_parameter(adev, | |
1886 | PPSMC_MSG_API_GetMclkFrequency, | |
1887 | &mclk_freq); | |
1888 | if (smc_result != PPSMC_Result_OK) | |
1889 | mclk_freq = 0; | |
1890 | ||
1891 | return mclk_freq; | |
1892 | } | |
1893 | ||
1894 | static void ci_dpm_start_smc(struct amdgpu_device *adev) | |
1895 | { | |
1896 | int i; | |
1897 | ||
1898 | amdgpu_ci_program_jump_on_start(adev); | |
1899 | amdgpu_ci_start_smc_clock(adev); | |
1900 | amdgpu_ci_start_smc(adev); | |
1901 | for (i = 0; i < adev->usec_timeout; i++) { | |
1902 | if (RREG32_SMC(ixFIRMWARE_FLAGS) & FIRMWARE_FLAGS__INTERRUPTS_ENABLED_MASK) | |
1903 | break; | |
1904 | } | |
1905 | } | |
1906 | ||
1907 | static void ci_dpm_stop_smc(struct amdgpu_device *adev) | |
1908 | { | |
1909 | amdgpu_ci_reset_smc(adev); | |
1910 | amdgpu_ci_stop_smc_clock(adev); | |
1911 | } | |
1912 | ||
1913 | static int ci_process_firmware_header(struct amdgpu_device *adev) | |
1914 | { | |
1915 | struct ci_power_info *pi = ci_get_pi(adev); | |
1916 | u32 tmp; | |
1917 | int ret; | |
1918 | ||
1919 | ret = amdgpu_ci_read_smc_sram_dword(adev, | |
1920 | SMU7_FIRMWARE_HEADER_LOCATION + | |
1921 | offsetof(SMU7_Firmware_Header, DpmTable), | |
1922 | &tmp, pi->sram_end); | |
1923 | if (ret) | |
1924 | return ret; | |
1925 | ||
1926 | pi->dpm_table_start = tmp; | |
1927 | ||
1928 | ret = amdgpu_ci_read_smc_sram_dword(adev, | |
1929 | SMU7_FIRMWARE_HEADER_LOCATION + | |
1930 | offsetof(SMU7_Firmware_Header, SoftRegisters), | |
1931 | &tmp, pi->sram_end); | |
1932 | if (ret) | |
1933 | return ret; | |
1934 | ||
1935 | pi->soft_regs_start = tmp; | |
1936 | ||
1937 | ret = amdgpu_ci_read_smc_sram_dword(adev, | |
1938 | SMU7_FIRMWARE_HEADER_LOCATION + | |
1939 | offsetof(SMU7_Firmware_Header, mcRegisterTable), | |
1940 | &tmp, pi->sram_end); | |
1941 | if (ret) | |
1942 | return ret; | |
1943 | ||
1944 | pi->mc_reg_table_start = tmp; | |
1945 | ||
1946 | ret = amdgpu_ci_read_smc_sram_dword(adev, | |
1947 | SMU7_FIRMWARE_HEADER_LOCATION + | |
1948 | offsetof(SMU7_Firmware_Header, FanTable), | |
1949 | &tmp, pi->sram_end); | |
1950 | if (ret) | |
1951 | return ret; | |
1952 | ||
1953 | pi->fan_table_start = tmp; | |
1954 | ||
1955 | ret = amdgpu_ci_read_smc_sram_dword(adev, | |
1956 | SMU7_FIRMWARE_HEADER_LOCATION + | |
1957 | offsetof(SMU7_Firmware_Header, mcArbDramTimingTable), | |
1958 | &tmp, pi->sram_end); | |
1959 | if (ret) | |
1960 | return ret; | |
1961 | ||
1962 | pi->arb_table_start = tmp; | |
1963 | ||
1964 | return 0; | |
1965 | } | |
1966 | ||
1967 | static void ci_read_clock_registers(struct amdgpu_device *adev) | |
1968 | { | |
1969 | struct ci_power_info *pi = ci_get_pi(adev); | |
1970 | ||
1971 | pi->clock_registers.cg_spll_func_cntl = | |
1972 | RREG32_SMC(ixCG_SPLL_FUNC_CNTL); | |
1973 | pi->clock_registers.cg_spll_func_cntl_2 = | |
1974 | RREG32_SMC(ixCG_SPLL_FUNC_CNTL_2); | |
1975 | pi->clock_registers.cg_spll_func_cntl_3 = | |
1976 | RREG32_SMC(ixCG_SPLL_FUNC_CNTL_3); | |
1977 | pi->clock_registers.cg_spll_func_cntl_4 = | |
1978 | RREG32_SMC(ixCG_SPLL_FUNC_CNTL_4); | |
1979 | pi->clock_registers.cg_spll_spread_spectrum = | |
1980 | RREG32_SMC(ixCG_SPLL_SPREAD_SPECTRUM); | |
1981 | pi->clock_registers.cg_spll_spread_spectrum_2 = | |
1982 | RREG32_SMC(ixCG_SPLL_SPREAD_SPECTRUM_2); | |
1983 | pi->clock_registers.dll_cntl = RREG32(mmDLL_CNTL); | |
1984 | pi->clock_registers.mclk_pwrmgt_cntl = RREG32(mmMCLK_PWRMGT_CNTL); | |
1985 | pi->clock_registers.mpll_ad_func_cntl = RREG32(mmMPLL_AD_FUNC_CNTL); | |
1986 | pi->clock_registers.mpll_dq_func_cntl = RREG32(mmMPLL_DQ_FUNC_CNTL); | |
1987 | pi->clock_registers.mpll_func_cntl = RREG32(mmMPLL_FUNC_CNTL); | |
1988 | pi->clock_registers.mpll_func_cntl_1 = RREG32(mmMPLL_FUNC_CNTL_1); | |
1989 | pi->clock_registers.mpll_func_cntl_2 = RREG32(mmMPLL_FUNC_CNTL_2); | |
1990 | pi->clock_registers.mpll_ss1 = RREG32(mmMPLL_SS1); | |
1991 | pi->clock_registers.mpll_ss2 = RREG32(mmMPLL_SS2); | |
1992 | } | |
1993 | ||
1994 | static void ci_init_sclk_t(struct amdgpu_device *adev) | |
1995 | { | |
1996 | struct ci_power_info *pi = ci_get_pi(adev); | |
1997 | ||
1998 | pi->low_sclk_interrupt_t = 0; | |
1999 | } | |
2000 | ||
2001 | static void ci_enable_thermal_protection(struct amdgpu_device *adev, | |
2002 | bool enable) | |
2003 | { | |
2004 | u32 tmp = RREG32_SMC(ixGENERAL_PWRMGT); | |
2005 | ||
2006 | if (enable) | |
2007 | tmp &= ~GENERAL_PWRMGT__THERMAL_PROTECTION_DIS_MASK; | |
2008 | else | |
2009 | tmp |= GENERAL_PWRMGT__THERMAL_PROTECTION_DIS_MASK; | |
2010 | WREG32_SMC(ixGENERAL_PWRMGT, tmp); | |
2011 | } | |
2012 | ||
2013 | static void ci_enable_acpi_power_management(struct amdgpu_device *adev) | |
2014 | { | |
2015 | u32 tmp = RREG32_SMC(ixGENERAL_PWRMGT); | |
2016 | ||
2017 | tmp |= GENERAL_PWRMGT__STATIC_PM_EN_MASK; | |
2018 | ||
2019 | WREG32_SMC(ixGENERAL_PWRMGT, tmp); | |
2020 | } | |
2021 | ||
2022 | #if 0 | |
2023 | static int ci_enter_ulp_state(struct amdgpu_device *adev) | |
2024 | { | |
2025 | ||
2026 | WREG32(mmSMC_MESSAGE_0, PPSMC_MSG_SwitchToMinimumPower); | |
2027 | ||
2028 | udelay(25000); | |
2029 | ||
2030 | return 0; | |
2031 | } | |
2032 | ||
2033 | static int ci_exit_ulp_state(struct amdgpu_device *adev) | |
2034 | { | |
2035 | int i; | |
2036 | ||
2037 | WREG32(mmSMC_MESSAGE_0, PPSMC_MSG_ResumeFromMinimumPower); | |
2038 | ||
2039 | udelay(7000); | |
2040 | ||
2041 | for (i = 0; i < adev->usec_timeout; i++) { | |
2042 | if (RREG32(mmSMC_RESP_0) == 1) | |
2043 | break; | |
2044 | udelay(1000); | |
2045 | } | |
2046 | ||
2047 | return 0; | |
2048 | } | |
2049 | #endif | |
2050 | ||
2051 | static int ci_notify_smc_display_change(struct amdgpu_device *adev, | |
2052 | bool has_display) | |
2053 | { | |
2054 | PPSMC_Msg msg = has_display ? PPSMC_MSG_HasDisplay : PPSMC_MSG_NoDisplay; | |
2055 | ||
2056 | return (amdgpu_ci_send_msg_to_smc(adev, msg) == PPSMC_Result_OK) ? 0 : -EINVAL; | |
2057 | } | |
2058 | ||
2059 | static int ci_enable_ds_master_switch(struct amdgpu_device *adev, | |
2060 | bool enable) | |
2061 | { | |
2062 | struct ci_power_info *pi = ci_get_pi(adev); | |
2063 | ||
2064 | if (enable) { | |
2065 | if (pi->caps_sclk_ds) { | |
2066 | if (amdgpu_ci_send_msg_to_smc(adev, PPSMC_MSG_MASTER_DeepSleep_ON) != PPSMC_Result_OK) | |
2067 | return -EINVAL; | |
2068 | } else { | |
2069 | if (amdgpu_ci_send_msg_to_smc(adev, PPSMC_MSG_MASTER_DeepSleep_OFF) != PPSMC_Result_OK) | |
2070 | return -EINVAL; | |
2071 | } | |
2072 | } else { | |
2073 | if (pi->caps_sclk_ds) { | |
2074 | if (amdgpu_ci_send_msg_to_smc(adev, PPSMC_MSG_MASTER_DeepSleep_OFF) != PPSMC_Result_OK) | |
2075 | return -EINVAL; | |
2076 | } | |
2077 | } | |
2078 | ||
2079 | return 0; | |
2080 | } | |
2081 | ||
2082 | static void ci_program_display_gap(struct amdgpu_device *adev) | |
2083 | { | |
2084 | u32 tmp = RREG32_SMC(ixCG_DISPLAY_GAP_CNTL); | |
2085 | u32 pre_vbi_time_in_us; | |
2086 | u32 frame_time_in_us; | |
2087 | u32 ref_clock = adev->clock.spll.reference_freq; | |
2088 | u32 refresh_rate = amdgpu_dpm_get_vrefresh(adev); | |
2089 | u32 vblank_time = amdgpu_dpm_get_vblank_time(adev); | |
2090 | ||
2091 | tmp &= ~CG_DISPLAY_GAP_CNTL__DISP_GAP_MASK; | |
2092 | if (adev->pm.dpm.new_active_crtc_count > 0) | |
2093 | tmp |= (AMDGPU_PM_DISPLAY_GAP_VBLANK_OR_WM << CG_DISPLAY_GAP_CNTL__DISP_GAP__SHIFT); | |
2094 | else | |
2095 | tmp |= (AMDGPU_PM_DISPLAY_GAP_IGNORE << CG_DISPLAY_GAP_CNTL__DISP_GAP__SHIFT); | |
2096 | WREG32_SMC(ixCG_DISPLAY_GAP_CNTL, tmp); | |
2097 | ||
2098 | if (refresh_rate == 0) | |
2099 | refresh_rate = 60; | |
2100 | if (vblank_time == 0xffffffff) | |
2101 | vblank_time = 500; | |
2102 | frame_time_in_us = 1000000 / refresh_rate; | |
2103 | pre_vbi_time_in_us = | |
2104 | frame_time_in_us - 200 - vblank_time; | |
2105 | tmp = pre_vbi_time_in_us * (ref_clock / 100); | |
2106 | ||
2107 | WREG32_SMC(ixCG_DISPLAY_GAP_CNTL2, tmp); | |
2108 | ci_write_smc_soft_register(adev, offsetof(SMU7_SoftRegisters, PreVBlankGap), 0x64); | |
2109 | ci_write_smc_soft_register(adev, offsetof(SMU7_SoftRegisters, VBlankTimeout), (frame_time_in_us - pre_vbi_time_in_us)); | |
2110 | ||
2111 | ||
2112 | ci_notify_smc_display_change(adev, (adev->pm.dpm.new_active_crtc_count == 1)); | |
2113 | ||
2114 | } | |
2115 | ||
2116 | static void ci_enable_spread_spectrum(struct amdgpu_device *adev, bool enable) | |
2117 | { | |
2118 | struct ci_power_info *pi = ci_get_pi(adev); | |
2119 | u32 tmp; | |
2120 | ||
2121 | if (enable) { | |
2122 | if (pi->caps_sclk_ss_support) { | |
2123 | tmp = RREG32_SMC(ixGENERAL_PWRMGT); | |
2124 | tmp |= GENERAL_PWRMGT__DYN_SPREAD_SPECTRUM_EN_MASK; | |
2125 | WREG32_SMC(ixGENERAL_PWRMGT, tmp); | |
2126 | } | |
2127 | } else { | |
2128 | tmp = RREG32_SMC(ixCG_SPLL_SPREAD_SPECTRUM); | |
2129 | tmp &= ~CG_SPLL_SPREAD_SPECTRUM__SSEN_MASK; | |
2130 | WREG32_SMC(ixCG_SPLL_SPREAD_SPECTRUM, tmp); | |
2131 | ||
2132 | tmp = RREG32_SMC(ixGENERAL_PWRMGT); | |
2133 | tmp &= ~GENERAL_PWRMGT__DYN_SPREAD_SPECTRUM_EN_MASK; | |
2134 | WREG32_SMC(ixGENERAL_PWRMGT, tmp); | |
2135 | } | |
2136 | } | |
2137 | ||
2138 | static void ci_program_sstp(struct amdgpu_device *adev) | |
2139 | { | |
2140 | WREG32_SMC(ixCG_STATIC_SCREEN_PARAMETER, | |
2141 | ((CISLANDS_SSTU_DFLT << CG_STATIC_SCREEN_PARAMETER__STATIC_SCREEN_THRESHOLD_UNIT__SHIFT) | | |
2142 | (CISLANDS_SST_DFLT << CG_STATIC_SCREEN_PARAMETER__STATIC_SCREEN_THRESHOLD__SHIFT))); | |
2143 | } | |
2144 | ||
2145 | static void ci_enable_display_gap(struct amdgpu_device *adev) | |
2146 | { | |
2147 | u32 tmp = RREG32_SMC(ixCG_DISPLAY_GAP_CNTL); | |
2148 | ||
2149 | tmp &= ~(CG_DISPLAY_GAP_CNTL__DISP_GAP_MASK | | |
2150 | CG_DISPLAY_GAP_CNTL__DISP_GAP_MCHG_MASK); | |
2151 | tmp |= ((AMDGPU_PM_DISPLAY_GAP_IGNORE << CG_DISPLAY_GAP_CNTL__DISP_GAP__SHIFT) | | |
2152 | (AMDGPU_PM_DISPLAY_GAP_VBLANK << CG_DISPLAY_GAP_CNTL__DISP_GAP_MCHG__SHIFT)); | |
2153 | ||
2154 | WREG32_SMC(ixCG_DISPLAY_GAP_CNTL, tmp); | |
2155 | } | |
2156 | ||
2157 | static void ci_program_vc(struct amdgpu_device *adev) | |
2158 | { | |
2159 | u32 tmp; | |
2160 | ||
2161 | tmp = RREG32_SMC(ixSCLK_PWRMGT_CNTL); | |
2162 | tmp &= ~(SCLK_PWRMGT_CNTL__RESET_SCLK_CNT_MASK | SCLK_PWRMGT_CNTL__RESET_BUSY_CNT_MASK); | |
2163 | WREG32_SMC(ixSCLK_PWRMGT_CNTL, tmp); | |
2164 | ||
2165 | WREG32_SMC(ixCG_FREQ_TRAN_VOTING_0, CISLANDS_VRC_DFLT0); | |
2166 | WREG32_SMC(ixCG_FREQ_TRAN_VOTING_1, CISLANDS_VRC_DFLT1); | |
2167 | WREG32_SMC(ixCG_FREQ_TRAN_VOTING_2, CISLANDS_VRC_DFLT2); | |
2168 | WREG32_SMC(ixCG_FREQ_TRAN_VOTING_3, CISLANDS_VRC_DFLT3); | |
2169 | WREG32_SMC(ixCG_FREQ_TRAN_VOTING_4, CISLANDS_VRC_DFLT4); | |
2170 | WREG32_SMC(ixCG_FREQ_TRAN_VOTING_5, CISLANDS_VRC_DFLT5); | |
2171 | WREG32_SMC(ixCG_FREQ_TRAN_VOTING_6, CISLANDS_VRC_DFLT6); | |
2172 | WREG32_SMC(ixCG_FREQ_TRAN_VOTING_7, CISLANDS_VRC_DFLT7); | |
2173 | } | |
2174 | ||
2175 | static void ci_clear_vc(struct amdgpu_device *adev) | |
2176 | { | |
2177 | u32 tmp; | |
2178 | ||
2179 | tmp = RREG32_SMC(ixSCLK_PWRMGT_CNTL); | |
2180 | tmp |= (SCLK_PWRMGT_CNTL__RESET_SCLK_CNT_MASK | SCLK_PWRMGT_CNTL__RESET_BUSY_CNT_MASK); | |
2181 | WREG32_SMC(ixSCLK_PWRMGT_CNTL, tmp); | |
2182 | ||
2183 | WREG32_SMC(ixCG_FREQ_TRAN_VOTING_0, 0); | |
2184 | WREG32_SMC(ixCG_FREQ_TRAN_VOTING_1, 0); | |
2185 | WREG32_SMC(ixCG_FREQ_TRAN_VOTING_2, 0); | |
2186 | WREG32_SMC(ixCG_FREQ_TRAN_VOTING_3, 0); | |
2187 | WREG32_SMC(ixCG_FREQ_TRAN_VOTING_4, 0); | |
2188 | WREG32_SMC(ixCG_FREQ_TRAN_VOTING_5, 0); | |
2189 | WREG32_SMC(ixCG_FREQ_TRAN_VOTING_6, 0); | |
2190 | WREG32_SMC(ixCG_FREQ_TRAN_VOTING_7, 0); | |
2191 | } | |
2192 | ||
2193 | static int ci_upload_firmware(struct amdgpu_device *adev) | |
2194 | { | |
2195 | struct ci_power_info *pi = ci_get_pi(adev); | |
2196 | int i, ret; | |
2197 | ||
2198 | for (i = 0; i < adev->usec_timeout; i++) { | |
2199 | if (RREG32_SMC(ixRCU_UC_EVENTS) & RCU_UC_EVENTS__boot_seq_done_MASK) | |
2200 | break; | |
2201 | } | |
2202 | WREG32_SMC(ixSMC_SYSCON_MISC_CNTL, 1); | |
2203 | ||
2204 | amdgpu_ci_stop_smc_clock(adev); | |
2205 | amdgpu_ci_reset_smc(adev); | |
2206 | ||
2207 | ret = amdgpu_ci_load_smc_ucode(adev, pi->sram_end); | |
2208 | ||
2209 | return ret; | |
2210 | ||
2211 | } | |
2212 | ||
2213 | static int ci_get_svi2_voltage_table(struct amdgpu_device *adev, | |
2214 | struct amdgpu_clock_voltage_dependency_table *voltage_dependency_table, | |
2215 | struct atom_voltage_table *voltage_table) | |
2216 | { | |
2217 | u32 i; | |
2218 | ||
2219 | if (voltage_dependency_table == NULL) | |
2220 | return -EINVAL; | |
2221 | ||
2222 | voltage_table->mask_low = 0; | |
2223 | voltage_table->phase_delay = 0; | |
2224 | ||
2225 | voltage_table->count = voltage_dependency_table->count; | |
2226 | for (i = 0; i < voltage_table->count; i++) { | |
2227 | voltage_table->entries[i].value = voltage_dependency_table->entries[i].v; | |
2228 | voltage_table->entries[i].smio_low = 0; | |
2229 | } | |
2230 | ||
2231 | return 0; | |
2232 | } | |
2233 | ||
2234 | static int ci_construct_voltage_tables(struct amdgpu_device *adev) | |
2235 | { | |
2236 | struct ci_power_info *pi = ci_get_pi(adev); | |
2237 | int ret; | |
2238 | ||
2239 | if (pi->voltage_control == CISLANDS_VOLTAGE_CONTROL_BY_GPIO) { | |
2240 | ret = amdgpu_atombios_get_voltage_table(adev, VOLTAGE_TYPE_VDDC, | |
2241 | VOLTAGE_OBJ_GPIO_LUT, | |
2242 | &pi->vddc_voltage_table); | |
2243 | if (ret) | |
2244 | return ret; | |
2245 | } else if (pi->voltage_control == CISLANDS_VOLTAGE_CONTROL_BY_SVID2) { | |
2246 | ret = ci_get_svi2_voltage_table(adev, | |
2247 | &adev->pm.dpm.dyn_state.vddc_dependency_on_mclk, | |
2248 | &pi->vddc_voltage_table); | |
2249 | if (ret) | |
2250 | return ret; | |
2251 | } | |
2252 | ||
2253 | if (pi->vddc_voltage_table.count > SMU7_MAX_LEVELS_VDDC) | |
2254 | ci_trim_voltage_table_to_fit_state_table(adev, SMU7_MAX_LEVELS_VDDC, | |
2255 | &pi->vddc_voltage_table); | |
2256 | ||
2257 | if (pi->vddci_control == CISLANDS_VOLTAGE_CONTROL_BY_GPIO) { | |
2258 | ret = amdgpu_atombios_get_voltage_table(adev, VOLTAGE_TYPE_VDDCI, | |
2259 | VOLTAGE_OBJ_GPIO_LUT, | |
2260 | &pi->vddci_voltage_table); | |
2261 | if (ret) | |
2262 | return ret; | |
2263 | } else if (pi->vddci_control == CISLANDS_VOLTAGE_CONTROL_BY_SVID2) { | |
2264 | ret = ci_get_svi2_voltage_table(adev, | |
2265 | &adev->pm.dpm.dyn_state.vddci_dependency_on_mclk, | |
2266 | &pi->vddci_voltage_table); | |
2267 | if (ret) | |
2268 | return ret; | |
2269 | } | |
2270 | ||
2271 | if (pi->vddci_voltage_table.count > SMU7_MAX_LEVELS_VDDCI) | |
2272 | ci_trim_voltage_table_to_fit_state_table(adev, SMU7_MAX_LEVELS_VDDCI, | |
2273 | &pi->vddci_voltage_table); | |
2274 | ||
2275 | if (pi->mvdd_control == CISLANDS_VOLTAGE_CONTROL_BY_GPIO) { | |
2276 | ret = amdgpu_atombios_get_voltage_table(adev, VOLTAGE_TYPE_MVDDC, | |
2277 | VOLTAGE_OBJ_GPIO_LUT, | |
2278 | &pi->mvdd_voltage_table); | |
2279 | if (ret) | |
2280 | return ret; | |
2281 | } else if (pi->mvdd_control == CISLANDS_VOLTAGE_CONTROL_BY_SVID2) { | |
2282 | ret = ci_get_svi2_voltage_table(adev, | |
2283 | &adev->pm.dpm.dyn_state.mvdd_dependency_on_mclk, | |
2284 | &pi->mvdd_voltage_table); | |
2285 | if (ret) | |
2286 | return ret; | |
2287 | } | |
2288 | ||
2289 | if (pi->mvdd_voltage_table.count > SMU7_MAX_LEVELS_MVDD) | |
2290 | ci_trim_voltage_table_to_fit_state_table(adev, SMU7_MAX_LEVELS_MVDD, | |
2291 | &pi->mvdd_voltage_table); | |
2292 | ||
2293 | return 0; | |
2294 | } | |
2295 | ||
2296 | static void ci_populate_smc_voltage_table(struct amdgpu_device *adev, | |
2297 | struct atom_voltage_table_entry *voltage_table, | |
2298 | SMU7_Discrete_VoltageLevel *smc_voltage_table) | |
2299 | { | |
2300 | int ret; | |
2301 | ||
2302 | ret = ci_get_std_voltage_value_sidd(adev, voltage_table, | |
2303 | &smc_voltage_table->StdVoltageHiSidd, | |
2304 | &smc_voltage_table->StdVoltageLoSidd); | |
2305 | ||
2306 | if (ret) { | |
2307 | smc_voltage_table->StdVoltageHiSidd = voltage_table->value * VOLTAGE_SCALE; | |
2308 | smc_voltage_table->StdVoltageLoSidd = voltage_table->value * VOLTAGE_SCALE; | |
2309 | } | |
2310 | ||
2311 | smc_voltage_table->Voltage = cpu_to_be16(voltage_table->value * VOLTAGE_SCALE); | |
2312 | smc_voltage_table->StdVoltageHiSidd = | |
2313 | cpu_to_be16(smc_voltage_table->StdVoltageHiSidd); | |
2314 | smc_voltage_table->StdVoltageLoSidd = | |
2315 | cpu_to_be16(smc_voltage_table->StdVoltageLoSidd); | |
2316 | } | |
2317 | ||
2318 | static int ci_populate_smc_vddc_table(struct amdgpu_device *adev, | |
2319 | SMU7_Discrete_DpmTable *table) | |
2320 | { | |
2321 | struct ci_power_info *pi = ci_get_pi(adev); | |
2322 | unsigned int count; | |
2323 | ||
2324 | table->VddcLevelCount = pi->vddc_voltage_table.count; | |
2325 | for (count = 0; count < table->VddcLevelCount; count++) { | |
2326 | ci_populate_smc_voltage_table(adev, | |
2327 | &pi->vddc_voltage_table.entries[count], | |
2328 | &table->VddcLevel[count]); | |
2329 | ||
2330 | if (pi->voltage_control == CISLANDS_VOLTAGE_CONTROL_BY_GPIO) | |
2331 | table->VddcLevel[count].Smio |= | |
2332 | pi->vddc_voltage_table.entries[count].smio_low; | |
2333 | else | |
2334 | table->VddcLevel[count].Smio = 0; | |
2335 | } | |
2336 | table->VddcLevelCount = cpu_to_be32(table->VddcLevelCount); | |
2337 | ||
2338 | return 0; | |
2339 | } | |
2340 | ||
2341 | static int ci_populate_smc_vddci_table(struct amdgpu_device *adev, | |
2342 | SMU7_Discrete_DpmTable *table) | |
2343 | { | |
2344 | unsigned int count; | |
2345 | struct ci_power_info *pi = ci_get_pi(adev); | |
2346 | ||
2347 | table->VddciLevelCount = pi->vddci_voltage_table.count; | |
2348 | for (count = 0; count < table->VddciLevelCount; count++) { | |
2349 | ci_populate_smc_voltage_table(adev, | |
2350 | &pi->vddci_voltage_table.entries[count], | |
2351 | &table->VddciLevel[count]); | |
2352 | ||
2353 | if (pi->vddci_control == CISLANDS_VOLTAGE_CONTROL_BY_GPIO) | |
2354 | table->VddciLevel[count].Smio |= | |
2355 | pi->vddci_voltage_table.entries[count].smio_low; | |
2356 | else | |
2357 | table->VddciLevel[count].Smio = 0; | |
2358 | } | |
2359 | table->VddciLevelCount = cpu_to_be32(table->VddciLevelCount); | |
2360 | ||
2361 | return 0; | |
2362 | } | |
2363 | ||
2364 | static int ci_populate_smc_mvdd_table(struct amdgpu_device *adev, | |
2365 | SMU7_Discrete_DpmTable *table) | |
2366 | { | |
2367 | struct ci_power_info *pi = ci_get_pi(adev); | |
2368 | unsigned int count; | |
2369 | ||
2370 | table->MvddLevelCount = pi->mvdd_voltage_table.count; | |
2371 | for (count = 0; count < table->MvddLevelCount; count++) { | |
2372 | ci_populate_smc_voltage_table(adev, | |
2373 | &pi->mvdd_voltage_table.entries[count], | |
2374 | &table->MvddLevel[count]); | |
2375 | ||
2376 | if (pi->mvdd_control == CISLANDS_VOLTAGE_CONTROL_BY_GPIO) | |
2377 | table->MvddLevel[count].Smio |= | |
2378 | pi->mvdd_voltage_table.entries[count].smio_low; | |
2379 | else | |
2380 | table->MvddLevel[count].Smio = 0; | |
2381 | } | |
2382 | table->MvddLevelCount = cpu_to_be32(table->MvddLevelCount); | |
2383 | ||
2384 | return 0; | |
2385 | } | |
2386 | ||
2387 | static int ci_populate_smc_voltage_tables(struct amdgpu_device *adev, | |
2388 | SMU7_Discrete_DpmTable *table) | |
2389 | { | |
2390 | int ret; | |
2391 | ||
2392 | ret = ci_populate_smc_vddc_table(adev, table); | |
2393 | if (ret) | |
2394 | return ret; | |
2395 | ||
2396 | ret = ci_populate_smc_vddci_table(adev, table); | |
2397 | if (ret) | |
2398 | return ret; | |
2399 | ||
2400 | ret = ci_populate_smc_mvdd_table(adev, table); | |
2401 | if (ret) | |
2402 | return ret; | |
2403 | ||
2404 | return 0; | |
2405 | } | |
2406 | ||
2407 | static int ci_populate_mvdd_value(struct amdgpu_device *adev, u32 mclk, | |
2408 | SMU7_Discrete_VoltageLevel *voltage) | |
2409 | { | |
2410 | struct ci_power_info *pi = ci_get_pi(adev); | |
2411 | u32 i = 0; | |
2412 | ||
2413 | if (pi->mvdd_control != CISLANDS_VOLTAGE_CONTROL_NONE) { | |
2414 | for (i = 0; i < adev->pm.dpm.dyn_state.mvdd_dependency_on_mclk.count; i++) { | |
2415 | if (mclk <= adev->pm.dpm.dyn_state.mvdd_dependency_on_mclk.entries[i].clk) { | |
2416 | voltage->Voltage = pi->mvdd_voltage_table.entries[i].value; | |
2417 | break; | |
2418 | } | |
2419 | } | |
2420 | ||
2421 | if (i >= adev->pm.dpm.dyn_state.mvdd_dependency_on_mclk.count) | |
2422 | return -EINVAL; | |
2423 | } | |
2424 | ||
2425 | return -EINVAL; | |
2426 | } | |
2427 | ||
2428 | static int ci_get_std_voltage_value_sidd(struct amdgpu_device *adev, | |
2429 | struct atom_voltage_table_entry *voltage_table, | |
2430 | u16 *std_voltage_hi_sidd, u16 *std_voltage_lo_sidd) | |
2431 | { | |
2432 | u16 v_index, idx; | |
2433 | bool voltage_found = false; | |
2434 | *std_voltage_hi_sidd = voltage_table->value * VOLTAGE_SCALE; | |
2435 | *std_voltage_lo_sidd = voltage_table->value * VOLTAGE_SCALE; | |
2436 | ||
2437 | if (adev->pm.dpm.dyn_state.vddc_dependency_on_sclk.entries == NULL) | |
2438 | return -EINVAL; | |
2439 | ||
2440 | if (adev->pm.dpm.dyn_state.cac_leakage_table.entries) { | |
2441 | for (v_index = 0; (u32)v_index < adev->pm.dpm.dyn_state.vddc_dependency_on_sclk.count; v_index++) { | |
2442 | if (voltage_table->value == | |
2443 | adev->pm.dpm.dyn_state.vddc_dependency_on_sclk.entries[v_index].v) { | |
2444 | voltage_found = true; | |
2445 | if ((u32)v_index < adev->pm.dpm.dyn_state.cac_leakage_table.count) | |
2446 | idx = v_index; | |
2447 | else | |
2448 | idx = adev->pm.dpm.dyn_state.cac_leakage_table.count - 1; | |
2449 | *std_voltage_lo_sidd = | |
2450 | adev->pm.dpm.dyn_state.cac_leakage_table.entries[idx].vddc * VOLTAGE_SCALE; | |
2451 | *std_voltage_hi_sidd = | |
2452 | adev->pm.dpm.dyn_state.cac_leakage_table.entries[idx].leakage * VOLTAGE_SCALE; | |
2453 | break; | |
2454 | } | |
2455 | } | |
2456 | ||
2457 | if (!voltage_found) { | |
2458 | for (v_index = 0; (u32)v_index < adev->pm.dpm.dyn_state.vddc_dependency_on_sclk.count; v_index++) { | |
2459 | if (voltage_table->value <= | |
2460 | adev->pm.dpm.dyn_state.vddc_dependency_on_sclk.entries[v_index].v) { | |
2461 | voltage_found = true; | |
2462 | if ((u32)v_index < adev->pm.dpm.dyn_state.cac_leakage_table.count) | |
2463 | idx = v_index; | |
2464 | else | |
2465 | idx = adev->pm.dpm.dyn_state.cac_leakage_table.count - 1; | |
2466 | *std_voltage_lo_sidd = | |
2467 | adev->pm.dpm.dyn_state.cac_leakage_table.entries[idx].vddc * VOLTAGE_SCALE; | |
2468 | *std_voltage_hi_sidd = | |
2469 | adev->pm.dpm.dyn_state.cac_leakage_table.entries[idx].leakage * VOLTAGE_SCALE; | |
2470 | break; | |
2471 | } | |
2472 | } | |
2473 | } | |
2474 | } | |
2475 | ||
2476 | return 0; | |
2477 | } | |
2478 | ||
2479 | static void ci_populate_phase_value_based_on_sclk(struct amdgpu_device *adev, | |
2480 | const struct amdgpu_phase_shedding_limits_table *limits, | |
2481 | u32 sclk, | |
2482 | u32 *phase_shedding) | |
2483 | { | |
2484 | unsigned int i; | |
2485 | ||
2486 | *phase_shedding = 1; | |
2487 | ||
2488 | for (i = 0; i < limits->count; i++) { | |
2489 | if (sclk < limits->entries[i].sclk) { | |
2490 | *phase_shedding = i; | |
2491 | break; | |
2492 | } | |
2493 | } | |
2494 | } | |
2495 | ||
2496 | static void ci_populate_phase_value_based_on_mclk(struct amdgpu_device *adev, | |
2497 | const struct amdgpu_phase_shedding_limits_table *limits, | |
2498 | u32 mclk, | |
2499 | u32 *phase_shedding) | |
2500 | { | |
2501 | unsigned int i; | |
2502 | ||
2503 | *phase_shedding = 1; | |
2504 | ||
2505 | for (i = 0; i < limits->count; i++) { | |
2506 | if (mclk < limits->entries[i].mclk) { | |
2507 | *phase_shedding = i; | |
2508 | break; | |
2509 | } | |
2510 | } | |
2511 | } | |
2512 | ||
2513 | static int ci_init_arb_table_index(struct amdgpu_device *adev) | |
2514 | { | |
2515 | struct ci_power_info *pi = ci_get_pi(adev); | |
2516 | u32 tmp; | |
2517 | int ret; | |
2518 | ||
2519 | ret = amdgpu_ci_read_smc_sram_dword(adev, pi->arb_table_start, | |
2520 | &tmp, pi->sram_end); | |
2521 | if (ret) | |
2522 | return ret; | |
2523 | ||
2524 | tmp &= 0x00FFFFFF; | |
2525 | tmp |= MC_CG_ARB_FREQ_F1 << 24; | |
2526 | ||
2527 | return amdgpu_ci_write_smc_sram_dword(adev, pi->arb_table_start, | |
2528 | tmp, pi->sram_end); | |
2529 | } | |
2530 | ||
2531 | static int ci_get_dependency_volt_by_clk(struct amdgpu_device *adev, | |
2532 | struct amdgpu_clock_voltage_dependency_table *allowed_clock_voltage_table, | |
2533 | u32 clock, u32 *voltage) | |
2534 | { | |
2535 | u32 i = 0; | |
2536 | ||
2537 | if (allowed_clock_voltage_table->count == 0) | |
2538 | return -EINVAL; | |
2539 | ||
2540 | for (i = 0; i < allowed_clock_voltage_table->count; i++) { | |
2541 | if (allowed_clock_voltage_table->entries[i].clk >= clock) { | |
2542 | *voltage = allowed_clock_voltage_table->entries[i].v; | |
2543 | return 0; | |
2544 | } | |
2545 | } | |
2546 | ||
2547 | *voltage = allowed_clock_voltage_table->entries[i-1].v; | |
2548 | ||
2549 | return 0; | |
2550 | } | |
2551 | ||
2552 | static u8 ci_get_sleep_divider_id_from_clock(struct amdgpu_device *adev, | |
2553 | u32 sclk, u32 min_sclk_in_sr) | |
2554 | { | |
2555 | u32 i; | |
2556 | u32 tmp; | |
2557 | u32 min = (min_sclk_in_sr > CISLAND_MINIMUM_ENGINE_CLOCK) ? | |
2558 | min_sclk_in_sr : CISLAND_MINIMUM_ENGINE_CLOCK; | |
2559 | ||
2560 | if (sclk < min) | |
2561 | return 0; | |
2562 | ||
2563 | for (i = CISLAND_MAX_DEEPSLEEP_DIVIDER_ID; ; i--) { | |
2564 | tmp = sclk / (1 << i); | |
2565 | if (tmp >= min || i == 0) | |
2566 | break; | |
2567 | } | |
2568 | ||
2569 | return (u8)i; | |
2570 | } | |
2571 | ||
2572 | static int ci_initial_switch_from_arb_f0_to_f1(struct amdgpu_device *adev) | |
2573 | { | |
2574 | return ci_copy_and_switch_arb_sets(adev, MC_CG_ARB_FREQ_F0, MC_CG_ARB_FREQ_F1); | |
2575 | } | |
2576 | ||
2577 | static int ci_reset_to_default(struct amdgpu_device *adev) | |
2578 | { | |
2579 | return (amdgpu_ci_send_msg_to_smc(adev, PPSMC_MSG_ResetToDefaults) == PPSMC_Result_OK) ? | |
2580 | 0 : -EINVAL; | |
2581 | } | |
2582 | ||
2583 | static int ci_force_switch_to_arb_f0(struct amdgpu_device *adev) | |
2584 | { | |
2585 | u32 tmp; | |
2586 | ||
2587 | tmp = (RREG32_SMC(ixSMC_SCRATCH9) & 0x0000ff00) >> 8; | |
2588 | ||
2589 | if (tmp == MC_CG_ARB_FREQ_F0) | |
2590 | return 0; | |
2591 | ||
2592 | return ci_copy_and_switch_arb_sets(adev, tmp, MC_CG_ARB_FREQ_F0); | |
2593 | } | |
2594 | ||
2595 | static void ci_register_patching_mc_arb(struct amdgpu_device *adev, | |
2596 | const u32 engine_clock, | |
2597 | const u32 memory_clock, | |
2598 | u32 *dram_timimg2) | |
2599 | { | |
2600 | bool patch; | |
2601 | u32 tmp, tmp2; | |
2602 | ||
2603 | tmp = RREG32(mmMC_SEQ_MISC0); | |
2604 | patch = ((tmp & 0x0000f00) == 0x300) ? true : false; | |
2605 | ||
2606 | if (patch && | |
2607 | ((adev->pdev->device == 0x67B0) || | |
2608 | (adev->pdev->device == 0x67B1))) { | |
2609 | if ((memory_clock > 100000) && (memory_clock <= 125000)) { | |
2610 | tmp2 = (((0x31 * engine_clock) / 125000) - 1) & 0xff; | |
2611 | *dram_timimg2 &= ~0x00ff0000; | |
2612 | *dram_timimg2 |= tmp2 << 16; | |
2613 | } else if ((memory_clock > 125000) && (memory_clock <= 137500)) { | |
2614 | tmp2 = (((0x36 * engine_clock) / 137500) - 1) & 0xff; | |
2615 | *dram_timimg2 &= ~0x00ff0000; | |
2616 | *dram_timimg2 |= tmp2 << 16; | |
2617 | } | |
2618 | } | |
2619 | } | |
2620 | ||
2621 | static int ci_populate_memory_timing_parameters(struct amdgpu_device *adev, | |
2622 | u32 sclk, | |
2623 | u32 mclk, | |
2624 | SMU7_Discrete_MCArbDramTimingTableEntry *arb_regs) | |
2625 | { | |
2626 | u32 dram_timing; | |
2627 | u32 dram_timing2; | |
2628 | u32 burst_time; | |
2629 | ||
2630 | amdgpu_atombios_set_engine_dram_timings(adev, sclk, mclk); | |
2631 | ||
2632 | dram_timing = RREG32(mmMC_ARB_DRAM_TIMING); | |
2633 | dram_timing2 = RREG32(mmMC_ARB_DRAM_TIMING2); | |
2634 | burst_time = RREG32(mmMC_ARB_BURST_TIME) & MC_ARB_BURST_TIME__STATE0_MASK; | |
2635 | ||
2636 | ci_register_patching_mc_arb(adev, sclk, mclk, &dram_timing2); | |
2637 | ||
2638 | arb_regs->McArbDramTiming = cpu_to_be32(dram_timing); | |
2639 | arb_regs->McArbDramTiming2 = cpu_to_be32(dram_timing2); | |
2640 | arb_regs->McArbBurstTime = (u8)burst_time; | |
2641 | ||
2642 | return 0; | |
2643 | } | |
2644 | ||
2645 | static int ci_do_program_memory_timing_parameters(struct amdgpu_device *adev) | |
2646 | { | |
2647 | struct ci_power_info *pi = ci_get_pi(adev); | |
2648 | SMU7_Discrete_MCArbDramTimingTable arb_regs; | |
2649 | u32 i, j; | |
2650 | int ret = 0; | |
2651 | ||
2652 | memset(&arb_regs, 0, sizeof(SMU7_Discrete_MCArbDramTimingTable)); | |
2653 | ||
2654 | for (i = 0; i < pi->dpm_table.sclk_table.count; i++) { | |
2655 | for (j = 0; j < pi->dpm_table.mclk_table.count; j++) { | |
2656 | ret = ci_populate_memory_timing_parameters(adev, | |
2657 | pi->dpm_table.sclk_table.dpm_levels[i].value, | |
2658 | pi->dpm_table.mclk_table.dpm_levels[j].value, | |
2659 | &arb_regs.entries[i][j]); | |
2660 | if (ret) | |
2661 | break; | |
2662 | } | |
2663 | } | |
2664 | ||
2665 | if (ret == 0) | |
2666 | ret = amdgpu_ci_copy_bytes_to_smc(adev, | |
2667 | pi->arb_table_start, | |
2668 | (u8 *)&arb_regs, | |
2669 | sizeof(SMU7_Discrete_MCArbDramTimingTable), | |
2670 | pi->sram_end); | |
2671 | ||
2672 | return ret; | |
2673 | } | |
2674 | ||
2675 | static int ci_program_memory_timing_parameters(struct amdgpu_device *adev) | |
2676 | { | |
2677 | struct ci_power_info *pi = ci_get_pi(adev); | |
2678 | ||
2679 | if (pi->need_update_smu7_dpm_table == 0) | |
2680 | return 0; | |
2681 | ||
2682 | return ci_do_program_memory_timing_parameters(adev); | |
2683 | } | |
2684 | ||
2685 | static void ci_populate_smc_initial_state(struct amdgpu_device *adev, | |
2686 | struct amdgpu_ps *amdgpu_boot_state) | |
2687 | { | |
2688 | struct ci_ps *boot_state = ci_get_ps(amdgpu_boot_state); | |
2689 | struct ci_power_info *pi = ci_get_pi(adev); | |
2690 | u32 level = 0; | |
2691 | ||
2692 | for (level = 0; level < adev->pm.dpm.dyn_state.vddc_dependency_on_sclk.count; level++) { | |
2693 | if (adev->pm.dpm.dyn_state.vddc_dependency_on_sclk.entries[level].clk >= | |
2694 | boot_state->performance_levels[0].sclk) { | |
2695 | pi->smc_state_table.GraphicsBootLevel = level; | |
2696 | break; | |
2697 | } | |
2698 | } | |
2699 | ||
2700 | for (level = 0; level < adev->pm.dpm.dyn_state.vddc_dependency_on_mclk.count; level++) { | |
2701 | if (adev->pm.dpm.dyn_state.vddc_dependency_on_mclk.entries[level].clk >= | |
2702 | boot_state->performance_levels[0].mclk) { | |
2703 | pi->smc_state_table.MemoryBootLevel = level; | |
2704 | break; | |
2705 | } | |
2706 | } | |
2707 | } | |
2708 | ||
2709 | static u32 ci_get_dpm_level_enable_mask_value(struct ci_single_dpm_table *dpm_table) | |
2710 | { | |
2711 | u32 i; | |
2712 | u32 mask_value = 0; | |
2713 | ||
2714 | for (i = dpm_table->count; i > 0; i--) { | |
2715 | mask_value = mask_value << 1; | |
2716 | if (dpm_table->dpm_levels[i-1].enabled) | |
2717 | mask_value |= 0x1; | |
2718 | else | |
2719 | mask_value &= 0xFFFFFFFE; | |
2720 | } | |
2721 | ||
2722 | return mask_value; | |
2723 | } | |
2724 | ||
2725 | static void ci_populate_smc_link_level(struct amdgpu_device *adev, | |
2726 | SMU7_Discrete_DpmTable *table) | |
2727 | { | |
2728 | struct ci_power_info *pi = ci_get_pi(adev); | |
2729 | struct ci_dpm_table *dpm_table = &pi->dpm_table; | |
2730 | u32 i; | |
2731 | ||
2732 | for (i = 0; i < dpm_table->pcie_speed_table.count; i++) { | |
2733 | table->LinkLevel[i].PcieGenSpeed = | |
2734 | (u8)dpm_table->pcie_speed_table.dpm_levels[i].value; | |
2735 | table->LinkLevel[i].PcieLaneCount = | |
2736 | amdgpu_encode_pci_lane_width(dpm_table->pcie_speed_table.dpm_levels[i].param1); | |
2737 | table->LinkLevel[i].EnabledForActivity = 1; | |
2738 | table->LinkLevel[i].DownT = cpu_to_be32(5); | |
2739 | table->LinkLevel[i].UpT = cpu_to_be32(30); | |
2740 | } | |
2741 | ||
2742 | pi->smc_state_table.LinkLevelCount = (u8)dpm_table->pcie_speed_table.count; | |
2743 | pi->dpm_level_enable_mask.pcie_dpm_enable_mask = | |
2744 | ci_get_dpm_level_enable_mask_value(&dpm_table->pcie_speed_table); | |
2745 | } | |
2746 | ||
2747 | static int ci_populate_smc_uvd_level(struct amdgpu_device *adev, | |
2748 | SMU7_Discrete_DpmTable *table) | |
2749 | { | |
2750 | u32 count; | |
2751 | struct atom_clock_dividers dividers; | |
2752 | int ret = -EINVAL; | |
2753 | ||
2754 | table->UvdLevelCount = | |
2755 | adev->pm.dpm.dyn_state.uvd_clock_voltage_dependency_table.count; | |
2756 | ||
2757 | for (count = 0; count < table->UvdLevelCount; count++) { | |
2758 | table->UvdLevel[count].VclkFrequency = | |
2759 | adev->pm.dpm.dyn_state.uvd_clock_voltage_dependency_table.entries[count].vclk; | |
2760 | table->UvdLevel[count].DclkFrequency = | |
2761 | adev->pm.dpm.dyn_state.uvd_clock_voltage_dependency_table.entries[count].dclk; | |
2762 | table->UvdLevel[count].MinVddc = | |
2763 | adev->pm.dpm.dyn_state.uvd_clock_voltage_dependency_table.entries[count].v * VOLTAGE_SCALE; | |
2764 | table->UvdLevel[count].MinVddcPhases = 1; | |
2765 | ||
2766 | ret = amdgpu_atombios_get_clock_dividers(adev, | |
2767 | COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK, | |
2768 | table->UvdLevel[count].VclkFrequency, false, ÷rs); | |
2769 | if (ret) | |
2770 | return ret; | |
2771 | ||
2772 | table->UvdLevel[count].VclkDivider = (u8)dividers.post_divider; | |
2773 | ||
2774 | ret = amdgpu_atombios_get_clock_dividers(adev, | |
2775 | COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK, | |
2776 | table->UvdLevel[count].DclkFrequency, false, ÷rs); | |
2777 | if (ret) | |
2778 | return ret; | |
2779 | ||
2780 | table->UvdLevel[count].DclkDivider = (u8)dividers.post_divider; | |
2781 | ||
2782 | table->UvdLevel[count].VclkFrequency = cpu_to_be32(table->UvdLevel[count].VclkFrequency); | |
2783 | table->UvdLevel[count].DclkFrequency = cpu_to_be32(table->UvdLevel[count].DclkFrequency); | |
2784 | table->UvdLevel[count].MinVddc = cpu_to_be16(table->UvdLevel[count].MinVddc); | |
2785 | } | |
2786 | ||
2787 | return ret; | |
2788 | } | |
2789 | ||
2790 | static int ci_populate_smc_vce_level(struct amdgpu_device *adev, | |
2791 | SMU7_Discrete_DpmTable *table) | |
2792 | { | |
2793 | u32 count; | |
2794 | struct atom_clock_dividers dividers; | |
2795 | int ret = -EINVAL; | |
2796 | ||
2797 | table->VceLevelCount = | |
2798 | adev->pm.dpm.dyn_state.vce_clock_voltage_dependency_table.count; | |
2799 | ||
2800 | for (count = 0; count < table->VceLevelCount; count++) { | |
2801 | table->VceLevel[count].Frequency = | |
2802 | adev->pm.dpm.dyn_state.vce_clock_voltage_dependency_table.entries[count].evclk; | |
2803 | table->VceLevel[count].MinVoltage = | |
2804 | (u16)adev->pm.dpm.dyn_state.vce_clock_voltage_dependency_table.entries[count].v * VOLTAGE_SCALE; | |
2805 | table->VceLevel[count].MinPhases = 1; | |
2806 | ||
2807 | ret = amdgpu_atombios_get_clock_dividers(adev, | |
2808 | COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK, | |
2809 | table->VceLevel[count].Frequency, false, ÷rs); | |
2810 | if (ret) | |
2811 | return ret; | |
2812 | ||
2813 | table->VceLevel[count].Divider = (u8)dividers.post_divider; | |
2814 | ||
2815 | table->VceLevel[count].Frequency = cpu_to_be32(table->VceLevel[count].Frequency); | |
2816 | table->VceLevel[count].MinVoltage = cpu_to_be16(table->VceLevel[count].MinVoltage); | |
2817 | } | |
2818 | ||
2819 | return ret; | |
2820 | ||
2821 | } | |
2822 | ||
2823 | static int ci_populate_smc_acp_level(struct amdgpu_device *adev, | |
2824 | SMU7_Discrete_DpmTable *table) | |
2825 | { | |
2826 | u32 count; | |
2827 | struct atom_clock_dividers dividers; | |
2828 | int ret = -EINVAL; | |
2829 | ||
2830 | table->AcpLevelCount = (u8) | |
2831 | (adev->pm.dpm.dyn_state.acp_clock_voltage_dependency_table.count); | |
2832 | ||
2833 | for (count = 0; count < table->AcpLevelCount; count++) { | |
2834 | table->AcpLevel[count].Frequency = | |
2835 | adev->pm.dpm.dyn_state.acp_clock_voltage_dependency_table.entries[count].clk; | |
2836 | table->AcpLevel[count].MinVoltage = | |
2837 | adev->pm.dpm.dyn_state.acp_clock_voltage_dependency_table.entries[count].v; | |
2838 | table->AcpLevel[count].MinPhases = 1; | |
2839 | ||
2840 | ret = amdgpu_atombios_get_clock_dividers(adev, | |
2841 | COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK, | |
2842 | table->AcpLevel[count].Frequency, false, ÷rs); | |
2843 | if (ret) | |
2844 | return ret; | |
2845 | ||
2846 | table->AcpLevel[count].Divider = (u8)dividers.post_divider; | |
2847 | ||
2848 | table->AcpLevel[count].Frequency = cpu_to_be32(table->AcpLevel[count].Frequency); | |
2849 | table->AcpLevel[count].MinVoltage = cpu_to_be16(table->AcpLevel[count].MinVoltage); | |
2850 | } | |
2851 | ||
2852 | return ret; | |
2853 | } | |
2854 | ||
2855 | static int ci_populate_smc_samu_level(struct amdgpu_device *adev, | |
2856 | SMU7_Discrete_DpmTable *table) | |
2857 | { | |
2858 | u32 count; | |
2859 | struct atom_clock_dividers dividers; | |
2860 | int ret = -EINVAL; | |
2861 | ||
2862 | table->SamuLevelCount = | |
2863 | adev->pm.dpm.dyn_state.samu_clock_voltage_dependency_table.count; | |
2864 | ||
2865 | for (count = 0; count < table->SamuLevelCount; count++) { | |
2866 | table->SamuLevel[count].Frequency = | |
2867 | adev->pm.dpm.dyn_state.samu_clock_voltage_dependency_table.entries[count].clk; | |
2868 | table->SamuLevel[count].MinVoltage = | |
2869 | adev->pm.dpm.dyn_state.samu_clock_voltage_dependency_table.entries[count].v * VOLTAGE_SCALE; | |
2870 | table->SamuLevel[count].MinPhases = 1; | |
2871 | ||
2872 | ret = amdgpu_atombios_get_clock_dividers(adev, | |
2873 | COMPUTE_GPUCLK_INPUT_FLAG_DEFAULT_GPUCLK, | |
2874 | table->SamuLevel[count].Frequency, false, ÷rs); | |
2875 | if (ret) | |
2876 | return ret; | |
2877 | ||
2878 | table->SamuLevel[count].Divider = (u8)dividers.post_divider; | |
2879 | ||
2880 | table->SamuLevel[count].Frequency = cpu_to_be32(table->SamuLevel[count].Frequency); | |
2881 | table->SamuLevel[count].MinVoltage = cpu_to_be16(table->SamuLevel[count].MinVoltage); | |
2882 | } | |
2883 | ||
2884 | return ret; | |
2885 | } | |
2886 | ||
2887 | static int ci_calculate_mclk_params(struct amdgpu_device *adev, | |
2888 | u32 memory_clock, | |
2889 | SMU7_Discrete_MemoryLevel *mclk, | |
2890 | bool strobe_mode, | |
2891 | bool dll_state_on) | |
2892 | { | |
2893 | struct ci_power_info *pi = ci_get_pi(adev); | |
2894 | u32 dll_cntl = pi->clock_registers.dll_cntl; | |
2895 | u32 mclk_pwrmgt_cntl = pi->clock_registers.mclk_pwrmgt_cntl; | |
2896 | u32 mpll_ad_func_cntl = pi->clock_registers.mpll_ad_func_cntl; | |
2897 | u32 mpll_dq_func_cntl = pi->clock_registers.mpll_dq_func_cntl; | |
2898 | u32 mpll_func_cntl = pi->clock_registers.mpll_func_cntl; | |
2899 | u32 mpll_func_cntl_1 = pi->clock_registers.mpll_func_cntl_1; | |
2900 | u32 mpll_func_cntl_2 = pi->clock_registers.mpll_func_cntl_2; | |
2901 | u32 mpll_ss1 = pi->clock_registers.mpll_ss1; | |
2902 | u32 mpll_ss2 = pi->clock_registers.mpll_ss2; | |
2903 | struct atom_mpll_param mpll_param; | |
2904 | int ret; | |
2905 | ||
2906 | ret = amdgpu_atombios_get_memory_pll_dividers(adev, memory_clock, strobe_mode, &mpll_param); | |
2907 | if (ret) | |
2908 | return ret; | |
2909 | ||
2910 | mpll_func_cntl &= ~MPLL_FUNC_CNTL__BWCTRL_MASK; | |
2911 | mpll_func_cntl |= (mpll_param.bwcntl << MPLL_FUNC_CNTL__BWCTRL__SHIFT); | |
2912 | ||
2913 | mpll_func_cntl_1 &= ~(MPLL_FUNC_CNTL_1__CLKF_MASK | MPLL_FUNC_CNTL_1__CLKFRAC_MASK | | |
2914 | MPLL_FUNC_CNTL_1__VCO_MODE_MASK); | |
2915 | mpll_func_cntl_1 |= (mpll_param.clkf) << MPLL_FUNC_CNTL_1__CLKF__SHIFT | | |
2916 | (mpll_param.clkfrac << MPLL_FUNC_CNTL_1__CLKFRAC__SHIFT) | | |
2917 | (mpll_param.vco_mode << MPLL_FUNC_CNTL_1__VCO_MODE__SHIFT); | |
2918 | ||
2919 | mpll_ad_func_cntl &= ~MPLL_AD_FUNC_CNTL__YCLK_POST_DIV_MASK; | |
2920 | mpll_ad_func_cntl |= (mpll_param.post_div << MPLL_AD_FUNC_CNTL__YCLK_POST_DIV__SHIFT); | |
2921 | ||
81c59f54 | 2922 | if (adev->mc.vram_type == AMDGPU_VRAM_TYPE_GDDR5) { |
a2e73f56 AD |
2923 | mpll_dq_func_cntl &= ~(MPLL_DQ_FUNC_CNTL__YCLK_SEL_MASK | |
2924 | MPLL_AD_FUNC_CNTL__YCLK_POST_DIV_MASK); | |
2925 | mpll_dq_func_cntl |= (mpll_param.yclk_sel << MPLL_DQ_FUNC_CNTL__YCLK_SEL__SHIFT) | | |
2926 | (mpll_param.post_div << MPLL_AD_FUNC_CNTL__YCLK_POST_DIV__SHIFT); | |
2927 | } | |
2928 | ||
2929 | if (pi->caps_mclk_ss_support) { | |
2930 | struct amdgpu_atom_ss ss; | |
2931 | u32 freq_nom; | |
2932 | u32 tmp; | |
2933 | u32 reference_clock = adev->clock.mpll.reference_freq; | |
2934 | ||
2935 | if (mpll_param.qdr == 1) | |
2936 | freq_nom = memory_clock * 4 * (1 << mpll_param.post_div); | |
2937 | else | |
2938 | freq_nom = memory_clock * 2 * (1 << mpll_param.post_div); | |
2939 | ||
2940 | tmp = (freq_nom / reference_clock); | |
2941 | tmp = tmp * tmp; | |
2942 | if (amdgpu_atombios_get_asic_ss_info(adev, &ss, | |
2943 | ASIC_INTERNAL_MEMORY_SS, freq_nom)) { | |
2944 | u32 clks = reference_clock * 5 / ss.rate; | |
2945 | u32 clkv = (u32)((((131 * ss.percentage * ss.rate) / 100) * tmp) / freq_nom); | |
2946 | ||
2947 | mpll_ss1 &= ~MPLL_SS1__CLKV_MASK; | |
2948 | mpll_ss1 |= (clkv << MPLL_SS1__CLKV__SHIFT); | |
2949 | ||
2950 | mpll_ss2 &= ~MPLL_SS2__CLKS_MASK; | |
2951 | mpll_ss2 |= (clks << MPLL_SS2__CLKS__SHIFT); | |
2952 | } | |
2953 | } | |
2954 | ||
2955 | mclk_pwrmgt_cntl &= ~MCLK_PWRMGT_CNTL__DLL_SPEED_MASK; | |
2956 | mclk_pwrmgt_cntl |= (mpll_param.dll_speed << MCLK_PWRMGT_CNTL__DLL_SPEED__SHIFT); | |
2957 | ||
2958 | if (dll_state_on) | |
2959 | mclk_pwrmgt_cntl |= MCLK_PWRMGT_CNTL__MRDCK0_PDNB_MASK | | |
2960 | MCLK_PWRMGT_CNTL__MRDCK1_PDNB_MASK; | |
2961 | else | |
2962 | mclk_pwrmgt_cntl &= ~(MCLK_PWRMGT_CNTL__MRDCK0_PDNB_MASK | | |
2963 | MCLK_PWRMGT_CNTL__MRDCK1_PDNB_MASK); | |
2964 | ||
2965 | mclk->MclkFrequency = memory_clock; | |
2966 | mclk->MpllFuncCntl = mpll_func_cntl; | |
2967 | mclk->MpllFuncCntl_1 = mpll_func_cntl_1; | |
2968 | mclk->MpllFuncCntl_2 = mpll_func_cntl_2; | |
2969 | mclk->MpllAdFuncCntl = mpll_ad_func_cntl; | |
2970 | mclk->MpllDqFuncCntl = mpll_dq_func_cntl; | |
2971 | mclk->MclkPwrmgtCntl = mclk_pwrmgt_cntl; | |
2972 | mclk->DllCntl = dll_cntl; | |
2973 | mclk->MpllSs1 = mpll_ss1; | |
2974 | mclk->MpllSs2 = mpll_ss2; | |
2975 | ||
2976 | return 0; | |
2977 | } | |
2978 | ||
2979 | static int ci_populate_single_memory_level(struct amdgpu_device *adev, | |
2980 | u32 memory_clock, | |
2981 | SMU7_Discrete_MemoryLevel *memory_level) | |
2982 | { | |
2983 | struct ci_power_info *pi = ci_get_pi(adev); | |
2984 | int ret; | |
2985 | bool dll_state_on; | |
2986 | ||
2987 | if (adev->pm.dpm.dyn_state.vddc_dependency_on_mclk.entries) { | |
2988 | ret = ci_get_dependency_volt_by_clk(adev, | |
2989 | &adev->pm.dpm.dyn_state.vddc_dependency_on_mclk, | |
2990 | memory_clock, &memory_level->MinVddc); | |
2991 | if (ret) | |
2992 | return ret; | |
2993 | } | |
2994 | ||
2995 | if (adev->pm.dpm.dyn_state.vddci_dependency_on_mclk.entries) { | |
2996 | ret = ci_get_dependency_volt_by_clk(adev, | |
2997 | &adev->pm.dpm.dyn_state.vddci_dependency_on_mclk, | |
2998 | memory_clock, &memory_level->MinVddci); | |
2999 | if (ret) | |
3000 | return ret; | |
3001 | } | |
3002 | ||
3003 | if (adev->pm.dpm.dyn_state.mvdd_dependency_on_mclk.entries) { | |
3004 | ret = ci_get_dependency_volt_by_clk(adev, | |
3005 | &adev->pm.dpm.dyn_state.mvdd_dependency_on_mclk, | |
3006 | memory_clock, &memory_level->MinMvdd); | |
3007 | if (ret) | |
3008 | return ret; | |
3009 | } | |
3010 | ||
3011 | memory_level->MinVddcPhases = 1; | |
3012 | ||
3013 | if (pi->vddc_phase_shed_control) | |
3014 | ci_populate_phase_value_based_on_mclk(adev, | |
3015 | &adev->pm.dpm.dyn_state.phase_shedding_limits_table, | |
3016 | memory_clock, | |
3017 | &memory_level->MinVddcPhases); | |
3018 | ||
3019 | memory_level->EnabledForThrottle = 1; | |
3020 | memory_level->EnabledForActivity = 1; | |
3021 | memory_level->UpH = 0; | |
3022 | memory_level->DownH = 100; | |
3023 | memory_level->VoltageDownH = 0; | |
3024 | memory_level->ActivityLevel = (u16)pi->mclk_activity_target; | |
3025 | ||
3026 | memory_level->StutterEnable = false; | |
3027 | memory_level->StrobeEnable = false; | |
3028 | memory_level->EdcReadEnable = false; | |
3029 | memory_level->EdcWriteEnable = false; | |
3030 | memory_level->RttEnable = false; | |
3031 | ||
3032 | memory_level->DisplayWatermark = PPSMC_DISPLAY_WATERMARK_LOW; | |
3033 | ||
3034 | if (pi->mclk_stutter_mode_threshold && | |
3035 | (memory_clock <= pi->mclk_stutter_mode_threshold) && | |
3036 | (pi->uvd_enabled == false) && | |
3037 | (RREG32(mmDPG_PIPE_STUTTER_CONTROL) & DPG_PIPE_STUTTER_CONTROL__STUTTER_ENABLE_MASK) && | |
3038 | (adev->pm.dpm.new_active_crtc_count <= 2)) | |
3039 | memory_level->StutterEnable = true; | |
3040 | ||
3041 | if (pi->mclk_strobe_mode_threshold && | |
3042 | (memory_clock <= pi->mclk_strobe_mode_threshold)) | |
3043 | memory_level->StrobeEnable = 1; | |
3044 | ||
81c59f54 | 3045 | if (adev->mc.vram_type == AMDGPU_VRAM_TYPE_GDDR5) { |
a2e73f56 AD |
3046 | memory_level->StrobeRatio = |
3047 | ci_get_mclk_frequency_ratio(memory_clock, memory_level->StrobeEnable); | |
3048 | if (pi->mclk_edc_enable_threshold && | |
3049 | (memory_clock > pi->mclk_edc_enable_threshold)) | |
3050 | memory_level->EdcReadEnable = true; | |
3051 | ||
3052 | if (pi->mclk_edc_wr_enable_threshold && | |
3053 | (memory_clock > pi->mclk_edc_wr_enable_threshold)) | |
3054 | memory_level->EdcWriteEnable = true; | |
3055 | ||
3056 | if (memory_level->StrobeEnable) { | |
3057 | if (ci_get_mclk_frequency_ratio(memory_clock, true) >= | |
3058 | ((RREG32(mmMC_SEQ_MISC7) >> 16) & 0xf)) | |
3059 | dll_state_on = ((RREG32(mmMC_SEQ_MISC5) >> 1) & 0x1) ? true : false; | |
3060 | else | |
3061 | dll_state_on = ((RREG32(mmMC_SEQ_MISC6) >> 1) & 0x1) ? true : false; | |
3062 | } else { | |
3063 | dll_state_on = pi->dll_default_on; | |
3064 | } | |
3065 | } else { | |
3066 | memory_level->StrobeRatio = ci_get_ddr3_mclk_frequency_ratio(memory_clock); | |
3067 | dll_state_on = ((RREG32(mmMC_SEQ_MISC5) >> 1) & 0x1) ? true : false; | |
3068 | } | |
3069 | ||
3070 | ret = ci_calculate_mclk_params(adev, memory_clock, memory_level, memory_level->StrobeEnable, dll_state_on); | |
3071 | if (ret) | |
3072 | return ret; | |
3073 | ||
3074 | memory_level->MinVddc = cpu_to_be32(memory_level->MinVddc * VOLTAGE_SCALE); | |
3075 | memory_level->MinVddcPhases = cpu_to_be32(memory_level->MinVddcPhases); | |
3076 | memory_level->MinVddci = cpu_to_be32(memory_level->MinVddci * VOLTAGE_SCALE); | |
3077 | memory_level->MinMvdd = cpu_to_be32(memory_level->MinMvdd * VOLTAGE_SCALE); | |
3078 | ||
3079 | memory_level->MclkFrequency = cpu_to_be32(memory_level->MclkFrequency); | |
3080 | memory_level->ActivityLevel = cpu_to_be16(memory_level->ActivityLevel); | |
3081 | memory_level->MpllFuncCntl = cpu_to_be32(memory_level->MpllFuncCntl); | |
3082 | memory_level->MpllFuncCntl_1 = cpu_to_be32(memory_level->MpllFuncCntl_1); | |
3083 | memory_level->MpllFuncCntl_2 = cpu_to_be32(memory_level->MpllFuncCntl_2); | |
3084 | memory_level->MpllAdFuncCntl = cpu_to_be32(memory_level->MpllAdFuncCntl); | |
3085 | memory_level->MpllDqFuncCntl = cpu_to_be32(memory_level->MpllDqFuncCntl); | |
3086 | memory_level->MclkPwrmgtCntl = cpu_to_be32(memory_level->MclkPwrmgtCntl); | |
3087 | memory_level->DllCntl = cpu_to_be32(memory_level->DllCntl); | |
3088 | memory_level->MpllSs1 = cpu_to_be32(memory_level->MpllSs1); | |
3089 | memory_level->MpllSs2 = cpu_to_be32(memory_level->MpllSs2); | |
3090 | ||
3091 | return 0; | |
3092 | } | |
3093 | ||
3094 | static int ci_populate_smc_acpi_level(struct amdgpu_device *adev, | |
3095 | SMU7_Discrete_DpmTable *table) | |
3096 | { | |
3097 | struct ci_power_info *pi = ci_get_pi(adev); | |
3098 | struct atom_clock_dividers dividers; | |
3099 | SMU7_Discrete_VoltageLevel voltage_level; | |
3100 | u32 spll_func_cntl = pi->clock_registers.cg_spll_func_cntl; | |
3101 | u32 spll_func_cntl_2 = pi->clock_registers.cg_spll_func_cntl_2; | |
3102 | u32 dll_cntl = pi->clock_registers.dll_cntl; | |
3103 | u32 mclk_pwrmgt_cntl = pi->clock_registers.mclk_pwrmgt_cntl; | |
3104 | int ret; | |
3105 | ||
3106 | table->ACPILevel.Flags &= ~PPSMC_SWSTATE_FLAG_DC; | |
3107 | ||
3108 | if (pi->acpi_vddc) | |
3109 | table->ACPILevel.MinVddc = cpu_to_be32(pi->acpi_vddc * VOLTAGE_SCALE); | |
3110 | else | |
3111 | table->ACPILevel.MinVddc = cpu_to_be32(pi->min_vddc_in_pp_table * VOLTAGE_SCALE); | |
3112 | ||
3113 | table->ACPILevel.MinVddcPhases = pi->vddc_phase_shed_control ? 0 : 1; | |
3114 | ||
3115 | table->ACPILevel.SclkFrequency = adev->clock.spll.reference_freq; | |
3116 | ||
3117 | ret = amdgpu_atombios_get_clock_dividers(adev, | |
3118 | COMPUTE_GPUCLK_INPUT_FLAG_SCLK, | |
3119 | table->ACPILevel.SclkFrequency, false, ÷rs); | |
3120 | if (ret) | |
3121 | return ret; | |
3122 | ||
3123 | table->ACPILevel.SclkDid = (u8)dividers.post_divider; | |
3124 | table->ACPILevel.DisplayWatermark = PPSMC_DISPLAY_WATERMARK_LOW; | |
3125 | table->ACPILevel.DeepSleepDivId = 0; | |
3126 | ||
3127 | spll_func_cntl &= ~CG_SPLL_FUNC_CNTL__SPLL_PWRON_MASK; | |
3128 | spll_func_cntl |= CG_SPLL_FUNC_CNTL__SPLL_RESET_MASK; | |
3129 | ||
3130 | spll_func_cntl_2 &= ~CG_SPLL_FUNC_CNTL_2__SCLK_MUX_SEL_MASK; | |
3131 | spll_func_cntl_2 |= (4 << CG_SPLL_FUNC_CNTL_2__SCLK_MUX_SEL__SHIFT); | |
3132 | ||
3133 | table->ACPILevel.CgSpllFuncCntl = spll_func_cntl; | |
3134 | table->ACPILevel.CgSpllFuncCntl2 = spll_func_cntl_2; | |
3135 | table->ACPILevel.CgSpllFuncCntl3 = pi->clock_registers.cg_spll_func_cntl_3; | |
3136 | table->ACPILevel.CgSpllFuncCntl4 = pi->clock_registers.cg_spll_func_cntl_4; | |
3137 | table->ACPILevel.SpllSpreadSpectrum = pi->clock_registers.cg_spll_spread_spectrum; | |
3138 | table->ACPILevel.SpllSpreadSpectrum2 = pi->clock_registers.cg_spll_spread_spectrum_2; | |
3139 | table->ACPILevel.CcPwrDynRm = 0; | |
3140 | table->ACPILevel.CcPwrDynRm1 = 0; | |
3141 | ||
3142 | table->ACPILevel.Flags = cpu_to_be32(table->ACPILevel.Flags); | |
3143 | table->ACPILevel.MinVddcPhases = cpu_to_be32(table->ACPILevel.MinVddcPhases); | |
3144 | table->ACPILevel.SclkFrequency = cpu_to_be32(table->ACPILevel.SclkFrequency); | |
3145 | table->ACPILevel.CgSpllFuncCntl = cpu_to_be32(table->ACPILevel.CgSpllFuncCntl); | |
3146 | table->ACPILevel.CgSpllFuncCntl2 = cpu_to_be32(table->ACPILevel.CgSpllFuncCntl2); | |
3147 | table->ACPILevel.CgSpllFuncCntl3 = cpu_to_be32(table->ACPILevel.CgSpllFuncCntl3); | |
3148 | table->ACPILevel.CgSpllFuncCntl4 = cpu_to_be32(table->ACPILevel.CgSpllFuncCntl4); | |
3149 | table->ACPILevel.SpllSpreadSpectrum = cpu_to_be32(table->ACPILevel.SpllSpreadSpectrum); | |
3150 | table->ACPILevel.SpllSpreadSpectrum2 = cpu_to_be32(table->ACPILevel.SpllSpreadSpectrum2); | |
3151 | table->ACPILevel.CcPwrDynRm = cpu_to_be32(table->ACPILevel.CcPwrDynRm); | |
3152 | table->ACPILevel.CcPwrDynRm1 = cpu_to_be32(table->ACPILevel.CcPwrDynRm1); | |
3153 | ||
3154 | table->MemoryACPILevel.MinVddc = table->ACPILevel.MinVddc; | |
3155 | table->MemoryACPILevel.MinVddcPhases = table->ACPILevel.MinVddcPhases; | |
3156 | ||
3157 | if (pi->vddci_control != CISLANDS_VOLTAGE_CONTROL_NONE) { | |
3158 | if (pi->acpi_vddci) | |
3159 | table->MemoryACPILevel.MinVddci = | |
3160 | cpu_to_be32(pi->acpi_vddci * VOLTAGE_SCALE); | |
3161 | else | |
3162 | table->MemoryACPILevel.MinVddci = | |
3163 | cpu_to_be32(pi->min_vddci_in_pp_table * VOLTAGE_SCALE); | |
3164 | } | |
3165 | ||
3166 | if (ci_populate_mvdd_value(adev, 0, &voltage_level)) | |
3167 | table->MemoryACPILevel.MinMvdd = 0; | |
3168 | else | |
3169 | table->MemoryACPILevel.MinMvdd = | |
3170 | cpu_to_be32(voltage_level.Voltage * VOLTAGE_SCALE); | |
3171 | ||
3172 | mclk_pwrmgt_cntl |= MCLK_PWRMGT_CNTL__MRDCK0_RESET_MASK | | |
3173 | MCLK_PWRMGT_CNTL__MRDCK1_RESET_MASK; | |
3174 | mclk_pwrmgt_cntl &= ~(MCLK_PWRMGT_CNTL__MRDCK0_PDNB_MASK | | |
3175 | MCLK_PWRMGT_CNTL__MRDCK1_PDNB_MASK); | |
3176 | ||
3177 | dll_cntl &= ~(DLL_CNTL__MRDCK0_BYPASS_MASK | DLL_CNTL__MRDCK1_BYPASS_MASK); | |
3178 | ||
3179 | table->MemoryACPILevel.DllCntl = cpu_to_be32(dll_cntl); | |
3180 | table->MemoryACPILevel.MclkPwrmgtCntl = cpu_to_be32(mclk_pwrmgt_cntl); | |
3181 | table->MemoryACPILevel.MpllAdFuncCntl = | |
3182 | cpu_to_be32(pi->clock_registers.mpll_ad_func_cntl); | |
3183 | table->MemoryACPILevel.MpllDqFuncCntl = | |
3184 | cpu_to_be32(pi->clock_registers.mpll_dq_func_cntl); | |
3185 | table->MemoryACPILevel.MpllFuncCntl = | |
3186 | cpu_to_be32(pi->clock_registers.mpll_func_cntl); | |
3187 | table->MemoryACPILevel.MpllFuncCntl_1 = | |
3188 | cpu_to_be32(pi->clock_registers.mpll_func_cntl_1); | |
3189 | table->MemoryACPILevel.MpllFuncCntl_2 = | |
3190 | cpu_to_be32(pi->clock_registers.mpll_func_cntl_2); | |
3191 | table->MemoryACPILevel.MpllSs1 = cpu_to_be32(pi->clock_registers.mpll_ss1); | |
3192 | table->MemoryACPILevel.MpllSs2 = cpu_to_be32(pi->clock_registers.mpll_ss2); | |
3193 | ||
3194 | table->MemoryACPILevel.EnabledForThrottle = 0; | |
3195 | table->MemoryACPILevel.EnabledForActivity = 0; | |
3196 | table->MemoryACPILevel.UpH = 0; | |
3197 | table->MemoryACPILevel.DownH = 100; | |
3198 | table->MemoryACPILevel.VoltageDownH = 0; | |
3199 | table->MemoryACPILevel.ActivityLevel = | |
3200 | cpu_to_be16((u16)pi->mclk_activity_target); | |
3201 | ||
3202 | table->MemoryACPILevel.StutterEnable = false; | |
3203 | table->MemoryACPILevel.StrobeEnable = false; | |
3204 | table->MemoryACPILevel.EdcReadEnable = false; | |
3205 | table->MemoryACPILevel.EdcWriteEnable = false; | |
3206 | table->MemoryACPILevel.RttEnable = false; | |
3207 | ||
3208 | return 0; | |
3209 | } | |
3210 | ||
3211 | ||
3212 | static int ci_enable_ulv(struct amdgpu_device *adev, bool enable) | |
3213 | { | |
3214 | struct ci_power_info *pi = ci_get_pi(adev); | |
3215 | struct ci_ulv_parm *ulv = &pi->ulv; | |
3216 | ||
3217 | if (ulv->supported) { | |
3218 | if (enable) | |
3219 | return (amdgpu_ci_send_msg_to_smc(adev, PPSMC_MSG_EnableULV) == PPSMC_Result_OK) ? | |
3220 | 0 : -EINVAL; | |
3221 | else | |
3222 | return (amdgpu_ci_send_msg_to_smc(adev, PPSMC_MSG_DisableULV) == PPSMC_Result_OK) ? | |
3223 | 0 : -EINVAL; | |
3224 | } | |
3225 | ||
3226 | return 0; | |
3227 | } | |
3228 | ||
3229 | static int ci_populate_ulv_level(struct amdgpu_device *adev, | |
3230 | SMU7_Discrete_Ulv *state) | |
3231 | { | |
3232 | struct ci_power_info *pi = ci_get_pi(adev); | |
3233 | u16 ulv_voltage = adev->pm.dpm.backbias_response_time; | |
3234 | ||
3235 | state->CcPwrDynRm = 0; | |
3236 | state->CcPwrDynRm1 = 0; | |
3237 | ||
3238 | if (ulv_voltage == 0) { | |
3239 | pi->ulv.supported = false; | |
3240 | return 0; | |
3241 | } | |
3242 | ||
3243 | if (pi->voltage_control != CISLANDS_VOLTAGE_CONTROL_BY_SVID2) { | |
3244 | if (ulv_voltage > adev->pm.dpm.dyn_state.vddc_dependency_on_sclk.entries[0].v) | |
3245 | state->VddcOffset = 0; | |
3246 | else | |
3247 | state->VddcOffset = | |
3248 | adev->pm.dpm.dyn_state.vddc_dependency_on_sclk.entries[0].v - ulv_voltage; | |
3249 | } else { | |
3250 | if (ulv_voltage > adev->pm.dpm.dyn_state.vddc_dependency_on_sclk.entries[0].v) | |
3251 | state->VddcOffsetVid = 0; | |
3252 | else | |
3253 | state->VddcOffsetVid = (u8) | |
3254 | ((adev->pm.dpm.dyn_state.vddc_dependency_on_sclk.entries[0].v - ulv_voltage) * | |
3255 | VOLTAGE_VID_OFFSET_SCALE2 / VOLTAGE_VID_OFFSET_SCALE1); | |
3256 | } | |
3257 | state->VddcPhase = pi->vddc_phase_shed_control ? 0 : 1; | |
3258 | ||
3259 | state->CcPwrDynRm = cpu_to_be32(state->CcPwrDynRm); | |
3260 | state->CcPwrDynRm1 = cpu_to_be32(state->CcPwrDynRm1); | |
3261 | state->VddcOffset = cpu_to_be16(state->VddcOffset); | |
3262 | ||
3263 | return 0; | |
3264 | } | |
3265 | ||
3266 | static int ci_calculate_sclk_params(struct amdgpu_device *adev, | |
3267 | u32 engine_clock, | |
3268 | SMU7_Discrete_GraphicsLevel *sclk) | |
3269 | { | |
3270 | struct ci_power_info *pi = ci_get_pi(adev); | |
3271 | struct atom_clock_dividers dividers; | |
3272 | u32 spll_func_cntl_3 = pi->clock_registers.cg_spll_func_cntl_3; | |
3273 | u32 spll_func_cntl_4 = pi->clock_registers.cg_spll_func_cntl_4; | |
3274 | u32 cg_spll_spread_spectrum = pi->clock_registers.cg_spll_spread_spectrum; | |
3275 | u32 cg_spll_spread_spectrum_2 = pi->clock_registers.cg_spll_spread_spectrum_2; | |
3276 | u32 reference_clock = adev->clock.spll.reference_freq; | |
3277 | u32 reference_divider; | |
3278 | u32 fbdiv; | |
3279 | int ret; | |
3280 | ||
3281 | ret = amdgpu_atombios_get_clock_dividers(adev, | |
3282 | COMPUTE_GPUCLK_INPUT_FLAG_SCLK, | |
3283 | engine_clock, false, ÷rs); | |
3284 | if (ret) | |
3285 | return ret; | |
3286 | ||
3287 | reference_divider = 1 + dividers.ref_div; | |
3288 | fbdiv = dividers.fb_div & 0x3FFFFFF; | |
3289 | ||
3290 | spll_func_cntl_3 &= ~CG_SPLL_FUNC_CNTL_3__SPLL_FB_DIV_MASK; | |
3291 | spll_func_cntl_3 |= (fbdiv << CG_SPLL_FUNC_CNTL_3__SPLL_FB_DIV__SHIFT); | |
3292 | spll_func_cntl_3 |= CG_SPLL_FUNC_CNTL_3__SPLL_DITHEN_MASK; | |
3293 | ||
3294 | if (pi->caps_sclk_ss_support) { | |
3295 | struct amdgpu_atom_ss ss; | |
3296 | u32 vco_freq = engine_clock * dividers.post_div; | |
3297 | ||
3298 | if (amdgpu_atombios_get_asic_ss_info(adev, &ss, | |
3299 | ASIC_INTERNAL_ENGINE_SS, vco_freq)) { | |
3300 | u32 clk_s = reference_clock * 5 / (reference_divider * ss.rate); | |
3301 | u32 clk_v = 4 * ss.percentage * fbdiv / (clk_s * 10000); | |
3302 | ||
3303 | cg_spll_spread_spectrum &= ~(CG_SPLL_SPREAD_SPECTRUM__CLKS_MASK | CG_SPLL_SPREAD_SPECTRUM__SSEN_MASK); | |
3304 | cg_spll_spread_spectrum |= (clk_s << CG_SPLL_SPREAD_SPECTRUM__CLKS__SHIFT); | |
3305 | cg_spll_spread_spectrum |= (1 << CG_SPLL_SPREAD_SPECTRUM__SSEN__SHIFT); | |
3306 | ||
3307 | cg_spll_spread_spectrum_2 &= ~CG_SPLL_SPREAD_SPECTRUM_2__CLKV_MASK; | |
3308 | cg_spll_spread_spectrum_2 |= (clk_v << CG_SPLL_SPREAD_SPECTRUM_2__CLKV__SHIFT); | |
3309 | } | |
3310 | } | |
3311 | ||
3312 | sclk->SclkFrequency = engine_clock; | |
3313 | sclk->CgSpllFuncCntl3 = spll_func_cntl_3; | |
3314 | sclk->CgSpllFuncCntl4 = spll_func_cntl_4; | |
3315 | sclk->SpllSpreadSpectrum = cg_spll_spread_spectrum; | |
3316 | sclk->SpllSpreadSpectrum2 = cg_spll_spread_spectrum_2; | |
3317 | sclk->SclkDid = (u8)dividers.post_divider; | |
3318 | ||
3319 | return 0; | |
3320 | } | |
3321 | ||
3322 | static int ci_populate_single_graphic_level(struct amdgpu_device *adev, | |
3323 | u32 engine_clock, | |
3324 | u16 sclk_activity_level_t, | |
3325 | SMU7_Discrete_GraphicsLevel *graphic_level) | |
3326 | { | |
3327 | struct ci_power_info *pi = ci_get_pi(adev); | |
3328 | int ret; | |
3329 | ||
3330 | ret = ci_calculate_sclk_params(adev, engine_clock, graphic_level); | |
3331 | if (ret) | |
3332 | return ret; | |
3333 | ||
3334 | ret = ci_get_dependency_volt_by_clk(adev, | |
3335 | &adev->pm.dpm.dyn_state.vddc_dependency_on_sclk, | |
3336 | engine_clock, &graphic_level->MinVddc); | |
3337 | if (ret) | |
3338 | return ret; | |
3339 | ||
3340 | graphic_level->SclkFrequency = engine_clock; | |
3341 | ||
3342 | graphic_level->Flags = 0; | |
3343 | graphic_level->MinVddcPhases = 1; | |
3344 | ||
3345 | if (pi->vddc_phase_shed_control) | |
3346 | ci_populate_phase_value_based_on_sclk(adev, | |
3347 | &adev->pm.dpm.dyn_state.phase_shedding_limits_table, | |
3348 | engine_clock, | |
3349 | &graphic_level->MinVddcPhases); | |
3350 | ||
3351 | graphic_level->ActivityLevel = sclk_activity_level_t; | |
3352 | ||
3353 | graphic_level->CcPwrDynRm = 0; | |
3354 | graphic_level->CcPwrDynRm1 = 0; | |
3355 | graphic_level->EnabledForThrottle = 1; | |
3356 | graphic_level->UpH = 0; | |
3357 | graphic_level->DownH = 0; | |
3358 | graphic_level->VoltageDownH = 0; | |
3359 | graphic_level->PowerThrottle = 0; | |
3360 | ||
3361 | if (pi->caps_sclk_ds) | |
3362 | graphic_level->DeepSleepDivId = ci_get_sleep_divider_id_from_clock(adev, | |
3363 | engine_clock, | |
3364 | CISLAND_MINIMUM_ENGINE_CLOCK); | |
3365 | ||
3366 | graphic_level->DisplayWatermark = PPSMC_DISPLAY_WATERMARK_LOW; | |
3367 | ||
3368 | graphic_level->Flags = cpu_to_be32(graphic_level->Flags); | |
3369 | graphic_level->MinVddc = cpu_to_be32(graphic_level->MinVddc * VOLTAGE_SCALE); | |
3370 | graphic_level->MinVddcPhases = cpu_to_be32(graphic_level->MinVddcPhases); | |
3371 | graphic_level->SclkFrequency = cpu_to_be32(graphic_level->SclkFrequency); | |
3372 | graphic_level->ActivityLevel = cpu_to_be16(graphic_level->ActivityLevel); | |
3373 | graphic_level->CgSpllFuncCntl3 = cpu_to_be32(graphic_level->CgSpllFuncCntl3); | |
3374 | graphic_level->CgSpllFuncCntl4 = cpu_to_be32(graphic_level->CgSpllFuncCntl4); | |
3375 | graphic_level->SpllSpreadSpectrum = cpu_to_be32(graphic_level->SpllSpreadSpectrum); | |
3376 | graphic_level->SpllSpreadSpectrum2 = cpu_to_be32(graphic_level->SpllSpreadSpectrum2); | |
3377 | graphic_level->CcPwrDynRm = cpu_to_be32(graphic_level->CcPwrDynRm); | |
3378 | graphic_level->CcPwrDynRm1 = cpu_to_be32(graphic_level->CcPwrDynRm1); | |
3379 | graphic_level->EnabledForActivity = 1; | |
3380 | ||
3381 | return 0; | |
3382 | } | |
3383 | ||
3384 | static int ci_populate_all_graphic_levels(struct amdgpu_device *adev) | |
3385 | { | |
3386 | struct ci_power_info *pi = ci_get_pi(adev); | |
3387 | struct ci_dpm_table *dpm_table = &pi->dpm_table; | |
3388 | u32 level_array_address = pi->dpm_table_start + | |
3389 | offsetof(SMU7_Discrete_DpmTable, GraphicsLevel); | |
3390 | u32 level_array_size = sizeof(SMU7_Discrete_GraphicsLevel) * | |
3391 | SMU7_MAX_LEVELS_GRAPHICS; | |
3392 | SMU7_Discrete_GraphicsLevel *levels = pi->smc_state_table.GraphicsLevel; | |
3393 | u32 i, ret; | |
3394 | ||
3395 | memset(levels, 0, level_array_size); | |
3396 | ||
3397 | for (i = 0; i < dpm_table->sclk_table.count; i++) { | |
3398 | ret = ci_populate_single_graphic_level(adev, | |
3399 | dpm_table->sclk_table.dpm_levels[i].value, | |
3400 | (u16)pi->activity_target[i], | |
3401 | &pi->smc_state_table.GraphicsLevel[i]); | |
3402 | if (ret) | |
3403 | return ret; | |
3404 | if (i > 1) | |
3405 | pi->smc_state_table.GraphicsLevel[i].DeepSleepDivId = 0; | |
3406 | if (i == (dpm_table->sclk_table.count - 1)) | |
3407 | pi->smc_state_table.GraphicsLevel[i].DisplayWatermark = | |
3408 | PPSMC_DISPLAY_WATERMARK_HIGH; | |
3409 | } | |
3410 | ||
3411 | pi->smc_state_table.GraphicsDpmLevelCount = (u8)dpm_table->sclk_table.count; | |
3412 | pi->dpm_level_enable_mask.sclk_dpm_enable_mask = | |
3413 | ci_get_dpm_level_enable_mask_value(&dpm_table->sclk_table); | |
3414 | ||
3415 | ret = amdgpu_ci_copy_bytes_to_smc(adev, level_array_address, | |
3416 | (u8 *)levels, level_array_size, | |
3417 | pi->sram_end); | |
3418 | if (ret) | |
3419 | return ret; | |
3420 | ||
3421 | return 0; | |
3422 | } | |
3423 | ||
3424 | static int ci_populate_ulv_state(struct amdgpu_device *adev, | |
3425 | SMU7_Discrete_Ulv *ulv_level) | |
3426 | { | |
3427 | return ci_populate_ulv_level(adev, ulv_level); | |
3428 | } | |
3429 | ||
3430 | static int ci_populate_all_memory_levels(struct amdgpu_device *adev) | |
3431 | { | |
3432 | struct ci_power_info *pi = ci_get_pi(adev); | |
3433 | struct ci_dpm_table *dpm_table = &pi->dpm_table; | |
3434 | u32 level_array_address = pi->dpm_table_start + | |
3435 | offsetof(SMU7_Discrete_DpmTable, MemoryLevel); | |
3436 | u32 level_array_size = sizeof(SMU7_Discrete_MemoryLevel) * | |
3437 | SMU7_MAX_LEVELS_MEMORY; | |
3438 | SMU7_Discrete_MemoryLevel *levels = pi->smc_state_table.MemoryLevel; | |
3439 | u32 i, ret; | |
3440 | ||
3441 | memset(levels, 0, level_array_size); | |
3442 | ||
3443 | for (i = 0; i < dpm_table->mclk_table.count; i++) { | |
3444 | if (dpm_table->mclk_table.dpm_levels[i].value == 0) | |
3445 | return -EINVAL; | |
3446 | ret = ci_populate_single_memory_level(adev, | |
3447 | dpm_table->mclk_table.dpm_levels[i].value, | |
3448 | &pi->smc_state_table.MemoryLevel[i]); | |
3449 | if (ret) | |
3450 | return ret; | |
3451 | } | |
3452 | ||
3453 | if ((dpm_table->mclk_table.count >= 2) && | |
3454 | ((adev->pdev->device == 0x67B0) || (adev->pdev->device == 0x67B1))) { | |
3455 | pi->smc_state_table.MemoryLevel[1].MinVddc = | |
3456 | pi->smc_state_table.MemoryLevel[0].MinVddc; | |
3457 | pi->smc_state_table.MemoryLevel[1].MinVddcPhases = | |
3458 | pi->smc_state_table.MemoryLevel[0].MinVddcPhases; | |
3459 | } | |
3460 | ||
3461 | pi->smc_state_table.MemoryLevel[0].ActivityLevel = cpu_to_be16(0x1F); | |
3462 | ||
3463 | pi->smc_state_table.MemoryDpmLevelCount = (u8)dpm_table->mclk_table.count; | |
3464 | pi->dpm_level_enable_mask.mclk_dpm_enable_mask = | |
3465 | ci_get_dpm_level_enable_mask_value(&dpm_table->mclk_table); | |
3466 | ||
3467 | pi->smc_state_table.MemoryLevel[dpm_table->mclk_table.count - 1].DisplayWatermark = | |
3468 | PPSMC_DISPLAY_WATERMARK_HIGH; | |
3469 | ||
3470 | ret = amdgpu_ci_copy_bytes_to_smc(adev, level_array_address, | |
3471 | (u8 *)levels, level_array_size, | |
3472 | pi->sram_end); | |
3473 | if (ret) | |
3474 | return ret; | |
3475 | ||
3476 | return 0; | |
3477 | } | |
3478 | ||
3479 | static void ci_reset_single_dpm_table(struct amdgpu_device *adev, | |
3480 | struct ci_single_dpm_table* dpm_table, | |
3481 | u32 count) | |
3482 | { | |
3483 | u32 i; | |
3484 | ||
3485 | dpm_table->count = count; | |
3486 | for (i = 0; i < MAX_REGULAR_DPM_NUMBER; i++) | |
3487 | dpm_table->dpm_levels[i].enabled = false; | |
3488 | } | |
3489 | ||
3490 | static void ci_setup_pcie_table_entry(struct ci_single_dpm_table* dpm_table, | |
3491 | u32 index, u32 pcie_gen, u32 pcie_lanes) | |
3492 | { | |
3493 | dpm_table->dpm_levels[index].value = pcie_gen; | |
3494 | dpm_table->dpm_levels[index].param1 = pcie_lanes; | |
3495 | dpm_table->dpm_levels[index].enabled = true; | |
3496 | } | |
3497 | ||
3498 | static int ci_setup_default_pcie_tables(struct amdgpu_device *adev) | |
3499 | { | |
3500 | struct ci_power_info *pi = ci_get_pi(adev); | |
3501 | ||
3502 | if (!pi->use_pcie_performance_levels && !pi->use_pcie_powersaving_levels) | |
3503 | return -EINVAL; | |
3504 | ||
3505 | if (pi->use_pcie_performance_levels && !pi->use_pcie_powersaving_levels) { | |
3506 | pi->pcie_gen_powersaving = pi->pcie_gen_performance; | |
3507 | pi->pcie_lane_powersaving = pi->pcie_lane_performance; | |
3508 | } else if (!pi->use_pcie_performance_levels && pi->use_pcie_powersaving_levels) { | |
3509 | pi->pcie_gen_performance = pi->pcie_gen_powersaving; | |
3510 | pi->pcie_lane_performance = pi->pcie_lane_powersaving; | |
3511 | } | |
3512 | ||
3513 | ci_reset_single_dpm_table(adev, | |
3514 | &pi->dpm_table.pcie_speed_table, | |
3515 | SMU7_MAX_LEVELS_LINK); | |
3516 | ||
3517 | if (adev->asic_type == CHIP_BONAIRE) | |
3518 | ci_setup_pcie_table_entry(&pi->dpm_table.pcie_speed_table, 0, | |
3519 | pi->pcie_gen_powersaving.min, | |
3520 | pi->pcie_lane_powersaving.max); | |
3521 | else | |
3522 | ci_setup_pcie_table_entry(&pi->dpm_table.pcie_speed_table, 0, | |
3523 | pi->pcie_gen_powersaving.min, | |
3524 | pi->pcie_lane_powersaving.min); | |
3525 | ci_setup_pcie_table_entry(&pi->dpm_table.pcie_speed_table, 1, | |
3526 | pi->pcie_gen_performance.min, | |
3527 | pi->pcie_lane_performance.min); | |
3528 | ci_setup_pcie_table_entry(&pi->dpm_table.pcie_speed_table, 2, | |
3529 | pi->pcie_gen_powersaving.min, | |
3530 | pi->pcie_lane_powersaving.max); | |
3531 | ci_setup_pcie_table_entry(&pi->dpm_table.pcie_speed_table, 3, | |
3532 | pi->pcie_gen_performance.min, | |
3533 | pi->pcie_lane_performance.max); | |
3534 | ci_setup_pcie_table_entry(&pi->dpm_table.pcie_speed_table, 4, | |
3535 | pi->pcie_gen_powersaving.max, | |
3536 | pi->pcie_lane_powersaving.max); | |
3537 | ci_setup_pcie_table_entry(&pi->dpm_table.pcie_speed_table, 5, | |
3538 | pi->pcie_gen_performance.max, | |
3539 | pi->pcie_lane_performance.max); | |
3540 | ||
3541 | pi->dpm_table.pcie_speed_table.count = 6; | |
3542 | ||
3543 | return 0; | |
3544 | } | |
3545 | ||
3546 | static int ci_setup_default_dpm_tables(struct amdgpu_device *adev) | |
3547 | { | |
3548 | struct ci_power_info *pi = ci_get_pi(adev); | |
3549 | struct amdgpu_clock_voltage_dependency_table *allowed_sclk_vddc_table = | |
3550 | &adev->pm.dpm.dyn_state.vddc_dependency_on_sclk; | |
3551 | struct amdgpu_clock_voltage_dependency_table *allowed_mclk_table = | |
3552 | &adev->pm.dpm.dyn_state.vddc_dependency_on_mclk; | |
3553 | struct amdgpu_cac_leakage_table *std_voltage_table = | |
3554 | &adev->pm.dpm.dyn_state.cac_leakage_table; | |
3555 | u32 i; | |
3556 | ||
3557 | if (allowed_sclk_vddc_table == NULL) | |
3558 | return -EINVAL; | |
3559 | if (allowed_sclk_vddc_table->count < 1) | |
3560 | return -EINVAL; | |
3561 | if (allowed_mclk_table == NULL) | |
3562 | return -EINVAL; | |
3563 | if (allowed_mclk_table->count < 1) | |
3564 | return -EINVAL; | |
3565 | ||
3566 | memset(&pi->dpm_table, 0, sizeof(struct ci_dpm_table)); | |
3567 | ||
3568 | ci_reset_single_dpm_table(adev, | |
3569 | &pi->dpm_table.sclk_table, | |
3570 | SMU7_MAX_LEVELS_GRAPHICS); | |
3571 | ci_reset_single_dpm_table(adev, | |
3572 | &pi->dpm_table.mclk_table, | |
3573 | SMU7_MAX_LEVELS_MEMORY); | |
3574 | ci_reset_single_dpm_table(adev, | |
3575 | &pi->dpm_table.vddc_table, | |
3576 | SMU7_MAX_LEVELS_VDDC); | |
3577 | ci_reset_single_dpm_table(adev, | |
3578 | &pi->dpm_table.vddci_table, | |
3579 | SMU7_MAX_LEVELS_VDDCI); | |
3580 | ci_reset_single_dpm_table(adev, | |
3581 | &pi->dpm_table.mvdd_table, | |
3582 | SMU7_MAX_LEVELS_MVDD); | |
3583 | ||
3584 | pi->dpm_table.sclk_table.count = 0; | |
3585 | for (i = 0; i < allowed_sclk_vddc_table->count; i++) { | |
3586 | if ((i == 0) || | |
3587 | (pi->dpm_table.sclk_table.dpm_levels[pi->dpm_table.sclk_table.count-1].value != | |
3588 | allowed_sclk_vddc_table->entries[i].clk)) { | |
3589 | pi->dpm_table.sclk_table.dpm_levels[pi->dpm_table.sclk_table.count].value = | |
3590 | allowed_sclk_vddc_table->entries[i].clk; | |
3591 | pi->dpm_table.sclk_table.dpm_levels[pi->dpm_table.sclk_table.count].enabled = | |
3592 | (i == 0) ? true : false; | |
3593 | pi->dpm_table.sclk_table.count++; | |
3594 | } | |
3595 | } | |
3596 | ||
3597 | pi->dpm_table.mclk_table.count = 0; | |
3598 | for (i = 0; i < allowed_mclk_table->count; i++) { | |
3599 | if ((i == 0) || | |
3600 | (pi->dpm_table.mclk_table.dpm_levels[pi->dpm_table.mclk_table.count-1].value != | |
3601 | allowed_mclk_table->entries[i].clk)) { | |
3602 | pi->dpm_table.mclk_table.dpm_levels[pi->dpm_table.mclk_table.count].value = | |
3603 | allowed_mclk_table->entries[i].clk; | |
3604 | pi->dpm_table.mclk_table.dpm_levels[pi->dpm_table.mclk_table.count].enabled = | |
3605 | (i == 0) ? true : false; | |
3606 | pi->dpm_table.mclk_table.count++; | |
3607 | } | |
3608 | } | |
3609 | ||
3610 | for (i = 0; i < allowed_sclk_vddc_table->count; i++) { | |
3611 | pi->dpm_table.vddc_table.dpm_levels[i].value = | |
3612 | allowed_sclk_vddc_table->entries[i].v; | |
3613 | pi->dpm_table.vddc_table.dpm_levels[i].param1 = | |
3614 | std_voltage_table->entries[i].leakage; | |
3615 | pi->dpm_table.vddc_table.dpm_levels[i].enabled = true; | |
3616 | } | |
3617 | pi->dpm_table.vddc_table.count = allowed_sclk_vddc_table->count; | |
3618 | ||
3619 | allowed_mclk_table = &adev->pm.dpm.dyn_state.vddci_dependency_on_mclk; | |
3620 | if (allowed_mclk_table) { | |
3621 | for (i = 0; i < allowed_mclk_table->count; i++) { | |
3622 | pi->dpm_table.vddci_table.dpm_levels[i].value = | |
3623 | allowed_mclk_table->entries[i].v; | |
3624 | pi->dpm_table.vddci_table.dpm_levels[i].enabled = true; | |
3625 | } | |
3626 | pi->dpm_table.vddci_table.count = allowed_mclk_table->count; | |
3627 | } | |
3628 | ||
3629 | allowed_mclk_table = &adev->pm.dpm.dyn_state.mvdd_dependency_on_mclk; | |
3630 | if (allowed_mclk_table) { | |
3631 | for (i = 0; i < allowed_mclk_table->count; i++) { | |
3632 | pi->dpm_table.mvdd_table.dpm_levels[i].value = | |
3633 | allowed_mclk_table->entries[i].v; | |
3634 | pi->dpm_table.mvdd_table.dpm_levels[i].enabled = true; | |
3635 | } | |
3636 | pi->dpm_table.mvdd_table.count = allowed_mclk_table->count; | |
3637 | } | |
3638 | ||
3639 | ci_setup_default_pcie_tables(adev); | |
3640 | ||
3641 | return 0; | |
3642 | } | |
3643 | ||
3644 | static int ci_find_boot_level(struct ci_single_dpm_table *table, | |
3645 | u32 value, u32 *boot_level) | |
3646 | { | |
3647 | u32 i; | |
3648 | int ret = -EINVAL; | |
3649 | ||
3650 | for(i = 0; i < table->count; i++) { | |
3651 | if (value == table->dpm_levels[i].value) { | |
3652 | *boot_level = i; | |
3653 | ret = 0; | |
3654 | } | |
3655 | } | |
3656 | ||
3657 | return ret; | |
3658 | } | |
3659 | ||
3660 | static int ci_init_smc_table(struct amdgpu_device *adev) | |
3661 | { | |
3662 | struct ci_power_info *pi = ci_get_pi(adev); | |
3663 | struct ci_ulv_parm *ulv = &pi->ulv; | |
3664 | struct amdgpu_ps *amdgpu_boot_state = adev->pm.dpm.boot_ps; | |
3665 | SMU7_Discrete_DpmTable *table = &pi->smc_state_table; | |
3666 | int ret; | |
3667 | ||
3668 | ret = ci_setup_default_dpm_tables(adev); | |
3669 | if (ret) | |
3670 | return ret; | |
3671 | ||
3672 | if (pi->voltage_control != CISLANDS_VOLTAGE_CONTROL_NONE) | |
3673 | ci_populate_smc_voltage_tables(adev, table); | |
3674 | ||
3675 | ci_init_fps_limits(adev); | |
3676 | ||
3677 | if (adev->pm.dpm.platform_caps & ATOM_PP_PLATFORM_CAP_HARDWAREDC) | |
3678 | table->SystemFlags |= PPSMC_SYSTEMFLAG_GPIO_DC; | |
3679 | ||
3680 | if (adev->pm.dpm.platform_caps & ATOM_PP_PLATFORM_CAP_STEPVDDC) | |
3681 | table->SystemFlags |= PPSMC_SYSTEMFLAG_STEPVDDC; | |
3682 | ||
81c59f54 | 3683 | if (adev->mc.vram_type == AMDGPU_VRAM_TYPE_GDDR5) |
a2e73f56 AD |
3684 | table->SystemFlags |= PPSMC_SYSTEMFLAG_GDDR5; |
3685 | ||
3686 | if (ulv->supported) { | |
3687 | ret = ci_populate_ulv_state(adev, &pi->smc_state_table.Ulv); | |
3688 | if (ret) | |
3689 | return ret; | |
3690 | WREG32_SMC(ixCG_ULV_PARAMETER, ulv->cg_ulv_parameter); | |
3691 | } | |
3692 | ||
3693 | ret = ci_populate_all_graphic_levels(adev); | |
3694 | if (ret) | |
3695 | return ret; | |
3696 | ||
3697 | ret = ci_populate_all_memory_levels(adev); | |
3698 | if (ret) | |
3699 | return ret; | |
3700 | ||
3701 | ci_populate_smc_link_level(adev, table); | |
3702 | ||
3703 | ret = ci_populate_smc_acpi_level(adev, table); | |
3704 | if (ret) | |
3705 | return ret; | |
3706 | ||
3707 | ret = ci_populate_smc_vce_level(adev, table); | |
3708 | if (ret) | |
3709 | return ret; | |
3710 | ||
3711 | ret = ci_populate_smc_acp_level(adev, table); | |
3712 | if (ret) | |
3713 | return ret; | |
3714 | ||
3715 | ret = ci_populate_smc_samu_level(adev, table); | |
3716 | if (ret) | |
3717 | return ret; | |
3718 | ||
3719 | ret = ci_do_program_memory_timing_parameters(adev); | |
3720 | if (ret) | |
3721 | return ret; | |
3722 | ||
3723 | ret = ci_populate_smc_uvd_level(adev, table); | |
3724 | if (ret) | |
3725 | return ret; | |
3726 | ||
3727 | table->UvdBootLevel = 0; | |
3728 | table->VceBootLevel = 0; | |
3729 | table->AcpBootLevel = 0; | |
3730 | table->SamuBootLevel = 0; | |
3731 | table->GraphicsBootLevel = 0; | |
3732 | table->MemoryBootLevel = 0; | |
3733 | ||
3734 | ret = ci_find_boot_level(&pi->dpm_table.sclk_table, | |
3735 | pi->vbios_boot_state.sclk_bootup_value, | |
3736 | (u32 *)&pi->smc_state_table.GraphicsBootLevel); | |
3737 | ||
3738 | ret = ci_find_boot_level(&pi->dpm_table.mclk_table, | |
3739 | pi->vbios_boot_state.mclk_bootup_value, | |
3740 | (u32 *)&pi->smc_state_table.MemoryBootLevel); | |
3741 | ||
3742 | table->BootVddc = pi->vbios_boot_state.vddc_bootup_value; | |
3743 | table->BootVddci = pi->vbios_boot_state.vddci_bootup_value; | |
3744 | table->BootMVdd = pi->vbios_boot_state.mvdd_bootup_value; | |
3745 | ||
3746 | ci_populate_smc_initial_state(adev, amdgpu_boot_state); | |
3747 | ||
3748 | ret = ci_populate_bapm_parameters_in_dpm_table(adev); | |
3749 | if (ret) | |
3750 | return ret; | |
3751 | ||
3752 | table->UVDInterval = 1; | |
3753 | table->VCEInterval = 1; | |
3754 | table->ACPInterval = 1; | |
3755 | table->SAMUInterval = 1; | |
3756 | table->GraphicsVoltageChangeEnable = 1; | |
3757 | table->GraphicsThermThrottleEnable = 1; | |
3758 | table->GraphicsInterval = 1; | |
3759 | table->VoltageInterval = 1; | |
3760 | table->ThermalInterval = 1; | |
3761 | table->TemperatureLimitHigh = (u16)((pi->thermal_temp_setting.temperature_high * | |
3762 | CISLANDS_Q88_FORMAT_CONVERSION_UNIT) / 1000); | |
3763 | table->TemperatureLimitLow = (u16)((pi->thermal_temp_setting.temperature_low * | |
3764 | CISLANDS_Q88_FORMAT_CONVERSION_UNIT) / 1000); | |
3765 | table->MemoryVoltageChangeEnable = 1; | |
3766 | table->MemoryInterval = 1; | |
3767 | table->VoltageResponseTime = 0; | |
3768 | table->VddcVddciDelta = 4000; | |
3769 | table->PhaseResponseTime = 0; | |
3770 | table->MemoryThermThrottleEnable = 1; | |
3771 | table->PCIeBootLinkLevel = pi->dpm_table.pcie_speed_table.count - 1; | |
3772 | table->PCIeGenInterval = 1; | |
3773 | if (pi->voltage_control == CISLANDS_VOLTAGE_CONTROL_BY_SVID2) | |
3774 | table->SVI2Enable = 1; | |
3775 | else | |
3776 | table->SVI2Enable = 0; | |
3777 | ||
3778 | table->ThermGpio = 17; | |
3779 | table->SclkStepSize = 0x4000; | |
3780 | ||
3781 | table->SystemFlags = cpu_to_be32(table->SystemFlags); | |
3782 | table->SmioMaskVddcVid = cpu_to_be32(table->SmioMaskVddcVid); | |
3783 | table->SmioMaskVddcPhase = cpu_to_be32(table->SmioMaskVddcPhase); | |
3784 | table->SmioMaskVddciVid = cpu_to_be32(table->SmioMaskVddciVid); | |
3785 | table->SmioMaskMvddVid = cpu_to_be32(table->SmioMaskMvddVid); | |
3786 | table->SclkStepSize = cpu_to_be32(table->SclkStepSize); | |
3787 | table->TemperatureLimitHigh = cpu_to_be16(table->TemperatureLimitHigh); | |
3788 | table->TemperatureLimitLow = cpu_to_be16(table->TemperatureLimitLow); | |
3789 | table->VddcVddciDelta = cpu_to_be16(table->VddcVddciDelta); | |
3790 | table->VoltageResponseTime = cpu_to_be16(table->VoltageResponseTime); | |
3791 | table->PhaseResponseTime = cpu_to_be16(table->PhaseResponseTime); | |
3792 | table->BootVddc = cpu_to_be16(table->BootVddc * VOLTAGE_SCALE); | |
3793 | table->BootVddci = cpu_to_be16(table->BootVddci * VOLTAGE_SCALE); | |
3794 | table->BootMVdd = cpu_to_be16(table->BootMVdd * VOLTAGE_SCALE); | |
3795 | ||
3796 | ret = amdgpu_ci_copy_bytes_to_smc(adev, | |
3797 | pi->dpm_table_start + | |
3798 | offsetof(SMU7_Discrete_DpmTable, SystemFlags), | |
3799 | (u8 *)&table->SystemFlags, | |
3800 | sizeof(SMU7_Discrete_DpmTable) - 3 * sizeof(SMU7_PIDController), | |
3801 | pi->sram_end); | |
3802 | if (ret) | |
3803 | return ret; | |
3804 | ||
3805 | return 0; | |
3806 | } | |
3807 | ||
3808 | static void ci_trim_single_dpm_states(struct amdgpu_device *adev, | |
3809 | struct ci_single_dpm_table *dpm_table, | |
3810 | u32 low_limit, u32 high_limit) | |
3811 | { | |
3812 | u32 i; | |
3813 | ||
3814 | for (i = 0; i < dpm_table->count; i++) { | |
3815 | if ((dpm_table->dpm_levels[i].value < low_limit) || | |
3816 | (dpm_table->dpm_levels[i].value > high_limit)) | |
3817 | dpm_table->dpm_levels[i].enabled = false; | |
3818 | else | |
3819 | dpm_table->dpm_levels[i].enabled = true; | |
3820 | } | |
3821 | } | |
3822 | ||
3823 | static void ci_trim_pcie_dpm_states(struct amdgpu_device *adev, | |
3824 | u32 speed_low, u32 lanes_low, | |
3825 | u32 speed_high, u32 lanes_high) | |
3826 | { | |
3827 | struct ci_power_info *pi = ci_get_pi(adev); | |
3828 | struct ci_single_dpm_table *pcie_table = &pi->dpm_table.pcie_speed_table; | |
3829 | u32 i, j; | |
3830 | ||
3831 | for (i = 0; i < pcie_table->count; i++) { | |
3832 | if ((pcie_table->dpm_levels[i].value < speed_low) || | |
3833 | (pcie_table->dpm_levels[i].param1 < lanes_low) || | |
3834 | (pcie_table->dpm_levels[i].value > speed_high) || | |
3835 | (pcie_table->dpm_levels[i].param1 > lanes_high)) | |
3836 | pcie_table->dpm_levels[i].enabled = false; | |
3837 | else | |
3838 | pcie_table->dpm_levels[i].enabled = true; | |
3839 | } | |
3840 | ||
3841 | for (i = 0; i < pcie_table->count; i++) { | |
3842 | if (pcie_table->dpm_levels[i].enabled) { | |
3843 | for (j = i + 1; j < pcie_table->count; j++) { | |
3844 | if (pcie_table->dpm_levels[j].enabled) { | |
3845 | if ((pcie_table->dpm_levels[i].value == pcie_table->dpm_levels[j].value) && | |
3846 | (pcie_table->dpm_levels[i].param1 == pcie_table->dpm_levels[j].param1)) | |
3847 | pcie_table->dpm_levels[j].enabled = false; | |
3848 | } | |
3849 | } | |
3850 | } | |
3851 | } | |
3852 | } | |
3853 | ||
3854 | static int ci_trim_dpm_states(struct amdgpu_device *adev, | |
3855 | struct amdgpu_ps *amdgpu_state) | |
3856 | { | |
3857 | struct ci_ps *state = ci_get_ps(amdgpu_state); | |
3858 | struct ci_power_info *pi = ci_get_pi(adev); | |
3859 | u32 high_limit_count; | |
3860 | ||
3861 | if (state->performance_level_count < 1) | |
3862 | return -EINVAL; | |
3863 | ||
3864 | if (state->performance_level_count == 1) | |
3865 | high_limit_count = 0; | |
3866 | else | |
3867 | high_limit_count = 1; | |
3868 | ||
3869 | ci_trim_single_dpm_states(adev, | |
3870 | &pi->dpm_table.sclk_table, | |
3871 | state->performance_levels[0].sclk, | |
3872 | state->performance_levels[high_limit_count].sclk); | |
3873 | ||
3874 | ci_trim_single_dpm_states(adev, | |
3875 | &pi->dpm_table.mclk_table, | |
3876 | state->performance_levels[0].mclk, | |
3877 | state->performance_levels[high_limit_count].mclk); | |
3878 | ||
3879 | ci_trim_pcie_dpm_states(adev, | |
3880 | state->performance_levels[0].pcie_gen, | |
3881 | state->performance_levels[0].pcie_lane, | |
3882 | state->performance_levels[high_limit_count].pcie_gen, | |
3883 | state->performance_levels[high_limit_count].pcie_lane); | |
3884 | ||
3885 | return 0; | |
3886 | } | |
3887 | ||
3888 | static int ci_apply_disp_minimum_voltage_request(struct amdgpu_device *adev) | |
3889 | { | |
3890 | struct amdgpu_clock_voltage_dependency_table *disp_voltage_table = | |
3891 | &adev->pm.dpm.dyn_state.vddc_dependency_on_dispclk; | |
3892 | struct amdgpu_clock_voltage_dependency_table *vddc_table = | |
3893 | &adev->pm.dpm.dyn_state.vddc_dependency_on_sclk; | |
3894 | u32 requested_voltage = 0; | |
3895 | u32 i; | |
3896 | ||
3897 | if (disp_voltage_table == NULL) | |
3898 | return -EINVAL; | |
3899 | if (!disp_voltage_table->count) | |
3900 | return -EINVAL; | |
3901 | ||
3902 | for (i = 0; i < disp_voltage_table->count; i++) { | |
3903 | if (adev->clock.current_dispclk == disp_voltage_table->entries[i].clk) | |
3904 | requested_voltage = disp_voltage_table->entries[i].v; | |
3905 | } | |
3906 | ||
3907 | for (i = 0; i < vddc_table->count; i++) { | |
3908 | if (requested_voltage <= vddc_table->entries[i].v) { | |
3909 | requested_voltage = vddc_table->entries[i].v; | |
3910 | return (amdgpu_ci_send_msg_to_smc_with_parameter(adev, | |
3911 | PPSMC_MSG_VddC_Request, | |
3912 | requested_voltage * VOLTAGE_SCALE) == PPSMC_Result_OK) ? | |
3913 | 0 : -EINVAL; | |
3914 | } | |
3915 | } | |
3916 | ||
3917 | return -EINVAL; | |
3918 | } | |
3919 | ||
3920 | static int ci_upload_dpm_level_enable_mask(struct amdgpu_device *adev) | |
3921 | { | |
3922 | struct ci_power_info *pi = ci_get_pi(adev); | |
3923 | PPSMC_Result result; | |
3924 | ||
3925 | ci_apply_disp_minimum_voltage_request(adev); | |
3926 | ||
3927 | if (!pi->sclk_dpm_key_disabled) { | |
3928 | if (pi->dpm_level_enable_mask.sclk_dpm_enable_mask) { | |
3929 | result = amdgpu_ci_send_msg_to_smc_with_parameter(adev, | |
3930 | PPSMC_MSG_SCLKDPM_SetEnabledMask, | |
3931 | pi->dpm_level_enable_mask.sclk_dpm_enable_mask); | |
3932 | if (result != PPSMC_Result_OK) | |
3933 | return -EINVAL; | |
3934 | } | |
3935 | } | |
3936 | ||
3937 | if (!pi->mclk_dpm_key_disabled) { | |
3938 | if (pi->dpm_level_enable_mask.mclk_dpm_enable_mask) { | |
3939 | result = amdgpu_ci_send_msg_to_smc_with_parameter(adev, | |
3940 | PPSMC_MSG_MCLKDPM_SetEnabledMask, | |
3941 | pi->dpm_level_enable_mask.mclk_dpm_enable_mask); | |
3942 | if (result != PPSMC_Result_OK) | |
3943 | return -EINVAL; | |
3944 | } | |
3945 | } | |
3946 | ||
3947 | #if 0 | |
3948 | if (!pi->pcie_dpm_key_disabled) { | |
3949 | if (pi->dpm_level_enable_mask.pcie_dpm_enable_mask) { | |
3950 | result = amdgpu_ci_send_msg_to_smc_with_parameter(adev, | |
3951 | PPSMC_MSG_PCIeDPM_SetEnabledMask, | |
3952 | pi->dpm_level_enable_mask.pcie_dpm_enable_mask); | |
3953 | if (result != PPSMC_Result_OK) | |
3954 | return -EINVAL; | |
3955 | } | |
3956 | } | |
3957 | #endif | |
3958 | ||
3959 | return 0; | |
3960 | } | |
3961 | ||
3962 | static void ci_find_dpm_states_clocks_in_dpm_table(struct amdgpu_device *adev, | |
3963 | struct amdgpu_ps *amdgpu_state) | |
3964 | { | |
3965 | struct ci_power_info *pi = ci_get_pi(adev); | |
3966 | struct ci_ps *state = ci_get_ps(amdgpu_state); | |
3967 | struct ci_single_dpm_table *sclk_table = &pi->dpm_table.sclk_table; | |
3968 | u32 sclk = state->performance_levels[state->performance_level_count-1].sclk; | |
3969 | struct ci_single_dpm_table *mclk_table = &pi->dpm_table.mclk_table; | |
3970 | u32 mclk = state->performance_levels[state->performance_level_count-1].mclk; | |
3971 | u32 i; | |
3972 | ||
3973 | pi->need_update_smu7_dpm_table = 0; | |
3974 | ||
3975 | for (i = 0; i < sclk_table->count; i++) { | |
3976 | if (sclk == sclk_table->dpm_levels[i].value) | |
3977 | break; | |
3978 | } | |
3979 | ||
3980 | if (i >= sclk_table->count) { | |
3981 | pi->need_update_smu7_dpm_table |= DPMTABLE_OD_UPDATE_SCLK; | |
3982 | } else { | |
3983 | /* XXX check display min clock requirements */ | |
3984 | if (CISLAND_MINIMUM_ENGINE_CLOCK != CISLAND_MINIMUM_ENGINE_CLOCK) | |
3985 | pi->need_update_smu7_dpm_table |= DPMTABLE_UPDATE_SCLK; | |
3986 | } | |
3987 | ||
3988 | for (i = 0; i < mclk_table->count; i++) { | |
3989 | if (mclk == mclk_table->dpm_levels[i].value) | |
3990 | break; | |
3991 | } | |
3992 | ||
3993 | if (i >= mclk_table->count) | |
3994 | pi->need_update_smu7_dpm_table |= DPMTABLE_OD_UPDATE_MCLK; | |
3995 | ||
3996 | if (adev->pm.dpm.current_active_crtc_count != | |
3997 | adev->pm.dpm.new_active_crtc_count) | |
3998 | pi->need_update_smu7_dpm_table |= DPMTABLE_UPDATE_MCLK; | |
3999 | } | |
4000 | ||
4001 | static int ci_populate_and_upload_sclk_mclk_dpm_levels(struct amdgpu_device *adev, | |
4002 | struct amdgpu_ps *amdgpu_state) | |
4003 | { | |
4004 | struct ci_power_info *pi = ci_get_pi(adev); | |
4005 | struct ci_ps *state = ci_get_ps(amdgpu_state); | |
4006 | u32 sclk = state->performance_levels[state->performance_level_count-1].sclk; | |
4007 | u32 mclk = state->performance_levels[state->performance_level_count-1].mclk; | |
4008 | struct ci_dpm_table *dpm_table = &pi->dpm_table; | |
4009 | int ret; | |
4010 | ||
4011 | if (!pi->need_update_smu7_dpm_table) | |
4012 | return 0; | |
4013 | ||
4014 | if (pi->need_update_smu7_dpm_table & DPMTABLE_OD_UPDATE_SCLK) | |
4015 | dpm_table->sclk_table.dpm_levels[dpm_table->sclk_table.count-1].value = sclk; | |
4016 | ||
4017 | if (pi->need_update_smu7_dpm_table & DPMTABLE_OD_UPDATE_MCLK) | |
4018 | dpm_table->mclk_table.dpm_levels[dpm_table->mclk_table.count-1].value = mclk; | |
4019 | ||
4020 | if (pi->need_update_smu7_dpm_table & (DPMTABLE_OD_UPDATE_SCLK | DPMTABLE_UPDATE_SCLK)) { | |
4021 | ret = ci_populate_all_graphic_levels(adev); | |
4022 | if (ret) | |
4023 | return ret; | |
4024 | } | |
4025 | ||
4026 | if (pi->need_update_smu7_dpm_table & (DPMTABLE_OD_UPDATE_MCLK | DPMTABLE_UPDATE_MCLK)) { | |
4027 | ret = ci_populate_all_memory_levels(adev); | |
4028 | if (ret) | |
4029 | return ret; | |
4030 | } | |
4031 | ||
4032 | return 0; | |
4033 | } | |
4034 | ||
4035 | static int ci_enable_uvd_dpm(struct amdgpu_device *adev, bool enable) | |
4036 | { | |
4037 | struct ci_power_info *pi = ci_get_pi(adev); | |
4038 | const struct amdgpu_clock_and_voltage_limits *max_limits; | |
4039 | int i; | |
4040 | ||
4041 | if (adev->pm.dpm.ac_power) | |
4042 | max_limits = &adev->pm.dpm.dyn_state.max_clock_voltage_on_ac; | |
4043 | else | |
4044 | max_limits = &adev->pm.dpm.dyn_state.max_clock_voltage_on_dc; | |
4045 | ||
4046 | if (enable) { | |
4047 | pi->dpm_level_enable_mask.uvd_dpm_enable_mask = 0; | |
4048 | ||
4049 | for (i = adev->pm.dpm.dyn_state.uvd_clock_voltage_dependency_table.count - 1; i >= 0; i--) { | |
4050 | if (adev->pm.dpm.dyn_state.uvd_clock_voltage_dependency_table.entries[i].v <= max_limits->vddc) { | |
4051 | pi->dpm_level_enable_mask.uvd_dpm_enable_mask |= 1 << i; | |
4052 | ||
4053 | if (!pi->caps_uvd_dpm) | |
4054 | break; | |
4055 | } | |
4056 | } | |
4057 | ||
4058 | amdgpu_ci_send_msg_to_smc_with_parameter(adev, | |
4059 | PPSMC_MSG_UVDDPM_SetEnabledMask, | |
4060 | pi->dpm_level_enable_mask.uvd_dpm_enable_mask); | |
4061 | ||
4062 | if (pi->last_mclk_dpm_enable_mask & 0x1) { | |
4063 | pi->uvd_enabled = true; | |
4064 | pi->dpm_level_enable_mask.mclk_dpm_enable_mask &= 0xFFFFFFFE; | |
4065 | amdgpu_ci_send_msg_to_smc_with_parameter(adev, | |
4066 | PPSMC_MSG_MCLKDPM_SetEnabledMask, | |
4067 | pi->dpm_level_enable_mask.mclk_dpm_enable_mask); | |
4068 | } | |
4069 | } else { | |
4070 | if (pi->last_mclk_dpm_enable_mask & 0x1) { | |
4071 | pi->uvd_enabled = false; | |
4072 | pi->dpm_level_enable_mask.mclk_dpm_enable_mask |= 1; | |
4073 | amdgpu_ci_send_msg_to_smc_with_parameter(adev, | |
4074 | PPSMC_MSG_MCLKDPM_SetEnabledMask, | |
4075 | pi->dpm_level_enable_mask.mclk_dpm_enable_mask); | |
4076 | } | |
4077 | } | |
4078 | ||
4079 | return (amdgpu_ci_send_msg_to_smc(adev, enable ? | |
4080 | PPSMC_MSG_UVDDPM_Enable : PPSMC_MSG_UVDDPM_Disable) == PPSMC_Result_OK) ? | |
4081 | 0 : -EINVAL; | |
4082 | } | |
4083 | ||
4084 | static int ci_enable_vce_dpm(struct amdgpu_device *adev, bool enable) | |
4085 | { | |
4086 | struct ci_power_info *pi = ci_get_pi(adev); | |
4087 | const struct amdgpu_clock_and_voltage_limits *max_limits; | |
4088 | int i; | |
4089 | ||
4090 | if (adev->pm.dpm.ac_power) | |
4091 | max_limits = &adev->pm.dpm.dyn_state.max_clock_voltage_on_ac; | |
4092 | else | |
4093 | max_limits = &adev->pm.dpm.dyn_state.max_clock_voltage_on_dc; | |
4094 | ||
4095 | if (enable) { | |
4096 | pi->dpm_level_enable_mask.vce_dpm_enable_mask = 0; | |
4097 | for (i = adev->pm.dpm.dyn_state.vce_clock_voltage_dependency_table.count - 1; i >= 0; i--) { | |
4098 | if (adev->pm.dpm.dyn_state.vce_clock_voltage_dependency_table.entries[i].v <= max_limits->vddc) { | |
4099 | pi->dpm_level_enable_mask.vce_dpm_enable_mask |= 1 << i; | |
4100 | ||
4101 | if (!pi->caps_vce_dpm) | |
4102 | break; | |
4103 | } | |
4104 | } | |
4105 | ||
4106 | amdgpu_ci_send_msg_to_smc_with_parameter(adev, | |
4107 | PPSMC_MSG_VCEDPM_SetEnabledMask, | |
4108 | pi->dpm_level_enable_mask.vce_dpm_enable_mask); | |
4109 | } | |
4110 | ||
4111 | return (amdgpu_ci_send_msg_to_smc(adev, enable ? | |
4112 | PPSMC_MSG_VCEDPM_Enable : PPSMC_MSG_VCEDPM_Disable) == PPSMC_Result_OK) ? | |
4113 | 0 : -EINVAL; | |
4114 | } | |
4115 | ||
4116 | #if 0 | |
4117 | static int ci_enable_samu_dpm(struct amdgpu_device *adev, bool enable) | |
4118 | { | |
4119 | struct ci_power_info *pi = ci_get_pi(adev); | |
4120 | const struct amdgpu_clock_and_voltage_limits *max_limits; | |
4121 | int i; | |
4122 | ||
4123 | if (adev->pm.dpm.ac_power) | |
4124 | max_limits = &adev->pm.dpm.dyn_state.max_clock_voltage_on_ac; | |
4125 | else | |
4126 | max_limits = &adev->pm.dpm.dyn_state.max_clock_voltage_on_dc; | |
4127 | ||
4128 | if (enable) { | |
4129 | pi->dpm_level_enable_mask.samu_dpm_enable_mask = 0; | |
4130 | for (i = adev->pm.dpm.dyn_state.samu_clock_voltage_dependency_table.count - 1; i >= 0; i--) { | |
4131 | if (adev->pm.dpm.dyn_state.samu_clock_voltage_dependency_table.entries[i].v <= max_limits->vddc) { | |
4132 | pi->dpm_level_enable_mask.samu_dpm_enable_mask |= 1 << i; | |
4133 | ||
4134 | if (!pi->caps_samu_dpm) | |
4135 | break; | |
4136 | } | |
4137 | } | |
4138 | ||
4139 | amdgpu_ci_send_msg_to_smc_with_parameter(adev, | |
4140 | PPSMC_MSG_SAMUDPM_SetEnabledMask, | |
4141 | pi->dpm_level_enable_mask.samu_dpm_enable_mask); | |
4142 | } | |
4143 | return (amdgpu_ci_send_msg_to_smc(adev, enable ? | |
4144 | PPSMC_MSG_SAMUDPM_Enable : PPSMC_MSG_SAMUDPM_Disable) == PPSMC_Result_OK) ? | |
4145 | 0 : -EINVAL; | |
4146 | } | |
4147 | ||
4148 | static int ci_enable_acp_dpm(struct amdgpu_device *adev, bool enable) | |
4149 | { | |
4150 | struct ci_power_info *pi = ci_get_pi(adev); | |
4151 | const struct amdgpu_clock_and_voltage_limits *max_limits; | |
4152 | int i; | |
4153 | ||
4154 | if (adev->pm.dpm.ac_power) | |
4155 | max_limits = &adev->pm.dpm.dyn_state.max_clock_voltage_on_ac; | |
4156 | else | |
4157 | max_limits = &adev->pm.dpm.dyn_state.max_clock_voltage_on_dc; | |
4158 | ||
4159 | if (enable) { | |
4160 | pi->dpm_level_enable_mask.acp_dpm_enable_mask = 0; | |
4161 | for (i = adev->pm.dpm.dyn_state.acp_clock_voltage_dependency_table.count - 1; i >= 0; i--) { | |
4162 | if (adev->pm.dpm.dyn_state.acp_clock_voltage_dependency_table.entries[i].v <= max_limits->vddc) { | |
4163 | pi->dpm_level_enable_mask.acp_dpm_enable_mask |= 1 << i; | |
4164 | ||
4165 | if (!pi->caps_acp_dpm) | |
4166 | break; | |
4167 | } | |
4168 | } | |
4169 | ||
4170 | amdgpu_ci_send_msg_to_smc_with_parameter(adev, | |
4171 | PPSMC_MSG_ACPDPM_SetEnabledMask, | |
4172 | pi->dpm_level_enable_mask.acp_dpm_enable_mask); | |
4173 | } | |
4174 | ||
4175 | return (amdgpu_ci_send_msg_to_smc(adev, enable ? | |
4176 | PPSMC_MSG_ACPDPM_Enable : PPSMC_MSG_ACPDPM_Disable) == PPSMC_Result_OK) ? | |
4177 | 0 : -EINVAL; | |
4178 | } | |
4179 | #endif | |
4180 | ||
4181 | static int ci_update_uvd_dpm(struct amdgpu_device *adev, bool gate) | |
4182 | { | |
4183 | struct ci_power_info *pi = ci_get_pi(adev); | |
4184 | u32 tmp; | |
4185 | ||
4186 | if (!gate) { | |
4187 | if (pi->caps_uvd_dpm || | |
4188 | (adev->pm.dpm.dyn_state.uvd_clock_voltage_dependency_table.count <= 0)) | |
4189 | pi->smc_state_table.UvdBootLevel = 0; | |
4190 | else | |
4191 | pi->smc_state_table.UvdBootLevel = | |
4192 | adev->pm.dpm.dyn_state.uvd_clock_voltage_dependency_table.count - 1; | |
4193 | ||
4194 | tmp = RREG32_SMC(ixDPM_TABLE_475); | |
4195 | tmp &= ~DPM_TABLE_475__UvdBootLevel_MASK; | |
4196 | tmp |= (pi->smc_state_table.UvdBootLevel << DPM_TABLE_475__UvdBootLevel__SHIFT); | |
4197 | WREG32_SMC(ixDPM_TABLE_475, tmp); | |
4198 | } | |
4199 | ||
4200 | return ci_enable_uvd_dpm(adev, !gate); | |
4201 | } | |
4202 | ||
4203 | static u8 ci_get_vce_boot_level(struct amdgpu_device *adev) | |
4204 | { | |
4205 | u8 i; | |
4206 | u32 min_evclk = 30000; /* ??? */ | |
4207 | struct amdgpu_vce_clock_voltage_dependency_table *table = | |
4208 | &adev->pm.dpm.dyn_state.vce_clock_voltage_dependency_table; | |
4209 | ||
4210 | for (i = 0; i < table->count; i++) { | |
4211 | if (table->entries[i].evclk >= min_evclk) | |
4212 | return i; | |
4213 | } | |
4214 | ||
4215 | return table->count - 1; | |
4216 | } | |
4217 | ||
4218 | static int ci_update_vce_dpm(struct amdgpu_device *adev, | |
4219 | struct amdgpu_ps *amdgpu_new_state, | |
4220 | struct amdgpu_ps *amdgpu_current_state) | |
4221 | { | |
4222 | struct ci_power_info *pi = ci_get_pi(adev); | |
4223 | int ret = 0; | |
4224 | u32 tmp; | |
4225 | ||
4226 | if (amdgpu_current_state->evclk != amdgpu_new_state->evclk) { | |
4227 | if (amdgpu_new_state->evclk) { | |
4228 | /* turn the clocks on when encoding */ | |
5fc3aeeb | 4229 | ret = amdgpu_set_clockgating_state(adev, AMD_IP_BLOCK_TYPE_VCE, |
4230 | AMD_CG_STATE_UNGATE); | |
a2e73f56 AD |
4231 | if (ret) |
4232 | return ret; | |
4233 | ||
4234 | pi->smc_state_table.VceBootLevel = ci_get_vce_boot_level(adev); | |
4235 | tmp = RREG32_SMC(ixDPM_TABLE_475); | |
4236 | tmp &= ~DPM_TABLE_475__VceBootLevel_MASK; | |
4237 | tmp |= (pi->smc_state_table.VceBootLevel << DPM_TABLE_475__VceBootLevel__SHIFT); | |
4238 | WREG32_SMC(ixDPM_TABLE_475, tmp); | |
4239 | ||
4240 | ret = ci_enable_vce_dpm(adev, true); | |
4241 | } else { | |
4242 | /* turn the clocks off when not encoding */ | |
5fc3aeeb | 4243 | ret = amdgpu_set_clockgating_state(adev, AMD_IP_BLOCK_TYPE_VCE, |
4244 | AMD_CG_STATE_GATE); | |
a2e73f56 AD |
4245 | if (ret) |
4246 | return ret; | |
4247 | ||
4248 | ret = ci_enable_vce_dpm(adev, false); | |
4249 | } | |
4250 | } | |
4251 | return ret; | |
4252 | } | |
4253 | ||
4254 | #if 0 | |
4255 | static int ci_update_samu_dpm(struct amdgpu_device *adev, bool gate) | |
4256 | { | |
4257 | return ci_enable_samu_dpm(adev, gate); | |
4258 | } | |
4259 | ||
4260 | static int ci_update_acp_dpm(struct amdgpu_device *adev, bool gate) | |
4261 | { | |
4262 | struct ci_power_info *pi = ci_get_pi(adev); | |
4263 | u32 tmp; | |
4264 | ||
4265 | if (!gate) { | |
4266 | pi->smc_state_table.AcpBootLevel = 0; | |
4267 | ||
4268 | tmp = RREG32_SMC(ixDPM_TABLE_475); | |
4269 | tmp &= ~AcpBootLevel_MASK; | |
4270 | tmp |= AcpBootLevel(pi->smc_state_table.AcpBootLevel); | |
4271 | WREG32_SMC(ixDPM_TABLE_475, tmp); | |
4272 | } | |
4273 | ||
4274 | return ci_enable_acp_dpm(adev, !gate); | |
4275 | } | |
4276 | #endif | |
4277 | ||
4278 | static int ci_generate_dpm_level_enable_mask(struct amdgpu_device *adev, | |
4279 | struct amdgpu_ps *amdgpu_state) | |
4280 | { | |
4281 | struct ci_power_info *pi = ci_get_pi(adev); | |
4282 | int ret; | |
4283 | ||
4284 | ret = ci_trim_dpm_states(adev, amdgpu_state); | |
4285 | if (ret) | |
4286 | return ret; | |
4287 | ||
4288 | pi->dpm_level_enable_mask.sclk_dpm_enable_mask = | |
4289 | ci_get_dpm_level_enable_mask_value(&pi->dpm_table.sclk_table); | |
4290 | pi->dpm_level_enable_mask.mclk_dpm_enable_mask = | |
4291 | ci_get_dpm_level_enable_mask_value(&pi->dpm_table.mclk_table); | |
4292 | pi->last_mclk_dpm_enable_mask = | |
4293 | pi->dpm_level_enable_mask.mclk_dpm_enable_mask; | |
4294 | if (pi->uvd_enabled) { | |
4295 | if (pi->dpm_level_enable_mask.mclk_dpm_enable_mask & 1) | |
4296 | pi->dpm_level_enable_mask.mclk_dpm_enable_mask &= 0xFFFFFFFE; | |
4297 | } | |
4298 | pi->dpm_level_enable_mask.pcie_dpm_enable_mask = | |
4299 | ci_get_dpm_level_enable_mask_value(&pi->dpm_table.pcie_speed_table); | |
4300 | ||
4301 | return 0; | |
4302 | } | |
4303 | ||
4304 | static u32 ci_get_lowest_enabled_level(struct amdgpu_device *adev, | |
4305 | u32 level_mask) | |
4306 | { | |
4307 | u32 level = 0; | |
4308 | ||
4309 | while ((level_mask & (1 << level)) == 0) | |
4310 | level++; | |
4311 | ||
4312 | return level; | |
4313 | } | |
4314 | ||
4315 | ||
4316 | static int ci_dpm_force_performance_level(struct amdgpu_device *adev, | |
4317 | enum amdgpu_dpm_forced_level level) | |
4318 | { | |
4319 | struct ci_power_info *pi = ci_get_pi(adev); | |
4320 | u32 tmp, levels, i; | |
4321 | int ret; | |
4322 | ||
4323 | if (level == AMDGPU_DPM_FORCED_LEVEL_HIGH) { | |
4324 | if ((!pi->pcie_dpm_key_disabled) && | |
4325 | pi->dpm_level_enable_mask.pcie_dpm_enable_mask) { | |
4326 | levels = 0; | |
4327 | tmp = pi->dpm_level_enable_mask.pcie_dpm_enable_mask; | |
4328 | while (tmp >>= 1) | |
4329 | levels++; | |
4330 | if (levels) { | |
4331 | ret = ci_dpm_force_state_pcie(adev, level); | |
4332 | if (ret) | |
4333 | return ret; | |
4334 | for (i = 0; i < adev->usec_timeout; i++) { | |
4335 | tmp = (RREG32_SMC(ixTARGET_AND_CURRENT_PROFILE_INDEX_1) & | |
4336 | TARGET_AND_CURRENT_PROFILE_INDEX_1__CURR_PCIE_INDEX_MASK) >> | |
4337 | TARGET_AND_CURRENT_PROFILE_INDEX_1__CURR_PCIE_INDEX__SHIFT; | |
4338 | if (tmp == levels) | |
4339 | break; | |
4340 | udelay(1); | |
4341 | } | |
4342 | } | |
4343 | } | |
4344 | if ((!pi->sclk_dpm_key_disabled) && | |
4345 | pi->dpm_level_enable_mask.sclk_dpm_enable_mask) { | |
4346 | levels = 0; | |
4347 | tmp = pi->dpm_level_enable_mask.sclk_dpm_enable_mask; | |
4348 | while (tmp >>= 1) | |
4349 | levels++; | |
4350 | if (levels) { | |
4351 | ret = ci_dpm_force_state_sclk(adev, levels); | |
4352 | if (ret) | |
4353 | return ret; | |
4354 | for (i = 0; i < adev->usec_timeout; i++) { | |
4355 | tmp = (RREG32_SMC(ixTARGET_AND_CURRENT_PROFILE_INDEX) & | |
4356 | TARGET_AND_CURRENT_PROFILE_INDEX__CURR_SCLK_INDEX_MASK) >> | |
4357 | TARGET_AND_CURRENT_PROFILE_INDEX__CURR_SCLK_INDEX__SHIFT; | |
4358 | if (tmp == levels) | |
4359 | break; | |
4360 | udelay(1); | |
4361 | } | |
4362 | } | |
4363 | } | |
4364 | if ((!pi->mclk_dpm_key_disabled) && | |
4365 | pi->dpm_level_enable_mask.mclk_dpm_enable_mask) { | |
4366 | levels = 0; | |
4367 | tmp = pi->dpm_level_enable_mask.mclk_dpm_enable_mask; | |
4368 | while (tmp >>= 1) | |
4369 | levels++; | |
4370 | if (levels) { | |
4371 | ret = ci_dpm_force_state_mclk(adev, levels); | |
4372 | if (ret) | |
4373 | return ret; | |
4374 | for (i = 0; i < adev->usec_timeout; i++) { | |
4375 | tmp = (RREG32_SMC(ixTARGET_AND_CURRENT_PROFILE_INDEX) & | |
4376 | TARGET_AND_CURRENT_PROFILE_INDEX__CURR_MCLK_INDEX_MASK) >> | |
4377 | TARGET_AND_CURRENT_PROFILE_INDEX__CURR_MCLK_INDEX__SHIFT; | |
4378 | if (tmp == levels) | |
4379 | break; | |
4380 | udelay(1); | |
4381 | } | |
4382 | } | |
4383 | } | |
4384 | if ((!pi->pcie_dpm_key_disabled) && | |
4385 | pi->dpm_level_enable_mask.pcie_dpm_enable_mask) { | |
4386 | levels = 0; | |
4387 | tmp = pi->dpm_level_enable_mask.pcie_dpm_enable_mask; | |
4388 | while (tmp >>= 1) | |
4389 | levels++; | |
4390 | if (levels) { | |
4391 | ret = ci_dpm_force_state_pcie(adev, level); | |
4392 | if (ret) | |
4393 | return ret; | |
4394 | for (i = 0; i < adev->usec_timeout; i++) { | |
4395 | tmp = (RREG32_SMC(ixTARGET_AND_CURRENT_PROFILE_INDEX_1) & | |
4396 | TARGET_AND_CURRENT_PROFILE_INDEX_1__CURR_PCIE_INDEX_MASK) >> | |
4397 | TARGET_AND_CURRENT_PROFILE_INDEX_1__CURR_PCIE_INDEX__SHIFT; | |
4398 | if (tmp == levels) | |
4399 | break; | |
4400 | udelay(1); | |
4401 | } | |
4402 | } | |
4403 | } | |
4404 | } else if (level == AMDGPU_DPM_FORCED_LEVEL_LOW) { | |
4405 | if ((!pi->sclk_dpm_key_disabled) && | |
4406 | pi->dpm_level_enable_mask.sclk_dpm_enable_mask) { | |
4407 | levels = ci_get_lowest_enabled_level(adev, | |
4408 | pi->dpm_level_enable_mask.sclk_dpm_enable_mask); | |
4409 | ret = ci_dpm_force_state_sclk(adev, levels); | |
4410 | if (ret) | |
4411 | return ret; | |
4412 | for (i = 0; i < adev->usec_timeout; i++) { | |
4413 | tmp = (RREG32_SMC(ixTARGET_AND_CURRENT_PROFILE_INDEX) & | |
4414 | TARGET_AND_CURRENT_PROFILE_INDEX__CURR_SCLK_INDEX_MASK) >> | |
4415 | TARGET_AND_CURRENT_PROFILE_INDEX__CURR_SCLK_INDEX__SHIFT; | |
4416 | if (tmp == levels) | |
4417 | break; | |
4418 | udelay(1); | |
4419 | } | |
4420 | } | |
4421 | if ((!pi->mclk_dpm_key_disabled) && | |
4422 | pi->dpm_level_enable_mask.mclk_dpm_enable_mask) { | |
4423 | levels = ci_get_lowest_enabled_level(adev, | |
4424 | pi->dpm_level_enable_mask.mclk_dpm_enable_mask); | |
4425 | ret = ci_dpm_force_state_mclk(adev, levels); | |
4426 | if (ret) | |
4427 | return ret; | |
4428 | for (i = 0; i < adev->usec_timeout; i++) { | |
4429 | tmp = (RREG32_SMC(ixTARGET_AND_CURRENT_PROFILE_INDEX) & | |
4430 | TARGET_AND_CURRENT_PROFILE_INDEX__CURR_MCLK_INDEX_MASK) >> | |
4431 | TARGET_AND_CURRENT_PROFILE_INDEX__CURR_MCLK_INDEX__SHIFT; | |
4432 | if (tmp == levels) | |
4433 | break; | |
4434 | udelay(1); | |
4435 | } | |
4436 | } | |
4437 | if ((!pi->pcie_dpm_key_disabled) && | |
4438 | pi->dpm_level_enable_mask.pcie_dpm_enable_mask) { | |
4439 | levels = ci_get_lowest_enabled_level(adev, | |
4440 | pi->dpm_level_enable_mask.pcie_dpm_enable_mask); | |
4441 | ret = ci_dpm_force_state_pcie(adev, levels); | |
4442 | if (ret) | |
4443 | return ret; | |
4444 | for (i = 0; i < adev->usec_timeout; i++) { | |
4445 | tmp = (RREG32_SMC(ixTARGET_AND_CURRENT_PROFILE_INDEX_1) & | |
4446 | TARGET_AND_CURRENT_PROFILE_INDEX_1__CURR_PCIE_INDEX_MASK) >> | |
4447 | TARGET_AND_CURRENT_PROFILE_INDEX_1__CURR_PCIE_INDEX__SHIFT; | |
4448 | if (tmp == levels) | |
4449 | break; | |
4450 | udelay(1); | |
4451 | } | |
4452 | } | |
4453 | } else if (level == AMDGPU_DPM_FORCED_LEVEL_AUTO) { | |
4454 | if (!pi->pcie_dpm_key_disabled) { | |
4455 | PPSMC_Result smc_result; | |
4456 | ||
4457 | smc_result = amdgpu_ci_send_msg_to_smc(adev, | |
4458 | PPSMC_MSG_PCIeDPM_UnForceLevel); | |
4459 | if (smc_result != PPSMC_Result_OK) | |
4460 | return -EINVAL; | |
4461 | } | |
4462 | ret = ci_upload_dpm_level_enable_mask(adev); | |
4463 | if (ret) | |
4464 | return ret; | |
4465 | } | |
4466 | ||
4467 | adev->pm.dpm.forced_level = level; | |
4468 | ||
4469 | return 0; | |
4470 | } | |
4471 | ||
4472 | static int ci_set_mc_special_registers(struct amdgpu_device *adev, | |
4473 | struct ci_mc_reg_table *table) | |
4474 | { | |
4475 | u8 i, j, k; | |
4476 | u32 temp_reg; | |
4477 | ||
4478 | for (i = 0, j = table->last; i < table->last; i++) { | |
4479 | if (j >= SMU7_DISCRETE_MC_REGISTER_ARRAY_SIZE) | |
4480 | return -EINVAL; | |
4481 | switch(table->mc_reg_address[i].s1) { | |
4482 | case mmMC_SEQ_MISC1: | |
4483 | temp_reg = RREG32(mmMC_PMG_CMD_EMRS); | |
4484 | table->mc_reg_address[j].s1 = mmMC_PMG_CMD_EMRS; | |
4485 | table->mc_reg_address[j].s0 = mmMC_SEQ_PMG_CMD_EMRS_LP; | |
4486 | for (k = 0; k < table->num_entries; k++) { | |
4487 | table->mc_reg_table_entry[k].mc_data[j] = | |
4488 | ((temp_reg & 0xffff0000)) | ((table->mc_reg_table_entry[k].mc_data[i] & 0xffff0000) >> 16); | |
4489 | } | |
4490 | j++; | |
4491 | if (j >= SMU7_DISCRETE_MC_REGISTER_ARRAY_SIZE) | |
4492 | return -EINVAL; | |
4493 | ||
4494 | temp_reg = RREG32(mmMC_PMG_CMD_MRS); | |
4495 | table->mc_reg_address[j].s1 = mmMC_PMG_CMD_MRS; | |
4496 | table->mc_reg_address[j].s0 = mmMC_SEQ_PMG_CMD_MRS_LP; | |
4497 | for (k = 0; k < table->num_entries; k++) { | |
4498 | table->mc_reg_table_entry[k].mc_data[j] = | |
4499 | (temp_reg & 0xffff0000) | (table->mc_reg_table_entry[k].mc_data[i] & 0x0000ffff); | |
81c59f54 | 4500 | if (adev->mc.vram_type != AMDGPU_VRAM_TYPE_GDDR5) |
a2e73f56 AD |
4501 | table->mc_reg_table_entry[k].mc_data[j] |= 0x100; |
4502 | } | |
4503 | j++; | |
4504 | if (j > SMU7_DISCRETE_MC_REGISTER_ARRAY_SIZE) | |
4505 | return -EINVAL; | |
4506 | ||
81c59f54 | 4507 | if (adev->mc.vram_type != AMDGPU_VRAM_TYPE_GDDR5) { |
a2e73f56 AD |
4508 | table->mc_reg_address[j].s1 = mmMC_PMG_AUTO_CMD; |
4509 | table->mc_reg_address[j].s0 = mmMC_PMG_AUTO_CMD; | |
4510 | for (k = 0; k < table->num_entries; k++) { | |
4511 | table->mc_reg_table_entry[k].mc_data[j] = | |
4512 | (table->mc_reg_table_entry[k].mc_data[i] & 0xffff0000) >> 16; | |
4513 | } | |
4514 | j++; | |
4515 | if (j > SMU7_DISCRETE_MC_REGISTER_ARRAY_SIZE) | |
4516 | return -EINVAL; | |
4517 | } | |
4518 | break; | |
4519 | case mmMC_SEQ_RESERVE_M: | |
4520 | temp_reg = RREG32(mmMC_PMG_CMD_MRS1); | |
4521 | table->mc_reg_address[j].s1 = mmMC_PMG_CMD_MRS1; | |
4522 | table->mc_reg_address[j].s0 = mmMC_SEQ_PMG_CMD_MRS1_LP; | |
4523 | for (k = 0; k < table->num_entries; k++) { | |
4524 | table->mc_reg_table_entry[k].mc_data[j] = | |
4525 | (temp_reg & 0xffff0000) | (table->mc_reg_table_entry[k].mc_data[i] & 0x0000ffff); | |
4526 | } | |
4527 | j++; | |
4528 | if (j > SMU7_DISCRETE_MC_REGISTER_ARRAY_SIZE) | |
4529 | return -EINVAL; | |
4530 | break; | |
4531 | default: | |
4532 | break; | |
4533 | } | |
4534 | ||
4535 | } | |
4536 | ||
4537 | table->last = j; | |
4538 | ||
4539 | return 0; | |
4540 | } | |
4541 | ||
4542 | static bool ci_check_s0_mc_reg_index(u16 in_reg, u16 *out_reg) | |
4543 | { | |
4544 | bool result = true; | |
4545 | ||
4546 | switch(in_reg) { | |
4547 | case mmMC_SEQ_RAS_TIMING: | |
4548 | *out_reg = mmMC_SEQ_RAS_TIMING_LP; | |
4549 | break; | |
4550 | case mmMC_SEQ_DLL_STBY: | |
4551 | *out_reg = mmMC_SEQ_DLL_STBY_LP; | |
4552 | break; | |
4553 | case mmMC_SEQ_G5PDX_CMD0: | |
4554 | *out_reg = mmMC_SEQ_G5PDX_CMD0_LP; | |
4555 | break; | |
4556 | case mmMC_SEQ_G5PDX_CMD1: | |
4557 | *out_reg = mmMC_SEQ_G5PDX_CMD1_LP; | |
4558 | break; | |
4559 | case mmMC_SEQ_G5PDX_CTRL: | |
4560 | *out_reg = mmMC_SEQ_G5PDX_CTRL_LP; | |
4561 | break; | |
4562 | case mmMC_SEQ_CAS_TIMING: | |
4563 | *out_reg = mmMC_SEQ_CAS_TIMING_LP; | |
4564 | break; | |
4565 | case mmMC_SEQ_MISC_TIMING: | |
4566 | *out_reg = mmMC_SEQ_MISC_TIMING_LP; | |
4567 | break; | |
4568 | case mmMC_SEQ_MISC_TIMING2: | |
4569 | *out_reg = mmMC_SEQ_MISC_TIMING2_LP; | |
4570 | break; | |
4571 | case mmMC_SEQ_PMG_DVS_CMD: | |
4572 | *out_reg = mmMC_SEQ_PMG_DVS_CMD_LP; | |
4573 | break; | |
4574 | case mmMC_SEQ_PMG_DVS_CTL: | |
4575 | *out_reg = mmMC_SEQ_PMG_DVS_CTL_LP; | |
4576 | break; | |
4577 | case mmMC_SEQ_RD_CTL_D0: | |
4578 | *out_reg = mmMC_SEQ_RD_CTL_D0_LP; | |
4579 | break; | |
4580 | case mmMC_SEQ_RD_CTL_D1: | |
4581 | *out_reg = mmMC_SEQ_RD_CTL_D1_LP; | |
4582 | break; | |
4583 | case mmMC_SEQ_WR_CTL_D0: | |
4584 | *out_reg = mmMC_SEQ_WR_CTL_D0_LP; | |
4585 | break; | |
4586 | case mmMC_SEQ_WR_CTL_D1: | |
4587 | *out_reg = mmMC_SEQ_WR_CTL_D1_LP; | |
4588 | break; | |
4589 | case mmMC_PMG_CMD_EMRS: | |
4590 | *out_reg = mmMC_SEQ_PMG_CMD_EMRS_LP; | |
4591 | break; | |
4592 | case mmMC_PMG_CMD_MRS: | |
4593 | *out_reg = mmMC_SEQ_PMG_CMD_MRS_LP; | |
4594 | break; | |
4595 | case mmMC_PMG_CMD_MRS1: | |
4596 | *out_reg = mmMC_SEQ_PMG_CMD_MRS1_LP; | |
4597 | break; | |
4598 | case mmMC_SEQ_PMG_TIMING: | |
4599 | *out_reg = mmMC_SEQ_PMG_TIMING_LP; | |
4600 | break; | |
4601 | case mmMC_PMG_CMD_MRS2: | |
4602 | *out_reg = mmMC_SEQ_PMG_CMD_MRS2_LP; | |
4603 | break; | |
4604 | case mmMC_SEQ_WR_CTL_2: | |
4605 | *out_reg = mmMC_SEQ_WR_CTL_2_LP; | |
4606 | break; | |
4607 | default: | |
4608 | result = false; | |
4609 | break; | |
4610 | } | |
4611 | ||
4612 | return result; | |
4613 | } | |
4614 | ||
4615 | static void ci_set_valid_flag(struct ci_mc_reg_table *table) | |
4616 | { | |
4617 | u8 i, j; | |
4618 | ||
4619 | for (i = 0; i < table->last; i++) { | |
4620 | for (j = 1; j < table->num_entries; j++) { | |
4621 | if (table->mc_reg_table_entry[j-1].mc_data[i] != | |
4622 | table->mc_reg_table_entry[j].mc_data[i]) { | |
4623 | table->valid_flag |= 1 << i; | |
4624 | break; | |
4625 | } | |
4626 | } | |
4627 | } | |
4628 | } | |
4629 | ||
4630 | static void ci_set_s0_mc_reg_index(struct ci_mc_reg_table *table) | |
4631 | { | |
4632 | u32 i; | |
4633 | u16 address; | |
4634 | ||
4635 | for (i = 0; i < table->last; i++) { | |
4636 | table->mc_reg_address[i].s0 = | |
4637 | ci_check_s0_mc_reg_index(table->mc_reg_address[i].s1, &address) ? | |
4638 | address : table->mc_reg_address[i].s1; | |
4639 | } | |
4640 | } | |
4641 | ||
4642 | static int ci_copy_vbios_mc_reg_table(const struct atom_mc_reg_table *table, | |
4643 | struct ci_mc_reg_table *ci_table) | |
4644 | { | |
4645 | u8 i, j; | |
4646 | ||
4647 | if (table->last > SMU7_DISCRETE_MC_REGISTER_ARRAY_SIZE) | |
4648 | return -EINVAL; | |
4649 | if (table->num_entries > MAX_AC_TIMING_ENTRIES) | |
4650 | return -EINVAL; | |
4651 | ||
4652 | for (i = 0; i < table->last; i++) | |
4653 | ci_table->mc_reg_address[i].s1 = table->mc_reg_address[i].s1; | |
4654 | ||
4655 | ci_table->last = table->last; | |
4656 | ||
4657 | for (i = 0; i < table->num_entries; i++) { | |
4658 | ci_table->mc_reg_table_entry[i].mclk_max = | |
4659 | table->mc_reg_table_entry[i].mclk_max; | |
4660 | for (j = 0; j < table->last; j++) | |
4661 | ci_table->mc_reg_table_entry[i].mc_data[j] = | |
4662 | table->mc_reg_table_entry[i].mc_data[j]; | |
4663 | } | |
4664 | ci_table->num_entries = table->num_entries; | |
4665 | ||
4666 | return 0; | |
4667 | } | |
4668 | ||
4669 | static int ci_register_patching_mc_seq(struct amdgpu_device *adev, | |
4670 | struct ci_mc_reg_table *table) | |
4671 | { | |
4672 | u8 i, k; | |
4673 | u32 tmp; | |
4674 | bool patch; | |
4675 | ||
4676 | tmp = RREG32(mmMC_SEQ_MISC0); | |
4677 | patch = ((tmp & 0x0000f00) == 0x300) ? true : false; | |
4678 | ||
4679 | if (patch && | |
4680 | ((adev->pdev->device == 0x67B0) || | |
4681 | (adev->pdev->device == 0x67B1))) { | |
4682 | for (i = 0; i < table->last; i++) { | |
4683 | if (table->last >= SMU7_DISCRETE_MC_REGISTER_ARRAY_SIZE) | |
4684 | return -EINVAL; | |
4685 | switch (table->mc_reg_address[i].s1) { | |
4686 | case mmMC_SEQ_MISC1: | |
4687 | for (k = 0; k < table->num_entries; k++) { | |
4688 | if ((table->mc_reg_table_entry[k].mclk_max == 125000) || | |
4689 | (table->mc_reg_table_entry[k].mclk_max == 137500)) | |
4690 | table->mc_reg_table_entry[k].mc_data[i] = | |
4691 | (table->mc_reg_table_entry[k].mc_data[i] & 0xFFFFFFF8) | | |
4692 | 0x00000007; | |
4693 | } | |
4694 | break; | |
4695 | case mmMC_SEQ_WR_CTL_D0: | |
4696 | for (k = 0; k < table->num_entries; k++) { | |
4697 | if ((table->mc_reg_table_entry[k].mclk_max == 125000) || | |
4698 | (table->mc_reg_table_entry[k].mclk_max == 137500)) | |
4699 | table->mc_reg_table_entry[k].mc_data[i] = | |
4700 | (table->mc_reg_table_entry[k].mc_data[i] & 0xFFFF0F00) | | |
4701 | 0x0000D0DD; | |
4702 | } | |
4703 | break; | |
4704 | case mmMC_SEQ_WR_CTL_D1: | |
4705 | for (k = 0; k < table->num_entries; k++) { | |
4706 | if ((table->mc_reg_table_entry[k].mclk_max == 125000) || | |
4707 | (table->mc_reg_table_entry[k].mclk_max == 137500)) | |
4708 | table->mc_reg_table_entry[k].mc_data[i] = | |
4709 | (table->mc_reg_table_entry[k].mc_data[i] & 0xFFFF0F00) | | |
4710 | 0x0000D0DD; | |
4711 | } | |
4712 | break; | |
4713 | case mmMC_SEQ_WR_CTL_2: | |
4714 | for (k = 0; k < table->num_entries; k++) { | |
4715 | if ((table->mc_reg_table_entry[k].mclk_max == 125000) || | |
4716 | (table->mc_reg_table_entry[k].mclk_max == 137500)) | |
4717 | table->mc_reg_table_entry[k].mc_data[i] = 0; | |
4718 | } | |
4719 | break; | |
4720 | case mmMC_SEQ_CAS_TIMING: | |
4721 | for (k = 0; k < table->num_entries; k++) { | |
4722 | if (table->mc_reg_table_entry[k].mclk_max == 125000) | |
4723 | table->mc_reg_table_entry[k].mc_data[i] = | |
4724 | (table->mc_reg_table_entry[k].mc_data[i] & 0xFFE0FE0F) | | |
4725 | 0x000C0140; | |
4726 | else if (table->mc_reg_table_entry[k].mclk_max == 137500) | |
4727 | table->mc_reg_table_entry[k].mc_data[i] = | |
4728 | (table->mc_reg_table_entry[k].mc_data[i] & 0xFFE0FE0F) | | |
4729 | 0x000C0150; | |
4730 | } | |
4731 | break; | |
4732 | case mmMC_SEQ_MISC_TIMING: | |
4733 | for (k = 0; k < table->num_entries; k++) { | |
4734 | if (table->mc_reg_table_entry[k].mclk_max == 125000) | |
4735 | table->mc_reg_table_entry[k].mc_data[i] = | |
4736 | (table->mc_reg_table_entry[k].mc_data[i] & 0xFFFFFFE0) | | |
4737 | 0x00000030; | |
4738 | else if (table->mc_reg_table_entry[k].mclk_max == 137500) | |
4739 | table->mc_reg_table_entry[k].mc_data[i] = | |
4740 | (table->mc_reg_table_entry[k].mc_data[i] & 0xFFFFFFE0) | | |
4741 | 0x00000035; | |
4742 | } | |
4743 | break; | |
4744 | default: | |
4745 | break; | |
4746 | } | |
4747 | } | |
4748 | ||
4749 | WREG32(mmMC_SEQ_IO_DEBUG_INDEX, 3); | |
4750 | tmp = RREG32(mmMC_SEQ_IO_DEBUG_DATA); | |
4751 | tmp = (tmp & 0xFFF8FFFF) | (1 << 16); | |
4752 | WREG32(mmMC_SEQ_IO_DEBUG_INDEX, 3); | |
4753 | WREG32(mmMC_SEQ_IO_DEBUG_DATA, tmp); | |
4754 | } | |
4755 | ||
4756 | return 0; | |
4757 | } | |
4758 | ||
4759 | static int ci_initialize_mc_reg_table(struct amdgpu_device *adev) | |
4760 | { | |
4761 | struct ci_power_info *pi = ci_get_pi(adev); | |
4762 | struct atom_mc_reg_table *table; | |
4763 | struct ci_mc_reg_table *ci_table = &pi->mc_reg_table; | |
4764 | u8 module_index = ci_get_memory_module_index(adev); | |
4765 | int ret; | |
4766 | ||
4767 | table = kzalloc(sizeof(struct atom_mc_reg_table), GFP_KERNEL); | |
4768 | if (!table) | |
4769 | return -ENOMEM; | |
4770 | ||
4771 | WREG32(mmMC_SEQ_RAS_TIMING_LP, RREG32(mmMC_SEQ_RAS_TIMING)); | |
4772 | WREG32(mmMC_SEQ_CAS_TIMING_LP, RREG32(mmMC_SEQ_CAS_TIMING)); | |
4773 | WREG32(mmMC_SEQ_DLL_STBY_LP, RREG32(mmMC_SEQ_DLL_STBY)); | |
4774 | WREG32(mmMC_SEQ_G5PDX_CMD0_LP, RREG32(mmMC_SEQ_G5PDX_CMD0)); | |
4775 | WREG32(mmMC_SEQ_G5PDX_CMD1_LP, RREG32(mmMC_SEQ_G5PDX_CMD1)); | |
4776 | WREG32(mmMC_SEQ_G5PDX_CTRL_LP, RREG32(mmMC_SEQ_G5PDX_CTRL)); | |
4777 | WREG32(mmMC_SEQ_PMG_DVS_CMD_LP, RREG32(mmMC_SEQ_PMG_DVS_CMD)); | |
4778 | WREG32(mmMC_SEQ_PMG_DVS_CTL_LP, RREG32(mmMC_SEQ_PMG_DVS_CTL)); | |
4779 | WREG32(mmMC_SEQ_MISC_TIMING_LP, RREG32(mmMC_SEQ_MISC_TIMING)); | |
4780 | WREG32(mmMC_SEQ_MISC_TIMING2_LP, RREG32(mmMC_SEQ_MISC_TIMING2)); | |
4781 | WREG32(mmMC_SEQ_PMG_CMD_EMRS_LP, RREG32(mmMC_PMG_CMD_EMRS)); | |
4782 | WREG32(mmMC_SEQ_PMG_CMD_MRS_LP, RREG32(mmMC_PMG_CMD_MRS)); | |
4783 | WREG32(mmMC_SEQ_PMG_CMD_MRS1_LP, RREG32(mmMC_PMG_CMD_MRS1)); | |
4784 | WREG32(mmMC_SEQ_WR_CTL_D0_LP, RREG32(mmMC_SEQ_WR_CTL_D0)); | |
4785 | WREG32(mmMC_SEQ_WR_CTL_D1_LP, RREG32(mmMC_SEQ_WR_CTL_D1)); | |
4786 | WREG32(mmMC_SEQ_RD_CTL_D0_LP, RREG32(mmMC_SEQ_RD_CTL_D0)); | |
4787 | WREG32(mmMC_SEQ_RD_CTL_D1_LP, RREG32(mmMC_SEQ_RD_CTL_D1)); | |
4788 | WREG32(mmMC_SEQ_PMG_TIMING_LP, RREG32(mmMC_SEQ_PMG_TIMING)); | |
4789 | WREG32(mmMC_SEQ_PMG_CMD_MRS2_LP, RREG32(mmMC_PMG_CMD_MRS2)); | |
4790 | WREG32(mmMC_SEQ_WR_CTL_2_LP, RREG32(mmMC_SEQ_WR_CTL_2)); | |
4791 | ||
4792 | ret = amdgpu_atombios_init_mc_reg_table(adev, module_index, table); | |
4793 | if (ret) | |
4794 | goto init_mc_done; | |
4795 | ||
4796 | ret = ci_copy_vbios_mc_reg_table(table, ci_table); | |
4797 | if (ret) | |
4798 | goto init_mc_done; | |
4799 | ||
4800 | ci_set_s0_mc_reg_index(ci_table); | |
4801 | ||
4802 | ret = ci_register_patching_mc_seq(adev, ci_table); | |
4803 | if (ret) | |
4804 | goto init_mc_done; | |
4805 | ||
4806 | ret = ci_set_mc_special_registers(adev, ci_table); | |
4807 | if (ret) | |
4808 | goto init_mc_done; | |
4809 | ||
4810 | ci_set_valid_flag(ci_table); | |
4811 | ||
4812 | init_mc_done: | |
4813 | kfree(table); | |
4814 | ||
4815 | return ret; | |
4816 | } | |
4817 | ||
4818 | static int ci_populate_mc_reg_addresses(struct amdgpu_device *adev, | |
4819 | SMU7_Discrete_MCRegisters *mc_reg_table) | |
4820 | { | |
4821 | struct ci_power_info *pi = ci_get_pi(adev); | |
4822 | u32 i, j; | |
4823 | ||
4824 | for (i = 0, j = 0; j < pi->mc_reg_table.last; j++) { | |
4825 | if (pi->mc_reg_table.valid_flag & (1 << j)) { | |
4826 | if (i >= SMU7_DISCRETE_MC_REGISTER_ARRAY_SIZE) | |
4827 | return -EINVAL; | |
4828 | mc_reg_table->address[i].s0 = cpu_to_be16(pi->mc_reg_table.mc_reg_address[j].s0); | |
4829 | mc_reg_table->address[i].s1 = cpu_to_be16(pi->mc_reg_table.mc_reg_address[j].s1); | |
4830 | i++; | |
4831 | } | |
4832 | } | |
4833 | ||
4834 | mc_reg_table->last = (u8)i; | |
4835 | ||
4836 | return 0; | |
4837 | } | |
4838 | ||
4839 | static void ci_convert_mc_registers(const struct ci_mc_reg_entry *entry, | |
4840 | SMU7_Discrete_MCRegisterSet *data, | |
4841 | u32 num_entries, u32 valid_flag) | |
4842 | { | |
4843 | u32 i, j; | |
4844 | ||
4845 | for (i = 0, j = 0; j < num_entries; j++) { | |
4846 | if (valid_flag & (1 << j)) { | |
4847 | data->value[i] = cpu_to_be32(entry->mc_data[j]); | |
4848 | i++; | |
4849 | } | |
4850 | } | |
4851 | } | |
4852 | ||
4853 | static void ci_convert_mc_reg_table_entry_to_smc(struct amdgpu_device *adev, | |
4854 | const u32 memory_clock, | |
4855 | SMU7_Discrete_MCRegisterSet *mc_reg_table_data) | |
4856 | { | |
4857 | struct ci_power_info *pi = ci_get_pi(adev); | |
4858 | u32 i = 0; | |
4859 | ||
4860 | for(i = 0; i < pi->mc_reg_table.num_entries; i++) { | |
4861 | if (memory_clock <= pi->mc_reg_table.mc_reg_table_entry[i].mclk_max) | |
4862 | break; | |
4863 | } | |
4864 | ||
4865 | if ((i == pi->mc_reg_table.num_entries) && (i > 0)) | |
4866 | --i; | |
4867 | ||
4868 | ci_convert_mc_registers(&pi->mc_reg_table.mc_reg_table_entry[i], | |
4869 | mc_reg_table_data, pi->mc_reg_table.last, | |
4870 | pi->mc_reg_table.valid_flag); | |
4871 | } | |
4872 | ||
4873 | static void ci_convert_mc_reg_table_to_smc(struct amdgpu_device *adev, | |
4874 | SMU7_Discrete_MCRegisters *mc_reg_table) | |
4875 | { | |
4876 | struct ci_power_info *pi = ci_get_pi(adev); | |
4877 | u32 i; | |
4878 | ||
4879 | for (i = 0; i < pi->dpm_table.mclk_table.count; i++) | |
4880 | ci_convert_mc_reg_table_entry_to_smc(adev, | |
4881 | pi->dpm_table.mclk_table.dpm_levels[i].value, | |
4882 | &mc_reg_table->data[i]); | |
4883 | } | |
4884 | ||
4885 | static int ci_populate_initial_mc_reg_table(struct amdgpu_device *adev) | |
4886 | { | |
4887 | struct ci_power_info *pi = ci_get_pi(adev); | |
4888 | int ret; | |
4889 | ||
4890 | memset(&pi->smc_mc_reg_table, 0, sizeof(SMU7_Discrete_MCRegisters)); | |
4891 | ||
4892 | ret = ci_populate_mc_reg_addresses(adev, &pi->smc_mc_reg_table); | |
4893 | if (ret) | |
4894 | return ret; | |
4895 | ci_convert_mc_reg_table_to_smc(adev, &pi->smc_mc_reg_table); | |
4896 | ||
4897 | return amdgpu_ci_copy_bytes_to_smc(adev, | |
4898 | pi->mc_reg_table_start, | |
4899 | (u8 *)&pi->smc_mc_reg_table, | |
4900 | sizeof(SMU7_Discrete_MCRegisters), | |
4901 | pi->sram_end); | |
4902 | } | |
4903 | ||
4904 | static int ci_update_and_upload_mc_reg_table(struct amdgpu_device *adev) | |
4905 | { | |
4906 | struct ci_power_info *pi = ci_get_pi(adev); | |
4907 | ||
4908 | if (!(pi->need_update_smu7_dpm_table & DPMTABLE_OD_UPDATE_MCLK)) | |
4909 | return 0; | |
4910 | ||
4911 | memset(&pi->smc_mc_reg_table, 0, sizeof(SMU7_Discrete_MCRegisters)); | |
4912 | ||
4913 | ci_convert_mc_reg_table_to_smc(adev, &pi->smc_mc_reg_table); | |
4914 | ||
4915 | return amdgpu_ci_copy_bytes_to_smc(adev, | |
4916 | pi->mc_reg_table_start + | |
4917 | offsetof(SMU7_Discrete_MCRegisters, data[0]), | |
4918 | (u8 *)&pi->smc_mc_reg_table.data[0], | |
4919 | sizeof(SMU7_Discrete_MCRegisterSet) * | |
4920 | pi->dpm_table.mclk_table.count, | |
4921 | pi->sram_end); | |
4922 | } | |
4923 | ||
4924 | static void ci_enable_voltage_control(struct amdgpu_device *adev) | |
4925 | { | |
4926 | u32 tmp = RREG32_SMC(ixGENERAL_PWRMGT); | |
4927 | ||
4928 | tmp |= GENERAL_PWRMGT__VOLT_PWRMGT_EN_MASK; | |
4929 | WREG32_SMC(ixGENERAL_PWRMGT, tmp); | |
4930 | } | |
4931 | ||
4932 | static enum amdgpu_pcie_gen ci_get_maximum_link_speed(struct amdgpu_device *adev, | |
4933 | struct amdgpu_ps *amdgpu_state) | |
4934 | { | |
4935 | struct ci_ps *state = ci_get_ps(amdgpu_state); | |
4936 | int i; | |
4937 | u16 pcie_speed, max_speed = 0; | |
4938 | ||
4939 | for (i = 0; i < state->performance_level_count; i++) { | |
4940 | pcie_speed = state->performance_levels[i].pcie_gen; | |
4941 | if (max_speed < pcie_speed) | |
4942 | max_speed = pcie_speed; | |
4943 | } | |
4944 | ||
4945 | return max_speed; | |
4946 | } | |
4947 | ||
4948 | static u16 ci_get_current_pcie_speed(struct amdgpu_device *adev) | |
4949 | { | |
4950 | u32 speed_cntl = 0; | |
4951 | ||
4952 | speed_cntl = RREG32_PCIE(ixPCIE_LC_SPEED_CNTL) & | |
4953 | PCIE_LC_SPEED_CNTL__LC_CURRENT_DATA_RATE_MASK; | |
4954 | speed_cntl >>= PCIE_LC_SPEED_CNTL__LC_CURRENT_DATA_RATE__SHIFT; | |
4955 | ||
4956 | return (u16)speed_cntl; | |
4957 | } | |
4958 | ||
4959 | static int ci_get_current_pcie_lane_number(struct amdgpu_device *adev) | |
4960 | { | |
4961 | u32 link_width = 0; | |
4962 | ||
4963 | link_width = RREG32_PCIE(ixPCIE_LC_LINK_WIDTH_CNTL) & | |
4964 | PCIE_LC_LINK_WIDTH_CNTL__LC_LINK_WIDTH_RD_MASK; | |
4965 | link_width >>= PCIE_LC_LINK_WIDTH_CNTL__LC_LINK_WIDTH_RD__SHIFT; | |
4966 | ||
4967 | switch (link_width) { | |
4968 | case 1: | |
4969 | return 1; | |
4970 | case 2: | |
4971 | return 2; | |
4972 | case 3: | |
4973 | return 4; | |
4974 | case 4: | |
4975 | return 8; | |
4976 | case 0: | |
4977 | case 6: | |
4978 | default: | |
4979 | return 16; | |
4980 | } | |
4981 | } | |
4982 | ||
4983 | static void ci_request_link_speed_change_before_state_change(struct amdgpu_device *adev, | |
4984 | struct amdgpu_ps *amdgpu_new_state, | |
4985 | struct amdgpu_ps *amdgpu_current_state) | |
4986 | { | |
4987 | struct ci_power_info *pi = ci_get_pi(adev); | |
4988 | enum amdgpu_pcie_gen target_link_speed = | |
4989 | ci_get_maximum_link_speed(adev, amdgpu_new_state); | |
4990 | enum amdgpu_pcie_gen current_link_speed; | |
4991 | ||
4992 | if (pi->force_pcie_gen == AMDGPU_PCIE_GEN_INVALID) | |
4993 | current_link_speed = ci_get_maximum_link_speed(adev, amdgpu_current_state); | |
4994 | else | |
4995 | current_link_speed = pi->force_pcie_gen; | |
4996 | ||
4997 | pi->force_pcie_gen = AMDGPU_PCIE_GEN_INVALID; | |
4998 | pi->pspp_notify_required = false; | |
4999 | if (target_link_speed > current_link_speed) { | |
5000 | switch (target_link_speed) { | |
5001 | #ifdef CONFIG_ACPI | |
5002 | case AMDGPU_PCIE_GEN3: | |
5003 | if (amdgpu_acpi_pcie_performance_request(adev, PCIE_PERF_REQ_PECI_GEN3, false) == 0) | |
5004 | break; | |
5005 | pi->force_pcie_gen = AMDGPU_PCIE_GEN2; | |
5006 | if (current_link_speed == AMDGPU_PCIE_GEN2) | |
5007 | break; | |
5008 | case AMDGPU_PCIE_GEN2: | |
5009 | if (amdgpu_acpi_pcie_performance_request(adev, PCIE_PERF_REQ_PECI_GEN2, false) == 0) | |
5010 | break; | |
5011 | #endif | |
5012 | default: | |
5013 | pi->force_pcie_gen = ci_get_current_pcie_speed(adev); | |
5014 | break; | |
5015 | } | |
5016 | } else { | |
5017 | if (target_link_speed < current_link_speed) | |
5018 | pi->pspp_notify_required = true; | |
5019 | } | |
5020 | } | |
5021 | ||
5022 | static void ci_notify_link_speed_change_after_state_change(struct amdgpu_device *adev, | |
5023 | struct amdgpu_ps *amdgpu_new_state, | |
5024 | struct amdgpu_ps *amdgpu_current_state) | |
5025 | { | |
5026 | struct ci_power_info *pi = ci_get_pi(adev); | |
5027 | enum amdgpu_pcie_gen target_link_speed = | |
5028 | ci_get_maximum_link_speed(adev, amdgpu_new_state); | |
5029 | u8 request; | |
5030 | ||
5031 | if (pi->pspp_notify_required) { | |
5032 | if (target_link_speed == AMDGPU_PCIE_GEN3) | |
5033 | request = PCIE_PERF_REQ_PECI_GEN3; | |
5034 | else if (target_link_speed == AMDGPU_PCIE_GEN2) | |
5035 | request = PCIE_PERF_REQ_PECI_GEN2; | |
5036 | else | |
5037 | request = PCIE_PERF_REQ_PECI_GEN1; | |
5038 | ||
5039 | if ((request == PCIE_PERF_REQ_PECI_GEN1) && | |
5040 | (ci_get_current_pcie_speed(adev) > 0)) | |
5041 | return; | |
5042 | ||
5043 | #ifdef CONFIG_ACPI | |
5044 | amdgpu_acpi_pcie_performance_request(adev, request, false); | |
5045 | #endif | |
5046 | } | |
5047 | } | |
5048 | ||
5049 | static int ci_set_private_data_variables_based_on_pptable(struct amdgpu_device *adev) | |
5050 | { | |
5051 | struct ci_power_info *pi = ci_get_pi(adev); | |
5052 | struct amdgpu_clock_voltage_dependency_table *allowed_sclk_vddc_table = | |
5053 | &adev->pm.dpm.dyn_state.vddc_dependency_on_sclk; | |
5054 | struct amdgpu_clock_voltage_dependency_table *allowed_mclk_vddc_table = | |
5055 | &adev->pm.dpm.dyn_state.vddc_dependency_on_mclk; | |
5056 | struct amdgpu_clock_voltage_dependency_table *allowed_mclk_vddci_table = | |
5057 | &adev->pm.dpm.dyn_state.vddci_dependency_on_mclk; | |
5058 | ||
5059 | if (allowed_sclk_vddc_table == NULL) | |
5060 | return -EINVAL; | |
5061 | if (allowed_sclk_vddc_table->count < 1) | |
5062 | return -EINVAL; | |
5063 | if (allowed_mclk_vddc_table == NULL) | |
5064 | return -EINVAL; | |
5065 | if (allowed_mclk_vddc_table->count < 1) | |
5066 | return -EINVAL; | |
5067 | if (allowed_mclk_vddci_table == NULL) | |
5068 | return -EINVAL; | |
5069 | if (allowed_mclk_vddci_table->count < 1) | |
5070 | return -EINVAL; | |
5071 | ||
5072 | pi->min_vddc_in_pp_table = allowed_sclk_vddc_table->entries[0].v; | |
5073 | pi->max_vddc_in_pp_table = | |
5074 | allowed_sclk_vddc_table->entries[allowed_sclk_vddc_table->count - 1].v; | |
5075 | ||
5076 | pi->min_vddci_in_pp_table = allowed_mclk_vddci_table->entries[0].v; | |
5077 | pi->max_vddci_in_pp_table = | |
5078 | allowed_mclk_vddci_table->entries[allowed_mclk_vddci_table->count - 1].v; | |
5079 | ||
5080 | adev->pm.dpm.dyn_state.max_clock_voltage_on_ac.sclk = | |
5081 | allowed_sclk_vddc_table->entries[allowed_sclk_vddc_table->count - 1].clk; | |
5082 | adev->pm.dpm.dyn_state.max_clock_voltage_on_ac.mclk = | |
5083 | allowed_mclk_vddc_table->entries[allowed_sclk_vddc_table->count - 1].clk; | |
5084 | adev->pm.dpm.dyn_state.max_clock_voltage_on_ac.vddc = | |
5085 | allowed_sclk_vddc_table->entries[allowed_sclk_vddc_table->count - 1].v; | |
5086 | adev->pm.dpm.dyn_state.max_clock_voltage_on_ac.vddci = | |
5087 | allowed_mclk_vddci_table->entries[allowed_mclk_vddci_table->count - 1].v; | |
5088 | ||
5089 | return 0; | |
5090 | } | |
5091 | ||
5092 | static void ci_patch_with_vddc_leakage(struct amdgpu_device *adev, u16 *vddc) | |
5093 | { | |
5094 | struct ci_power_info *pi = ci_get_pi(adev); | |
5095 | struct ci_leakage_voltage *leakage_table = &pi->vddc_leakage; | |
5096 | u32 leakage_index; | |
5097 | ||
5098 | for (leakage_index = 0; leakage_index < leakage_table->count; leakage_index++) { | |
5099 | if (leakage_table->leakage_id[leakage_index] == *vddc) { | |
5100 | *vddc = leakage_table->actual_voltage[leakage_index]; | |
5101 | break; | |
5102 | } | |
5103 | } | |
5104 | } | |
5105 | ||
5106 | static void ci_patch_with_vddci_leakage(struct amdgpu_device *adev, u16 *vddci) | |
5107 | { | |
5108 | struct ci_power_info *pi = ci_get_pi(adev); | |
5109 | struct ci_leakage_voltage *leakage_table = &pi->vddci_leakage; | |
5110 | u32 leakage_index; | |
5111 | ||
5112 | for (leakage_index = 0; leakage_index < leakage_table->count; leakage_index++) { | |
5113 | if (leakage_table->leakage_id[leakage_index] == *vddci) { | |
5114 | *vddci = leakage_table->actual_voltage[leakage_index]; | |
5115 | break; | |
5116 | } | |
5117 | } | |
5118 | } | |
5119 | ||
5120 | static void ci_patch_clock_voltage_dependency_table_with_vddc_leakage(struct amdgpu_device *adev, | |
5121 | struct amdgpu_clock_voltage_dependency_table *table) | |
5122 | { | |
5123 | u32 i; | |
5124 | ||
5125 | if (table) { | |
5126 | for (i = 0; i < table->count; i++) | |
5127 | ci_patch_with_vddc_leakage(adev, &table->entries[i].v); | |
5128 | } | |
5129 | } | |
5130 | ||
5131 | static void ci_patch_clock_voltage_dependency_table_with_vddci_leakage(struct amdgpu_device *adev, | |
5132 | struct amdgpu_clock_voltage_dependency_table *table) | |
5133 | { | |
5134 | u32 i; | |
5135 | ||
5136 | if (table) { | |
5137 | for (i = 0; i < table->count; i++) | |
5138 | ci_patch_with_vddci_leakage(adev, &table->entries[i].v); | |
5139 | } | |
5140 | } | |
5141 | ||
5142 | static void ci_patch_vce_clock_voltage_dependency_table_with_vddc_leakage(struct amdgpu_device *adev, | |
5143 | struct amdgpu_vce_clock_voltage_dependency_table *table) | |
5144 | { | |
5145 | u32 i; | |
5146 | ||
5147 | if (table) { | |
5148 | for (i = 0; i < table->count; i++) | |
5149 | ci_patch_with_vddc_leakage(adev, &table->entries[i].v); | |
5150 | } | |
5151 | } | |
5152 | ||
5153 | static void ci_patch_uvd_clock_voltage_dependency_table_with_vddc_leakage(struct amdgpu_device *adev, | |
5154 | struct amdgpu_uvd_clock_voltage_dependency_table *table) | |
5155 | { | |
5156 | u32 i; | |
5157 | ||
5158 | if (table) { | |
5159 | for (i = 0; i < table->count; i++) | |
5160 | ci_patch_with_vddc_leakage(adev, &table->entries[i].v); | |
5161 | } | |
5162 | } | |
5163 | ||
5164 | static void ci_patch_vddc_phase_shed_limit_table_with_vddc_leakage(struct amdgpu_device *adev, | |
5165 | struct amdgpu_phase_shedding_limits_table *table) | |
5166 | { | |
5167 | u32 i; | |
5168 | ||
5169 | if (table) { | |
5170 | for (i = 0; i < table->count; i++) | |
5171 | ci_patch_with_vddc_leakage(adev, &table->entries[i].voltage); | |
5172 | } | |
5173 | } | |
5174 | ||
5175 | static void ci_patch_clock_voltage_limits_with_vddc_leakage(struct amdgpu_device *adev, | |
5176 | struct amdgpu_clock_and_voltage_limits *table) | |
5177 | { | |
5178 | if (table) { | |
5179 | ci_patch_with_vddc_leakage(adev, (u16 *)&table->vddc); | |
5180 | ci_patch_with_vddci_leakage(adev, (u16 *)&table->vddci); | |
5181 | } | |
5182 | } | |
5183 | ||
5184 | static void ci_patch_cac_leakage_table_with_vddc_leakage(struct amdgpu_device *adev, | |
5185 | struct amdgpu_cac_leakage_table *table) | |
5186 | { | |
5187 | u32 i; | |
5188 | ||
5189 | if (table) { | |
5190 | for (i = 0; i < table->count; i++) | |
5191 | ci_patch_with_vddc_leakage(adev, &table->entries[i].vddc); | |
5192 | } | |
5193 | } | |
5194 | ||
5195 | static void ci_patch_dependency_tables_with_leakage(struct amdgpu_device *adev) | |
5196 | { | |
5197 | ||
5198 | ci_patch_clock_voltage_dependency_table_with_vddc_leakage(adev, | |
5199 | &adev->pm.dpm.dyn_state.vddc_dependency_on_sclk); | |
5200 | ci_patch_clock_voltage_dependency_table_with_vddc_leakage(adev, | |
5201 | &adev->pm.dpm.dyn_state.vddc_dependency_on_mclk); | |
5202 | ci_patch_clock_voltage_dependency_table_with_vddc_leakage(adev, | |
5203 | &adev->pm.dpm.dyn_state.vddc_dependency_on_dispclk); | |
5204 | ci_patch_clock_voltage_dependency_table_with_vddci_leakage(adev, | |
5205 | &adev->pm.dpm.dyn_state.vddci_dependency_on_mclk); | |
5206 | ci_patch_vce_clock_voltage_dependency_table_with_vddc_leakage(adev, | |
5207 | &adev->pm.dpm.dyn_state.vce_clock_voltage_dependency_table); | |
5208 | ci_patch_uvd_clock_voltage_dependency_table_with_vddc_leakage(adev, | |
5209 | &adev->pm.dpm.dyn_state.uvd_clock_voltage_dependency_table); | |
5210 | ci_patch_clock_voltage_dependency_table_with_vddc_leakage(adev, | |
5211 | &adev->pm.dpm.dyn_state.samu_clock_voltage_dependency_table); | |
5212 | ci_patch_clock_voltage_dependency_table_with_vddc_leakage(adev, | |
5213 | &adev->pm.dpm.dyn_state.acp_clock_voltage_dependency_table); | |
5214 | ci_patch_vddc_phase_shed_limit_table_with_vddc_leakage(adev, | |
5215 | &adev->pm.dpm.dyn_state.phase_shedding_limits_table); | |
5216 | ci_patch_clock_voltage_limits_with_vddc_leakage(adev, | |
5217 | &adev->pm.dpm.dyn_state.max_clock_voltage_on_ac); | |
5218 | ci_patch_clock_voltage_limits_with_vddc_leakage(adev, | |
5219 | &adev->pm.dpm.dyn_state.max_clock_voltage_on_dc); | |
5220 | ci_patch_cac_leakage_table_with_vddc_leakage(adev, | |
5221 | &adev->pm.dpm.dyn_state.cac_leakage_table); | |
5222 | ||
5223 | } | |
5224 | ||
5225 | static void ci_update_current_ps(struct amdgpu_device *adev, | |
5226 | struct amdgpu_ps *rps) | |
5227 | { | |
5228 | struct ci_ps *new_ps = ci_get_ps(rps); | |
5229 | struct ci_power_info *pi = ci_get_pi(adev); | |
5230 | ||
5231 | pi->current_rps = *rps; | |
5232 | pi->current_ps = *new_ps; | |
5233 | pi->current_rps.ps_priv = &pi->current_ps; | |
5234 | } | |
5235 | ||
5236 | static void ci_update_requested_ps(struct amdgpu_device *adev, | |
5237 | struct amdgpu_ps *rps) | |
5238 | { | |
5239 | struct ci_ps *new_ps = ci_get_ps(rps); | |
5240 | struct ci_power_info *pi = ci_get_pi(adev); | |
5241 | ||
5242 | pi->requested_rps = *rps; | |
5243 | pi->requested_ps = *new_ps; | |
5244 | pi->requested_rps.ps_priv = &pi->requested_ps; | |
5245 | } | |
5246 | ||
5247 | static int ci_dpm_pre_set_power_state(struct amdgpu_device *adev) | |
5248 | { | |
5249 | struct ci_power_info *pi = ci_get_pi(adev); | |
5250 | struct amdgpu_ps requested_ps = *adev->pm.dpm.requested_ps; | |
5251 | struct amdgpu_ps *new_ps = &requested_ps; | |
5252 | ||
5253 | ci_update_requested_ps(adev, new_ps); | |
5254 | ||
5255 | ci_apply_state_adjust_rules(adev, &pi->requested_rps); | |
5256 | ||
5257 | return 0; | |
5258 | } | |
5259 | ||
5260 | static void ci_dpm_post_set_power_state(struct amdgpu_device *adev) | |
5261 | { | |
5262 | struct ci_power_info *pi = ci_get_pi(adev); | |
5263 | struct amdgpu_ps *new_ps = &pi->requested_rps; | |
5264 | ||
5265 | ci_update_current_ps(adev, new_ps); | |
5266 | } | |
5267 | ||
5268 | ||
5269 | static void ci_dpm_setup_asic(struct amdgpu_device *adev) | |
5270 | { | |
5271 | ci_read_clock_registers(adev); | |
5272 | ci_enable_acpi_power_management(adev); | |
5273 | ci_init_sclk_t(adev); | |
5274 | } | |
5275 | ||
5276 | static int ci_dpm_enable(struct amdgpu_device *adev) | |
5277 | { | |
5278 | struct ci_power_info *pi = ci_get_pi(adev); | |
5279 | struct amdgpu_ps *boot_ps = adev->pm.dpm.boot_ps; | |
5280 | int ret; | |
5281 | ||
5282 | if (amdgpu_ci_is_smc_running(adev)) | |
5283 | return -EINVAL; | |
5284 | if (pi->voltage_control != CISLANDS_VOLTAGE_CONTROL_NONE) { | |
5285 | ci_enable_voltage_control(adev); | |
5286 | ret = ci_construct_voltage_tables(adev); | |
5287 | if (ret) { | |
5288 | DRM_ERROR("ci_construct_voltage_tables failed\n"); | |
5289 | return ret; | |
5290 | } | |
5291 | } | |
5292 | if (pi->caps_dynamic_ac_timing) { | |
5293 | ret = ci_initialize_mc_reg_table(adev); | |
5294 | if (ret) | |
5295 | pi->caps_dynamic_ac_timing = false; | |
5296 | } | |
5297 | if (pi->dynamic_ss) | |
5298 | ci_enable_spread_spectrum(adev, true); | |
5299 | if (pi->thermal_protection) | |
5300 | ci_enable_thermal_protection(adev, true); | |
5301 | ci_program_sstp(adev); | |
5302 | ci_enable_display_gap(adev); | |
5303 | ci_program_vc(adev); | |
5304 | ret = ci_upload_firmware(adev); | |
5305 | if (ret) { | |
5306 | DRM_ERROR("ci_upload_firmware failed\n"); | |
5307 | return ret; | |
5308 | } | |
5309 | ret = ci_process_firmware_header(adev); | |
5310 | if (ret) { | |
5311 | DRM_ERROR("ci_process_firmware_header failed\n"); | |
5312 | return ret; | |
5313 | } | |
5314 | ret = ci_initial_switch_from_arb_f0_to_f1(adev); | |
5315 | if (ret) { | |
5316 | DRM_ERROR("ci_initial_switch_from_arb_f0_to_f1 failed\n"); | |
5317 | return ret; | |
5318 | } | |
5319 | ret = ci_init_smc_table(adev); | |
5320 | if (ret) { | |
5321 | DRM_ERROR("ci_init_smc_table failed\n"); | |
5322 | return ret; | |
5323 | } | |
5324 | ret = ci_init_arb_table_index(adev); | |
5325 | if (ret) { | |
5326 | DRM_ERROR("ci_init_arb_table_index failed\n"); | |
5327 | return ret; | |
5328 | } | |
5329 | if (pi->caps_dynamic_ac_timing) { | |
5330 | ret = ci_populate_initial_mc_reg_table(adev); | |
5331 | if (ret) { | |
5332 | DRM_ERROR("ci_populate_initial_mc_reg_table failed\n"); | |
5333 | return ret; | |
5334 | } | |
5335 | } | |
5336 | ret = ci_populate_pm_base(adev); | |
5337 | if (ret) { | |
5338 | DRM_ERROR("ci_populate_pm_base failed\n"); | |
5339 | return ret; | |
5340 | } | |
5341 | ci_dpm_start_smc(adev); | |
5342 | ci_enable_vr_hot_gpio_interrupt(adev); | |
5343 | ret = ci_notify_smc_display_change(adev, false); | |
5344 | if (ret) { | |
5345 | DRM_ERROR("ci_notify_smc_display_change failed\n"); | |
5346 | return ret; | |
5347 | } | |
5348 | ci_enable_sclk_control(adev, true); | |
5349 | ret = ci_enable_ulv(adev, true); | |
5350 | if (ret) { | |
5351 | DRM_ERROR("ci_enable_ulv failed\n"); | |
5352 | return ret; | |
5353 | } | |
5354 | ret = ci_enable_ds_master_switch(adev, true); | |
5355 | if (ret) { | |
5356 | DRM_ERROR("ci_enable_ds_master_switch failed\n"); | |
5357 | return ret; | |
5358 | } | |
5359 | ret = ci_start_dpm(adev); | |
5360 | if (ret) { | |
5361 | DRM_ERROR("ci_start_dpm failed\n"); | |
5362 | return ret; | |
5363 | } | |
5364 | ret = ci_enable_didt(adev, true); | |
5365 | if (ret) { | |
5366 | DRM_ERROR("ci_enable_didt failed\n"); | |
5367 | return ret; | |
5368 | } | |
5369 | ret = ci_enable_smc_cac(adev, true); | |
5370 | if (ret) { | |
5371 | DRM_ERROR("ci_enable_smc_cac failed\n"); | |
5372 | return ret; | |
5373 | } | |
5374 | ret = ci_enable_power_containment(adev, true); | |
5375 | if (ret) { | |
5376 | DRM_ERROR("ci_enable_power_containment failed\n"); | |
5377 | return ret; | |
5378 | } | |
5379 | ||
5380 | ret = ci_power_control_set_level(adev); | |
5381 | if (ret) { | |
5382 | DRM_ERROR("ci_power_control_set_level failed\n"); | |
5383 | return ret; | |
5384 | } | |
5385 | ||
5386 | ci_enable_auto_throttle_source(adev, AMDGPU_DPM_AUTO_THROTTLE_SRC_THERMAL, true); | |
5387 | ||
5388 | ret = ci_enable_thermal_based_sclk_dpm(adev, true); | |
5389 | if (ret) { | |
5390 | DRM_ERROR("ci_enable_thermal_based_sclk_dpm failed\n"); | |
5391 | return ret; | |
5392 | } | |
5393 | ||
5394 | ci_thermal_start_thermal_controller(adev); | |
5395 | ||
5396 | ci_update_current_ps(adev, boot_ps); | |
5397 | ||
5398 | if (adev->irq.installed && | |
5399 | amdgpu_is_internal_thermal_sensor(adev->pm.int_thermal_type)) { | |
5400 | #if 0 | |
5401 | PPSMC_Result result; | |
5402 | #endif | |
5403 | ret = ci_thermal_set_temperature_range(adev, CISLANDS_TEMP_RANGE_MIN, | |
5404 | CISLANDS_TEMP_RANGE_MAX); | |
5405 | if (ret) { | |
5406 | DRM_ERROR("ci_thermal_set_temperature_range failed\n"); | |
5407 | return ret; | |
5408 | } | |
5409 | amdgpu_irq_get(adev, &adev->pm.dpm.thermal.irq, | |
5410 | AMDGPU_THERMAL_IRQ_LOW_TO_HIGH); | |
5411 | amdgpu_irq_get(adev, &adev->pm.dpm.thermal.irq, | |
5412 | AMDGPU_THERMAL_IRQ_HIGH_TO_LOW); | |
5413 | ||
5414 | #if 0 | |
5415 | result = amdgpu_ci_send_msg_to_smc(adev, PPSMC_MSG_EnableThermalInterrupt); | |
5416 | ||
5417 | if (result != PPSMC_Result_OK) | |
5418 | DRM_DEBUG_KMS("Could not enable thermal interrupts.\n"); | |
5419 | #endif | |
5420 | } | |
5421 | ||
5422 | return 0; | |
5423 | } | |
5424 | ||
5425 | static void ci_dpm_disable(struct amdgpu_device *adev) | |
5426 | { | |
5427 | struct ci_power_info *pi = ci_get_pi(adev); | |
5428 | struct amdgpu_ps *boot_ps = adev->pm.dpm.boot_ps; | |
5429 | ||
5430 | amdgpu_irq_put(adev, &adev->pm.dpm.thermal.irq, | |
5431 | AMDGPU_THERMAL_IRQ_LOW_TO_HIGH); | |
5432 | amdgpu_irq_put(adev, &adev->pm.dpm.thermal.irq, | |
5433 | AMDGPU_THERMAL_IRQ_HIGH_TO_LOW); | |
5434 | ||
5435 | ci_dpm_powergate_uvd(adev, false); | |
5436 | ||
5437 | if (!amdgpu_ci_is_smc_running(adev)) | |
5438 | return; | |
5439 | ||
5440 | ci_thermal_stop_thermal_controller(adev); | |
5441 | ||
5442 | if (pi->thermal_protection) | |
5443 | ci_enable_thermal_protection(adev, false); | |
5444 | ci_enable_power_containment(adev, false); | |
5445 | ci_enable_smc_cac(adev, false); | |
5446 | ci_enable_didt(adev, false); | |
5447 | ci_enable_spread_spectrum(adev, false); | |
5448 | ci_enable_auto_throttle_source(adev, AMDGPU_DPM_AUTO_THROTTLE_SRC_THERMAL, false); | |
5449 | ci_stop_dpm(adev); | |
5450 | ci_enable_ds_master_switch(adev, false); | |
5451 | ci_enable_ulv(adev, false); | |
5452 | ci_clear_vc(adev); | |
5453 | ci_reset_to_default(adev); | |
5454 | ci_dpm_stop_smc(adev); | |
5455 | ci_force_switch_to_arb_f0(adev); | |
5456 | ci_enable_thermal_based_sclk_dpm(adev, false); | |
5457 | ||
5458 | ci_update_current_ps(adev, boot_ps); | |
5459 | } | |
5460 | ||
5461 | static int ci_dpm_set_power_state(struct amdgpu_device *adev) | |
5462 | { | |
5463 | struct ci_power_info *pi = ci_get_pi(adev); | |
5464 | struct amdgpu_ps *new_ps = &pi->requested_rps; | |
5465 | struct amdgpu_ps *old_ps = &pi->current_rps; | |
5466 | int ret; | |
5467 | ||
5468 | ci_find_dpm_states_clocks_in_dpm_table(adev, new_ps); | |
5469 | if (pi->pcie_performance_request) | |
5470 | ci_request_link_speed_change_before_state_change(adev, new_ps, old_ps); | |
5471 | ret = ci_freeze_sclk_mclk_dpm(adev); | |
5472 | if (ret) { | |
5473 | DRM_ERROR("ci_freeze_sclk_mclk_dpm failed\n"); | |
5474 | return ret; | |
5475 | } | |
5476 | ret = ci_populate_and_upload_sclk_mclk_dpm_levels(adev, new_ps); | |
5477 | if (ret) { | |
5478 | DRM_ERROR("ci_populate_and_upload_sclk_mclk_dpm_levels failed\n"); | |
5479 | return ret; | |
5480 | } | |
5481 | ret = ci_generate_dpm_level_enable_mask(adev, new_ps); | |
5482 | if (ret) { | |
5483 | DRM_ERROR("ci_generate_dpm_level_enable_mask failed\n"); | |
5484 | return ret; | |
5485 | } | |
5486 | ||
5487 | ret = ci_update_vce_dpm(adev, new_ps, old_ps); | |
5488 | if (ret) { | |
5489 | DRM_ERROR("ci_update_vce_dpm failed\n"); | |
5490 | return ret; | |
5491 | } | |
5492 | ||
5493 | ret = ci_update_sclk_t(adev); | |
5494 | if (ret) { | |
5495 | DRM_ERROR("ci_update_sclk_t failed\n"); | |
5496 | return ret; | |
5497 | } | |
5498 | if (pi->caps_dynamic_ac_timing) { | |
5499 | ret = ci_update_and_upload_mc_reg_table(adev); | |
5500 | if (ret) { | |
5501 | DRM_ERROR("ci_update_and_upload_mc_reg_table failed\n"); | |
5502 | return ret; | |
5503 | } | |
5504 | } | |
5505 | ret = ci_program_memory_timing_parameters(adev); | |
5506 | if (ret) { | |
5507 | DRM_ERROR("ci_program_memory_timing_parameters failed\n"); | |
5508 | return ret; | |
5509 | } | |
5510 | ret = ci_unfreeze_sclk_mclk_dpm(adev); | |
5511 | if (ret) { | |
5512 | DRM_ERROR("ci_unfreeze_sclk_mclk_dpm failed\n"); | |
5513 | return ret; | |
5514 | } | |
5515 | ret = ci_upload_dpm_level_enable_mask(adev); | |
5516 | if (ret) { | |
5517 | DRM_ERROR("ci_upload_dpm_level_enable_mask failed\n"); | |
5518 | return ret; | |
5519 | } | |
5520 | if (pi->pcie_performance_request) | |
5521 | ci_notify_link_speed_change_after_state_change(adev, new_ps, old_ps); | |
5522 | ||
5523 | return 0; | |
5524 | } | |
5525 | ||
5526 | #if 0 | |
5527 | static void ci_dpm_reset_asic(struct amdgpu_device *adev) | |
5528 | { | |
5529 | ci_set_boot_state(adev); | |
5530 | } | |
5531 | #endif | |
5532 | ||
5533 | static void ci_dpm_display_configuration_changed(struct amdgpu_device *adev) | |
5534 | { | |
5535 | ci_program_display_gap(adev); | |
5536 | } | |
5537 | ||
5538 | union power_info { | |
5539 | struct _ATOM_POWERPLAY_INFO info; | |
5540 | struct _ATOM_POWERPLAY_INFO_V2 info_2; | |
5541 | struct _ATOM_POWERPLAY_INFO_V3 info_3; | |
5542 | struct _ATOM_PPLIB_POWERPLAYTABLE pplib; | |
5543 | struct _ATOM_PPLIB_POWERPLAYTABLE2 pplib2; | |
5544 | struct _ATOM_PPLIB_POWERPLAYTABLE3 pplib3; | |
5545 | }; | |
5546 | ||
5547 | union pplib_clock_info { | |
5548 | struct _ATOM_PPLIB_R600_CLOCK_INFO r600; | |
5549 | struct _ATOM_PPLIB_RS780_CLOCK_INFO rs780; | |
5550 | struct _ATOM_PPLIB_EVERGREEN_CLOCK_INFO evergreen; | |
5551 | struct _ATOM_PPLIB_SUMO_CLOCK_INFO sumo; | |
5552 | struct _ATOM_PPLIB_SI_CLOCK_INFO si; | |
5553 | struct _ATOM_PPLIB_CI_CLOCK_INFO ci; | |
5554 | }; | |
5555 | ||
5556 | union pplib_power_state { | |
5557 | struct _ATOM_PPLIB_STATE v1; | |
5558 | struct _ATOM_PPLIB_STATE_V2 v2; | |
5559 | }; | |
5560 | ||
5561 | static void ci_parse_pplib_non_clock_info(struct amdgpu_device *adev, | |
5562 | struct amdgpu_ps *rps, | |
5563 | struct _ATOM_PPLIB_NONCLOCK_INFO *non_clock_info, | |
5564 | u8 table_rev) | |
5565 | { | |
5566 | rps->caps = le32_to_cpu(non_clock_info->ulCapsAndSettings); | |
5567 | rps->class = le16_to_cpu(non_clock_info->usClassification); | |
5568 | rps->class2 = le16_to_cpu(non_clock_info->usClassification2); | |
5569 | ||
5570 | if (ATOM_PPLIB_NONCLOCKINFO_VER1 < table_rev) { | |
5571 | rps->vclk = le32_to_cpu(non_clock_info->ulVCLK); | |
5572 | rps->dclk = le32_to_cpu(non_clock_info->ulDCLK); | |
5573 | } else { | |
5574 | rps->vclk = 0; | |
5575 | rps->dclk = 0; | |
5576 | } | |
5577 | ||
5578 | if (rps->class & ATOM_PPLIB_CLASSIFICATION_BOOT) | |
5579 | adev->pm.dpm.boot_ps = rps; | |
5580 | if (rps->class & ATOM_PPLIB_CLASSIFICATION_UVDSTATE) | |
5581 | adev->pm.dpm.uvd_ps = rps; | |
5582 | } | |
5583 | ||
5584 | static void ci_parse_pplib_clock_info(struct amdgpu_device *adev, | |
5585 | struct amdgpu_ps *rps, int index, | |
5586 | union pplib_clock_info *clock_info) | |
5587 | { | |
5588 | struct ci_power_info *pi = ci_get_pi(adev); | |
5589 | struct ci_ps *ps = ci_get_ps(rps); | |
5590 | struct ci_pl *pl = &ps->performance_levels[index]; | |
5591 | ||
5592 | ps->performance_level_count = index + 1; | |
5593 | ||
5594 | pl->sclk = le16_to_cpu(clock_info->ci.usEngineClockLow); | |
5595 | pl->sclk |= clock_info->ci.ucEngineClockHigh << 16; | |
5596 | pl->mclk = le16_to_cpu(clock_info->ci.usMemoryClockLow); | |
5597 | pl->mclk |= clock_info->ci.ucMemoryClockHigh << 16; | |
5598 | ||
5599 | pl->pcie_gen = amdgpu_get_pcie_gen_support(adev, | |
5600 | pi->sys_pcie_mask, | |
5601 | pi->vbios_boot_state.pcie_gen_bootup_value, | |
5602 | clock_info->ci.ucPCIEGen); | |
5603 | pl->pcie_lane = amdgpu_get_pcie_lane_support(adev, | |
5604 | pi->vbios_boot_state.pcie_lane_bootup_value, | |
5605 | le16_to_cpu(clock_info->ci.usPCIELane)); | |
5606 | ||
5607 | if (rps->class & ATOM_PPLIB_CLASSIFICATION_ACPI) { | |
5608 | pi->acpi_pcie_gen = pl->pcie_gen; | |
5609 | } | |
5610 | ||
5611 | if (rps->class2 & ATOM_PPLIB_CLASSIFICATION2_ULV) { | |
5612 | pi->ulv.supported = true; | |
5613 | pi->ulv.pl = *pl; | |
5614 | pi->ulv.cg_ulv_parameter = CISLANDS_CGULVPARAMETER_DFLT; | |
5615 | } | |
5616 | ||
5617 | /* patch up boot state */ | |
5618 | if (rps->class & ATOM_PPLIB_CLASSIFICATION_BOOT) { | |
5619 | pl->mclk = pi->vbios_boot_state.mclk_bootup_value; | |
5620 | pl->sclk = pi->vbios_boot_state.sclk_bootup_value; | |
5621 | pl->pcie_gen = pi->vbios_boot_state.pcie_gen_bootup_value; | |
5622 | pl->pcie_lane = pi->vbios_boot_state.pcie_lane_bootup_value; | |
5623 | } | |
5624 | ||
5625 | switch (rps->class & ATOM_PPLIB_CLASSIFICATION_UI_MASK) { | |
5626 | case ATOM_PPLIB_CLASSIFICATION_UI_BATTERY: | |
5627 | pi->use_pcie_powersaving_levels = true; | |
5628 | if (pi->pcie_gen_powersaving.max < pl->pcie_gen) | |
5629 | pi->pcie_gen_powersaving.max = pl->pcie_gen; | |
5630 | if (pi->pcie_gen_powersaving.min > pl->pcie_gen) | |
5631 | pi->pcie_gen_powersaving.min = pl->pcie_gen; | |
5632 | if (pi->pcie_lane_powersaving.max < pl->pcie_lane) | |
5633 | pi->pcie_lane_powersaving.max = pl->pcie_lane; | |
5634 | if (pi->pcie_lane_powersaving.min > pl->pcie_lane) | |
5635 | pi->pcie_lane_powersaving.min = pl->pcie_lane; | |
5636 | break; | |
5637 | case ATOM_PPLIB_CLASSIFICATION_UI_PERFORMANCE: | |
5638 | pi->use_pcie_performance_levels = true; | |
5639 | if (pi->pcie_gen_performance.max < pl->pcie_gen) | |
5640 | pi->pcie_gen_performance.max = pl->pcie_gen; | |
5641 | if (pi->pcie_gen_performance.min > pl->pcie_gen) | |
5642 | pi->pcie_gen_performance.min = pl->pcie_gen; | |
5643 | if (pi->pcie_lane_performance.max < pl->pcie_lane) | |
5644 | pi->pcie_lane_performance.max = pl->pcie_lane; | |
5645 | if (pi->pcie_lane_performance.min > pl->pcie_lane) | |
5646 | pi->pcie_lane_performance.min = pl->pcie_lane; | |
5647 | break; | |
5648 | default: | |
5649 | break; | |
5650 | } | |
5651 | } | |
5652 | ||
5653 | static int ci_parse_power_table(struct amdgpu_device *adev) | |
5654 | { | |
5655 | struct amdgpu_mode_info *mode_info = &adev->mode_info; | |
5656 | struct _ATOM_PPLIB_NONCLOCK_INFO *non_clock_info; | |
5657 | union pplib_power_state *power_state; | |
5658 | int i, j, k, non_clock_array_index, clock_array_index; | |
5659 | union pplib_clock_info *clock_info; | |
5660 | struct _StateArray *state_array; | |
5661 | struct _ClockInfoArray *clock_info_array; | |
5662 | struct _NonClockInfoArray *non_clock_info_array; | |
5663 | union power_info *power_info; | |
5664 | int index = GetIndexIntoMasterTable(DATA, PowerPlayInfo); | |
5665 | u16 data_offset; | |
5666 | u8 frev, crev; | |
5667 | u8 *power_state_offset; | |
5668 | struct ci_ps *ps; | |
5669 | ||
5670 | if (!amdgpu_atom_parse_data_header(mode_info->atom_context, index, NULL, | |
5671 | &frev, &crev, &data_offset)) | |
5672 | return -EINVAL; | |
5673 | power_info = (union power_info *)(mode_info->atom_context->bios + data_offset); | |
5674 | ||
5675 | amdgpu_add_thermal_controller(adev); | |
5676 | ||
5677 | state_array = (struct _StateArray *) | |
5678 | (mode_info->atom_context->bios + data_offset + | |
5679 | le16_to_cpu(power_info->pplib.usStateArrayOffset)); | |
5680 | clock_info_array = (struct _ClockInfoArray *) | |
5681 | (mode_info->atom_context->bios + data_offset + | |
5682 | le16_to_cpu(power_info->pplib.usClockInfoArrayOffset)); | |
5683 | non_clock_info_array = (struct _NonClockInfoArray *) | |
5684 | (mode_info->atom_context->bios + data_offset + | |
5685 | le16_to_cpu(power_info->pplib.usNonClockInfoArrayOffset)); | |
5686 | ||
5687 | adev->pm.dpm.ps = kzalloc(sizeof(struct amdgpu_ps) * | |
5688 | state_array->ucNumEntries, GFP_KERNEL); | |
5689 | if (!adev->pm.dpm.ps) | |
5690 | return -ENOMEM; | |
5691 | power_state_offset = (u8 *)state_array->states; | |
5692 | for (i = 0; i < state_array->ucNumEntries; i++) { | |
5693 | u8 *idx; | |
5694 | power_state = (union pplib_power_state *)power_state_offset; | |
5695 | non_clock_array_index = power_state->v2.nonClockInfoIndex; | |
5696 | non_clock_info = (struct _ATOM_PPLIB_NONCLOCK_INFO *) | |
5697 | &non_clock_info_array->nonClockInfo[non_clock_array_index]; | |
5698 | ps = kzalloc(sizeof(struct ci_ps), GFP_KERNEL); | |
5699 | if (ps == NULL) { | |
5700 | kfree(adev->pm.dpm.ps); | |
5701 | return -ENOMEM; | |
5702 | } | |
5703 | adev->pm.dpm.ps[i].ps_priv = ps; | |
5704 | ci_parse_pplib_non_clock_info(adev, &adev->pm.dpm.ps[i], | |
5705 | non_clock_info, | |
5706 | non_clock_info_array->ucEntrySize); | |
5707 | k = 0; | |
5708 | idx = (u8 *)&power_state->v2.clockInfoIndex[0]; | |
5709 | for (j = 0; j < power_state->v2.ucNumDPMLevels; j++) { | |
5710 | clock_array_index = idx[j]; | |
5711 | if (clock_array_index >= clock_info_array->ucNumEntries) | |
5712 | continue; | |
5713 | if (k >= CISLANDS_MAX_HARDWARE_POWERLEVELS) | |
5714 | break; | |
5715 | clock_info = (union pplib_clock_info *) | |
5716 | ((u8 *)&clock_info_array->clockInfo[0] + | |
5717 | (clock_array_index * clock_info_array->ucEntrySize)); | |
5718 | ci_parse_pplib_clock_info(adev, | |
5719 | &adev->pm.dpm.ps[i], k, | |
5720 | clock_info); | |
5721 | k++; | |
5722 | } | |
5723 | power_state_offset += 2 + power_state->v2.ucNumDPMLevels; | |
5724 | } | |
5725 | adev->pm.dpm.num_ps = state_array->ucNumEntries; | |
5726 | ||
5727 | /* fill in the vce power states */ | |
5728 | for (i = 0; i < AMDGPU_MAX_VCE_LEVELS; i++) { | |
5729 | u32 sclk, mclk; | |
5730 | clock_array_index = adev->pm.dpm.vce_states[i].clk_idx; | |
5731 | clock_info = (union pplib_clock_info *) | |
5732 | &clock_info_array->clockInfo[clock_array_index * clock_info_array->ucEntrySize]; | |
5733 | sclk = le16_to_cpu(clock_info->ci.usEngineClockLow); | |
5734 | sclk |= clock_info->ci.ucEngineClockHigh << 16; | |
5735 | mclk = le16_to_cpu(clock_info->ci.usMemoryClockLow); | |
5736 | mclk |= clock_info->ci.ucMemoryClockHigh << 16; | |
5737 | adev->pm.dpm.vce_states[i].sclk = sclk; | |
5738 | adev->pm.dpm.vce_states[i].mclk = mclk; | |
5739 | } | |
5740 | ||
5741 | return 0; | |
5742 | } | |
5743 | ||
5744 | static int ci_get_vbios_boot_values(struct amdgpu_device *adev, | |
5745 | struct ci_vbios_boot_state *boot_state) | |
5746 | { | |
5747 | struct amdgpu_mode_info *mode_info = &adev->mode_info; | |
5748 | int index = GetIndexIntoMasterTable(DATA, FirmwareInfo); | |
5749 | ATOM_FIRMWARE_INFO_V2_2 *firmware_info; | |
5750 | u8 frev, crev; | |
5751 | u16 data_offset; | |
5752 | ||
5753 | if (amdgpu_atom_parse_data_header(mode_info->atom_context, index, NULL, | |
5754 | &frev, &crev, &data_offset)) { | |
5755 | firmware_info = | |
5756 | (ATOM_FIRMWARE_INFO_V2_2 *)(mode_info->atom_context->bios + | |
5757 | data_offset); | |
5758 | boot_state->mvdd_bootup_value = le16_to_cpu(firmware_info->usBootUpMVDDCVoltage); | |
5759 | boot_state->vddc_bootup_value = le16_to_cpu(firmware_info->usBootUpVDDCVoltage); | |
5760 | boot_state->vddci_bootup_value = le16_to_cpu(firmware_info->usBootUpVDDCIVoltage); | |
5761 | boot_state->pcie_gen_bootup_value = ci_get_current_pcie_speed(adev); | |
5762 | boot_state->pcie_lane_bootup_value = ci_get_current_pcie_lane_number(adev); | |
5763 | boot_state->sclk_bootup_value = le32_to_cpu(firmware_info->ulDefaultEngineClock); | |
5764 | boot_state->mclk_bootup_value = le32_to_cpu(firmware_info->ulDefaultMemoryClock); | |
5765 | ||
5766 | return 0; | |
5767 | } | |
5768 | return -EINVAL; | |
5769 | } | |
5770 | ||
5771 | static void ci_dpm_fini(struct amdgpu_device *adev) | |
5772 | { | |
5773 | int i; | |
5774 | ||
5775 | for (i = 0; i < adev->pm.dpm.num_ps; i++) { | |
5776 | kfree(adev->pm.dpm.ps[i].ps_priv); | |
5777 | } | |
5778 | kfree(adev->pm.dpm.ps); | |
5779 | kfree(adev->pm.dpm.priv); | |
5780 | kfree(adev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries); | |
5781 | amdgpu_free_extended_power_table(adev); | |
5782 | } | |
5783 | ||
5784 | /** | |
5785 | * ci_dpm_init_microcode - load ucode images from disk | |
5786 | * | |
5787 | * @adev: amdgpu_device pointer | |
5788 | * | |
5789 | * Use the firmware interface to load the ucode images into | |
5790 | * the driver (not loaded into hw). | |
5791 | * Returns 0 on success, error on failure. | |
5792 | */ | |
5793 | static int ci_dpm_init_microcode(struct amdgpu_device *adev) | |
5794 | { | |
5795 | const char *chip_name; | |
5796 | char fw_name[30]; | |
5797 | int err; | |
5798 | ||
5799 | DRM_DEBUG("\n"); | |
5800 | ||
5801 | switch (adev->asic_type) { | |
5802 | case CHIP_BONAIRE: | |
5803 | chip_name = "bonaire"; | |
5804 | break; | |
5805 | case CHIP_HAWAII: | |
5806 | chip_name = "hawaii"; | |
5807 | break; | |
5808 | case CHIP_KAVERI: | |
5809 | case CHIP_KABINI: | |
5810 | default: BUG(); | |
5811 | } | |
5812 | ||
5813 | snprintf(fw_name, sizeof(fw_name), "radeon/%s_smc.bin", chip_name); | |
5814 | err = request_firmware(&adev->pm.fw, fw_name, adev->dev); | |
5815 | if (err) | |
5816 | goto out; | |
5817 | err = amdgpu_ucode_validate(adev->pm.fw); | |
5818 | ||
5819 | out: | |
5820 | if (err) { | |
5821 | printk(KERN_ERR | |
5822 | "cik_smc: Failed to load firmware \"%s\"\n", | |
5823 | fw_name); | |
5824 | release_firmware(adev->pm.fw); | |
5825 | adev->pm.fw = NULL; | |
5826 | } | |
5827 | return err; | |
5828 | } | |
5829 | ||
5830 | static int ci_dpm_init(struct amdgpu_device *adev) | |
5831 | { | |
5832 | int index = GetIndexIntoMasterTable(DATA, ASIC_InternalSS_Info); | |
5833 | SMU7_Discrete_DpmTable *dpm_table; | |
5834 | struct amdgpu_gpio_rec gpio; | |
5835 | u16 data_offset, size; | |
5836 | u8 frev, crev; | |
5837 | struct ci_power_info *pi; | |
5838 | int ret; | |
a2e73f56 | 5839 | |
a2e73f56 AD |
5840 | pi = kzalloc(sizeof(struct ci_power_info), GFP_KERNEL); |
5841 | if (pi == NULL) | |
5842 | return -ENOMEM; | |
5843 | adev->pm.dpm.priv = pi; | |
5844 | ||
50171ebe AD |
5845 | pi->sys_pcie_mask = |
5846 | (adev->pm.pcie_gen_mask & CAIL_PCIE_LINK_SPEED_SUPPORT_MASK) >> | |
5847 | CAIL_PCIE_LINK_SPEED_SUPPORT_SHIFT; | |
5848 | ||
a2e73f56 AD |
5849 | pi->force_pcie_gen = AMDGPU_PCIE_GEN_INVALID; |
5850 | ||
5851 | pi->pcie_gen_performance.max = AMDGPU_PCIE_GEN1; | |
5852 | pi->pcie_gen_performance.min = AMDGPU_PCIE_GEN3; | |
5853 | pi->pcie_gen_powersaving.max = AMDGPU_PCIE_GEN1; | |
5854 | pi->pcie_gen_powersaving.min = AMDGPU_PCIE_GEN3; | |
5855 | ||
5856 | pi->pcie_lane_performance.max = 0; | |
5857 | pi->pcie_lane_performance.min = 16; | |
5858 | pi->pcie_lane_powersaving.max = 0; | |
5859 | pi->pcie_lane_powersaving.min = 16; | |
5860 | ||
5861 | ret = ci_get_vbios_boot_values(adev, &pi->vbios_boot_state); | |
5862 | if (ret) { | |
5863 | ci_dpm_fini(adev); | |
5864 | return ret; | |
5865 | } | |
5866 | ||
5867 | ret = amdgpu_get_platform_caps(adev); | |
5868 | if (ret) { | |
5869 | ci_dpm_fini(adev); | |
5870 | return ret; | |
5871 | } | |
5872 | ||
5873 | ret = amdgpu_parse_extended_power_table(adev); | |
5874 | if (ret) { | |
5875 | ci_dpm_fini(adev); | |
5876 | return ret; | |
5877 | } | |
5878 | ||
5879 | ret = ci_parse_power_table(adev); | |
5880 | if (ret) { | |
5881 | ci_dpm_fini(adev); | |
5882 | return ret; | |
5883 | } | |
5884 | ||
5885 | pi->dll_default_on = false; | |
5886 | pi->sram_end = SMC_RAM_END; | |
5887 | ||
5888 | pi->activity_target[0] = CISLAND_TARGETACTIVITY_DFLT; | |
5889 | pi->activity_target[1] = CISLAND_TARGETACTIVITY_DFLT; | |
5890 | pi->activity_target[2] = CISLAND_TARGETACTIVITY_DFLT; | |
5891 | pi->activity_target[3] = CISLAND_TARGETACTIVITY_DFLT; | |
5892 | pi->activity_target[4] = CISLAND_TARGETACTIVITY_DFLT; | |
5893 | pi->activity_target[5] = CISLAND_TARGETACTIVITY_DFLT; | |
5894 | pi->activity_target[6] = CISLAND_TARGETACTIVITY_DFLT; | |
5895 | pi->activity_target[7] = CISLAND_TARGETACTIVITY_DFLT; | |
5896 | ||
5897 | pi->mclk_activity_target = CISLAND_MCLK_TARGETACTIVITY_DFLT; | |
5898 | ||
5899 | pi->sclk_dpm_key_disabled = 0; | |
5900 | pi->mclk_dpm_key_disabled = 0; | |
5901 | pi->pcie_dpm_key_disabled = 0; | |
5902 | pi->thermal_sclk_dpm_enabled = 0; | |
5903 | ||
5904 | pi->caps_sclk_ds = true; | |
5905 | ||
5906 | pi->mclk_strobe_mode_threshold = 40000; | |
5907 | pi->mclk_stutter_mode_threshold = 40000; | |
5908 | pi->mclk_edc_enable_threshold = 40000; | |
5909 | pi->mclk_edc_wr_enable_threshold = 40000; | |
5910 | ||
5911 | ci_initialize_powertune_defaults(adev); | |
5912 | ||
5913 | pi->caps_fps = false; | |
5914 | ||
5915 | pi->caps_sclk_throttle_low_notification = false; | |
5916 | ||
5917 | pi->caps_uvd_dpm = true; | |
5918 | pi->caps_vce_dpm = true; | |
5919 | ||
5920 | ci_get_leakage_voltages(adev); | |
5921 | ci_patch_dependency_tables_with_leakage(adev); | |
5922 | ci_set_private_data_variables_based_on_pptable(adev); | |
5923 | ||
5924 | adev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries = | |
5925 | kzalloc(4 * sizeof(struct amdgpu_clock_voltage_dependency_entry), GFP_KERNEL); | |
5926 | if (!adev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries) { | |
5927 | ci_dpm_fini(adev); | |
5928 | return -ENOMEM; | |
5929 | } | |
5930 | adev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.count = 4; | |
5931 | adev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[0].clk = 0; | |
5932 | adev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[0].v = 0; | |
5933 | adev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[1].clk = 36000; | |
5934 | adev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[1].v = 720; | |
5935 | adev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[2].clk = 54000; | |
5936 | adev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[2].v = 810; | |
5937 | adev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[3].clk = 72000; | |
5938 | adev->pm.dpm.dyn_state.vddc_dependency_on_dispclk.entries[3].v = 900; | |
5939 | ||
5940 | adev->pm.dpm.dyn_state.mclk_sclk_ratio = 4; | |
5941 | adev->pm.dpm.dyn_state.sclk_mclk_delta = 15000; | |
5942 | adev->pm.dpm.dyn_state.vddc_vddci_delta = 200; | |
5943 | ||
5944 | adev->pm.dpm.dyn_state.valid_sclk_values.count = 0; | |
5945 | adev->pm.dpm.dyn_state.valid_sclk_values.values = NULL; | |
5946 | adev->pm.dpm.dyn_state.valid_mclk_values.count = 0; | |
5947 | adev->pm.dpm.dyn_state.valid_mclk_values.values = NULL; | |
5948 | ||
5949 | if (adev->asic_type == CHIP_HAWAII) { | |
5950 | pi->thermal_temp_setting.temperature_low = 94500; | |
5951 | pi->thermal_temp_setting.temperature_high = 95000; | |
5952 | pi->thermal_temp_setting.temperature_shutdown = 104000; | |
5953 | } else { | |
5954 | pi->thermal_temp_setting.temperature_low = 99500; | |
5955 | pi->thermal_temp_setting.temperature_high = 100000; | |
5956 | pi->thermal_temp_setting.temperature_shutdown = 104000; | |
5957 | } | |
5958 | ||
5959 | pi->uvd_enabled = false; | |
5960 | ||
5961 | dpm_table = &pi->smc_state_table; | |
5962 | ||
5963 | gpio = amdgpu_atombios_lookup_gpio(adev, VDDC_VRHOT_GPIO_PINID); | |
5964 | if (gpio.valid) { | |
5965 | dpm_table->VRHotGpio = gpio.shift; | |
5966 | adev->pm.dpm.platform_caps |= ATOM_PP_PLATFORM_CAP_REGULATOR_HOT; | |
5967 | } else { | |
5968 | dpm_table->VRHotGpio = CISLANDS_UNUSED_GPIO_PIN; | |
5969 | adev->pm.dpm.platform_caps &= ~ATOM_PP_PLATFORM_CAP_REGULATOR_HOT; | |
5970 | } | |
5971 | ||
5972 | gpio = amdgpu_atombios_lookup_gpio(adev, PP_AC_DC_SWITCH_GPIO_PINID); | |
5973 | if (gpio.valid) { | |
5974 | dpm_table->AcDcGpio = gpio.shift; | |
5975 | adev->pm.dpm.platform_caps |= ATOM_PP_PLATFORM_CAP_HARDWAREDC; | |
5976 | } else { | |
5977 | dpm_table->AcDcGpio = CISLANDS_UNUSED_GPIO_PIN; | |
5978 | adev->pm.dpm.platform_caps &= ~ATOM_PP_PLATFORM_CAP_HARDWAREDC; | |
5979 | } | |
5980 | ||
5981 | gpio = amdgpu_atombios_lookup_gpio(adev, VDDC_PCC_GPIO_PINID); | |
5982 | if (gpio.valid) { | |
5983 | u32 tmp = RREG32_SMC(ixCNB_PWRMGT_CNTL); | |
5984 | ||
5985 | switch (gpio.shift) { | |
5986 | case 0: | |
5987 | tmp &= ~CNB_PWRMGT_CNTL__GNB_SLOW_MODE_MASK; | |
5988 | tmp |= 1 << CNB_PWRMGT_CNTL__GNB_SLOW_MODE__SHIFT; | |
5989 | break; | |
5990 | case 1: | |
5991 | tmp &= ~CNB_PWRMGT_CNTL__GNB_SLOW_MODE_MASK; | |
5992 | tmp |= 2 << CNB_PWRMGT_CNTL__GNB_SLOW_MODE__SHIFT; | |
5993 | break; | |
5994 | case 2: | |
5995 | tmp |= CNB_PWRMGT_CNTL__GNB_SLOW_MASK; | |
5996 | break; | |
5997 | case 3: | |
5998 | tmp |= CNB_PWRMGT_CNTL__FORCE_NB_PS1_MASK; | |
5999 | break; | |
6000 | case 4: | |
6001 | tmp |= CNB_PWRMGT_CNTL__DPM_ENABLED_MASK; | |
6002 | break; | |
6003 | default: | |
6004 | DRM_ERROR("Invalid PCC GPIO: %u!\n", gpio.shift); | |
6005 | break; | |
6006 | } | |
6007 | WREG32_SMC(ixCNB_PWRMGT_CNTL, tmp); | |
6008 | } | |
6009 | ||
6010 | pi->voltage_control = CISLANDS_VOLTAGE_CONTROL_NONE; | |
6011 | pi->vddci_control = CISLANDS_VOLTAGE_CONTROL_NONE; | |
6012 | pi->mvdd_control = CISLANDS_VOLTAGE_CONTROL_NONE; | |
6013 | if (amdgpu_atombios_is_voltage_gpio(adev, VOLTAGE_TYPE_VDDC, VOLTAGE_OBJ_GPIO_LUT)) | |
6014 | pi->voltage_control = CISLANDS_VOLTAGE_CONTROL_BY_GPIO; | |
6015 | else if (amdgpu_atombios_is_voltage_gpio(adev, VOLTAGE_TYPE_VDDC, VOLTAGE_OBJ_SVID2)) | |
6016 | pi->voltage_control = CISLANDS_VOLTAGE_CONTROL_BY_SVID2; | |
6017 | ||
6018 | if (adev->pm.dpm.platform_caps & ATOM_PP_PLATFORM_CAP_VDDCI_CONTROL) { | |
6019 | if (amdgpu_atombios_is_voltage_gpio(adev, VOLTAGE_TYPE_VDDCI, VOLTAGE_OBJ_GPIO_LUT)) | |
6020 | pi->vddci_control = CISLANDS_VOLTAGE_CONTROL_BY_GPIO; | |
6021 | else if (amdgpu_atombios_is_voltage_gpio(adev, VOLTAGE_TYPE_VDDCI, VOLTAGE_OBJ_SVID2)) | |
6022 | pi->vddci_control = CISLANDS_VOLTAGE_CONTROL_BY_SVID2; | |
6023 | else | |
6024 | adev->pm.dpm.platform_caps &= ~ATOM_PP_PLATFORM_CAP_VDDCI_CONTROL; | |
6025 | } | |
6026 | ||
6027 | if (adev->pm.dpm.platform_caps & ATOM_PP_PLATFORM_CAP_MVDDCONTROL) { | |
6028 | if (amdgpu_atombios_is_voltage_gpio(adev, VOLTAGE_TYPE_MVDDC, VOLTAGE_OBJ_GPIO_LUT)) | |
6029 | pi->mvdd_control = CISLANDS_VOLTAGE_CONTROL_BY_GPIO; | |
6030 | else if (amdgpu_atombios_is_voltage_gpio(adev, VOLTAGE_TYPE_MVDDC, VOLTAGE_OBJ_SVID2)) | |
6031 | pi->mvdd_control = CISLANDS_VOLTAGE_CONTROL_BY_SVID2; | |
6032 | else | |
6033 | adev->pm.dpm.platform_caps &= ~ATOM_PP_PLATFORM_CAP_MVDDCONTROL; | |
6034 | } | |
6035 | ||
6036 | pi->vddc_phase_shed_control = true; | |
6037 | ||
6038 | #if defined(CONFIG_ACPI) | |
6039 | pi->pcie_performance_request = | |
6040 | amdgpu_acpi_is_pcie_performance_request_supported(adev); | |
6041 | #else | |
6042 | pi->pcie_performance_request = false; | |
6043 | #endif | |
6044 | ||
6045 | if (amdgpu_atom_parse_data_header(adev->mode_info.atom_context, index, &size, | |
6046 | &frev, &crev, &data_offset)) { | |
6047 | pi->caps_sclk_ss_support = true; | |
6048 | pi->caps_mclk_ss_support = true; | |
6049 | pi->dynamic_ss = true; | |
6050 | } else { | |
6051 | pi->caps_sclk_ss_support = false; | |
6052 | pi->caps_mclk_ss_support = false; | |
6053 | pi->dynamic_ss = true; | |
6054 | } | |
6055 | ||
6056 | if (adev->pm.int_thermal_type != THERMAL_TYPE_NONE) | |
6057 | pi->thermal_protection = true; | |
6058 | else | |
6059 | pi->thermal_protection = false; | |
6060 | ||
6061 | pi->caps_dynamic_ac_timing = true; | |
6062 | ||
6063 | pi->uvd_power_gated = false; | |
6064 | ||
6065 | /* make sure dc limits are valid */ | |
6066 | if ((adev->pm.dpm.dyn_state.max_clock_voltage_on_dc.sclk == 0) || | |
6067 | (adev->pm.dpm.dyn_state.max_clock_voltage_on_dc.mclk == 0)) | |
6068 | adev->pm.dpm.dyn_state.max_clock_voltage_on_dc = | |
6069 | adev->pm.dpm.dyn_state.max_clock_voltage_on_ac; | |
6070 | ||
6071 | pi->fan_ctrl_is_in_default_mode = true; | |
6072 | ||
6073 | return 0; | |
6074 | } | |
6075 | ||
6076 | static void | |
6077 | ci_dpm_debugfs_print_current_performance_level(struct amdgpu_device *adev, | |
6078 | struct seq_file *m) | |
6079 | { | |
6080 | struct ci_power_info *pi = ci_get_pi(adev); | |
6081 | struct amdgpu_ps *rps = &pi->current_rps; | |
6082 | u32 sclk = ci_get_average_sclk_freq(adev); | |
6083 | u32 mclk = ci_get_average_mclk_freq(adev); | |
9354573d RZ |
6084 | u32 activity_percent = 50; |
6085 | int ret; | |
6086 | ||
6087 | ret = ci_read_smc_soft_register(adev, offsetof(SMU7_SoftRegisters, AverageGraphicsA), | |
6088 | &activity_percent); | |
6089 | ||
6090 | if (ret == 0) { | |
6091 | activity_percent += 0x80; | |
6092 | activity_percent >>= 8; | |
6093 | activity_percent = activity_percent > 100 ? 100 : activity_percent; | |
6094 | } | |
a2e73f56 AD |
6095 | |
6096 | seq_printf(m, "uvd %sabled\n", pi->uvd_enabled ? "en" : "dis"); | |
6097 | seq_printf(m, "vce %sabled\n", rps->vce_active ? "en" : "dis"); | |
6098 | seq_printf(m, "power level avg sclk: %u mclk: %u\n", | |
6099 | sclk, mclk); | |
9354573d | 6100 | seq_printf(m, "GPU load: %u %%\n", activity_percent); |
a2e73f56 AD |
6101 | } |
6102 | ||
6103 | static void ci_dpm_print_power_state(struct amdgpu_device *adev, | |
6104 | struct amdgpu_ps *rps) | |
6105 | { | |
6106 | struct ci_ps *ps = ci_get_ps(rps); | |
6107 | struct ci_pl *pl; | |
6108 | int i; | |
6109 | ||
6110 | amdgpu_dpm_print_class_info(rps->class, rps->class2); | |
6111 | amdgpu_dpm_print_cap_info(rps->caps); | |
6112 | printk("\tuvd vclk: %d dclk: %d\n", rps->vclk, rps->dclk); | |
6113 | for (i = 0; i < ps->performance_level_count; i++) { | |
6114 | pl = &ps->performance_levels[i]; | |
6115 | printk("\t\tpower level %d sclk: %u mclk: %u pcie gen: %u pcie lanes: %u\n", | |
6116 | i, pl->sclk, pl->mclk, pl->pcie_gen + 1, pl->pcie_lane); | |
6117 | } | |
6118 | amdgpu_dpm_print_ps_status(adev, rps); | |
6119 | } | |
6120 | ||
6121 | static u32 ci_dpm_get_sclk(struct amdgpu_device *adev, bool low) | |
6122 | { | |
6123 | struct ci_power_info *pi = ci_get_pi(adev); | |
6124 | struct ci_ps *requested_state = ci_get_ps(&pi->requested_rps); | |
6125 | ||
6126 | if (low) | |
6127 | return requested_state->performance_levels[0].sclk; | |
6128 | else | |
6129 | return requested_state->performance_levels[requested_state->performance_level_count - 1].sclk; | |
6130 | } | |
6131 | ||
6132 | static u32 ci_dpm_get_mclk(struct amdgpu_device *adev, bool low) | |
6133 | { | |
6134 | struct ci_power_info *pi = ci_get_pi(adev); | |
6135 | struct ci_ps *requested_state = ci_get_ps(&pi->requested_rps); | |
6136 | ||
6137 | if (low) | |
6138 | return requested_state->performance_levels[0].mclk; | |
6139 | else | |
6140 | return requested_state->performance_levels[requested_state->performance_level_count - 1].mclk; | |
6141 | } | |
6142 | ||
6143 | /* get temperature in millidegrees */ | |
6144 | static int ci_dpm_get_temp(struct amdgpu_device *adev) | |
6145 | { | |
6146 | u32 temp; | |
6147 | int actual_temp = 0; | |
6148 | ||
6149 | temp = (RREG32_SMC(ixCG_MULT_THERMAL_STATUS) & CG_MULT_THERMAL_STATUS__CTF_TEMP_MASK) >> | |
6150 | CG_MULT_THERMAL_STATUS__CTF_TEMP__SHIFT; | |
6151 | ||
6152 | if (temp & 0x200) | |
6153 | actual_temp = 255; | |
6154 | else | |
6155 | actual_temp = temp & 0x1ff; | |
6156 | ||
6157 | actual_temp = actual_temp * 1000; | |
6158 | ||
6159 | return actual_temp; | |
6160 | } | |
6161 | ||
6162 | static int ci_set_temperature_range(struct amdgpu_device *adev) | |
6163 | { | |
6164 | int ret; | |
6165 | ||
6166 | ret = ci_thermal_enable_alert(adev, false); | |
6167 | if (ret) | |
6168 | return ret; | |
6169 | ret = ci_thermal_set_temperature_range(adev, CISLANDS_TEMP_RANGE_MIN, | |
6170 | CISLANDS_TEMP_RANGE_MAX); | |
6171 | if (ret) | |
6172 | return ret; | |
6173 | ret = ci_thermal_enable_alert(adev, true); | |
6174 | if (ret) | |
6175 | return ret; | |
6176 | return ret; | |
6177 | } | |
6178 | ||
5fc3aeeb | 6179 | static int ci_dpm_early_init(void *handle) |
a2e73f56 | 6180 | { |
5fc3aeeb | 6181 | struct amdgpu_device *adev = (struct amdgpu_device *)handle; |
6182 | ||
a2e73f56 AD |
6183 | ci_dpm_set_dpm_funcs(adev); |
6184 | ci_dpm_set_irq_funcs(adev); | |
6185 | ||
6186 | return 0; | |
6187 | } | |
6188 | ||
5fc3aeeb | 6189 | static int ci_dpm_late_init(void *handle) |
a2e73f56 AD |
6190 | { |
6191 | int ret; | |
5fc3aeeb | 6192 | struct amdgpu_device *adev = (struct amdgpu_device *)handle; |
a2e73f56 AD |
6193 | |
6194 | if (!amdgpu_dpm) | |
6195 | return 0; | |
6196 | ||
fa022a9b AD |
6197 | /* init the sysfs and debugfs files late */ |
6198 | ret = amdgpu_pm_sysfs_init(adev); | |
6199 | if (ret) | |
6200 | return ret; | |
6201 | ||
a2e73f56 AD |
6202 | ret = ci_set_temperature_range(adev); |
6203 | if (ret) | |
6204 | return ret; | |
6205 | ||
6206 | ci_dpm_powergate_uvd(adev, true); | |
6207 | ||
6208 | return 0; | |
6209 | } | |
6210 | ||
5fc3aeeb | 6211 | static int ci_dpm_sw_init(void *handle) |
a2e73f56 AD |
6212 | { |
6213 | int ret; | |
5fc3aeeb | 6214 | struct amdgpu_device *adev = (struct amdgpu_device *)handle; |
a2e73f56 AD |
6215 | |
6216 | ret = amdgpu_irq_add_id(adev, 230, &adev->pm.dpm.thermal.irq); | |
6217 | if (ret) | |
6218 | return ret; | |
6219 | ||
6220 | ret = amdgpu_irq_add_id(adev, 231, &adev->pm.dpm.thermal.irq); | |
6221 | if (ret) | |
6222 | return ret; | |
6223 | ||
6224 | /* default to balanced state */ | |
6225 | adev->pm.dpm.state = POWER_STATE_TYPE_BALANCED; | |
6226 | adev->pm.dpm.user_state = POWER_STATE_TYPE_BALANCED; | |
6227 | adev->pm.dpm.forced_level = AMDGPU_DPM_FORCED_LEVEL_AUTO; | |
6228 | adev->pm.default_sclk = adev->clock.default_sclk; | |
6229 | adev->pm.default_mclk = adev->clock.default_mclk; | |
6230 | adev->pm.current_sclk = adev->clock.default_sclk; | |
6231 | adev->pm.current_mclk = adev->clock.default_mclk; | |
6232 | adev->pm.int_thermal_type = THERMAL_TYPE_NONE; | |
6233 | ||
6234 | if (amdgpu_dpm == 0) | |
6235 | return 0; | |
6236 | ||
faad24cf CK |
6237 | ret = ci_dpm_init_microcode(adev); |
6238 | if (ret) | |
6239 | return ret; | |
6240 | ||
a2e73f56 AD |
6241 | INIT_WORK(&adev->pm.dpm.thermal.work, amdgpu_dpm_thermal_work_handler); |
6242 | mutex_lock(&adev->pm.mutex); | |
6243 | ret = ci_dpm_init(adev); | |
6244 | if (ret) | |
6245 | goto dpm_failed; | |
6246 | adev->pm.dpm.current_ps = adev->pm.dpm.requested_ps = adev->pm.dpm.boot_ps; | |
6247 | if (amdgpu_dpm == 1) | |
6248 | amdgpu_pm_print_power_states(adev); | |
a2e73f56 AD |
6249 | mutex_unlock(&adev->pm.mutex); |
6250 | DRM_INFO("amdgpu: dpm initialized\n"); | |
6251 | ||
6252 | return 0; | |
6253 | ||
6254 | dpm_failed: | |
6255 | ci_dpm_fini(adev); | |
6256 | mutex_unlock(&adev->pm.mutex); | |
6257 | DRM_ERROR("amdgpu: dpm initialization failed\n"); | |
6258 | return ret; | |
6259 | } | |
6260 | ||
5fc3aeeb | 6261 | static int ci_dpm_sw_fini(void *handle) |
a2e73f56 | 6262 | { |
5fc3aeeb | 6263 | struct amdgpu_device *adev = (struct amdgpu_device *)handle; |
6264 | ||
a2e73f56 AD |
6265 | mutex_lock(&adev->pm.mutex); |
6266 | amdgpu_pm_sysfs_fini(adev); | |
6267 | ci_dpm_fini(adev); | |
6268 | mutex_unlock(&adev->pm.mutex); | |
6269 | ||
6270 | return 0; | |
6271 | } | |
6272 | ||
5fc3aeeb | 6273 | static int ci_dpm_hw_init(void *handle) |
a2e73f56 AD |
6274 | { |
6275 | int ret; | |
6276 | ||
5fc3aeeb | 6277 | struct amdgpu_device *adev = (struct amdgpu_device *)handle; |
6278 | ||
a2e73f56 AD |
6279 | if (!amdgpu_dpm) |
6280 | return 0; | |
6281 | ||
6282 | mutex_lock(&adev->pm.mutex); | |
6283 | ci_dpm_setup_asic(adev); | |
6284 | ret = ci_dpm_enable(adev); | |
6285 | if (ret) | |
6286 | adev->pm.dpm_enabled = false; | |
6287 | else | |
6288 | adev->pm.dpm_enabled = true; | |
6289 | mutex_unlock(&adev->pm.mutex); | |
6290 | ||
6291 | return ret; | |
6292 | } | |
6293 | ||
5fc3aeeb | 6294 | static int ci_dpm_hw_fini(void *handle) |
a2e73f56 | 6295 | { |
5fc3aeeb | 6296 | struct amdgpu_device *adev = (struct amdgpu_device *)handle; |
6297 | ||
a2e73f56 AD |
6298 | if (adev->pm.dpm_enabled) { |
6299 | mutex_lock(&adev->pm.mutex); | |
6300 | ci_dpm_disable(adev); | |
6301 | mutex_unlock(&adev->pm.mutex); | |
6302 | } | |
6303 | ||
6304 | return 0; | |
6305 | } | |
6306 | ||
5fc3aeeb | 6307 | static int ci_dpm_suspend(void *handle) |
a2e73f56 | 6308 | { |
5fc3aeeb | 6309 | struct amdgpu_device *adev = (struct amdgpu_device *)handle; |
6310 | ||
a2e73f56 AD |
6311 | if (adev->pm.dpm_enabled) { |
6312 | mutex_lock(&adev->pm.mutex); | |
6313 | /* disable dpm */ | |
6314 | ci_dpm_disable(adev); | |
6315 | /* reset the power state */ | |
6316 | adev->pm.dpm.current_ps = adev->pm.dpm.requested_ps = adev->pm.dpm.boot_ps; | |
6317 | mutex_unlock(&adev->pm.mutex); | |
6318 | } | |
6319 | return 0; | |
6320 | } | |
6321 | ||
5fc3aeeb | 6322 | static int ci_dpm_resume(void *handle) |
a2e73f56 AD |
6323 | { |
6324 | int ret; | |
5fc3aeeb | 6325 | struct amdgpu_device *adev = (struct amdgpu_device *)handle; |
a2e73f56 AD |
6326 | |
6327 | if (adev->pm.dpm_enabled) { | |
6328 | /* asic init will reset to the boot state */ | |
6329 | mutex_lock(&adev->pm.mutex); | |
6330 | ci_dpm_setup_asic(adev); | |
6331 | ret = ci_dpm_enable(adev); | |
6332 | if (ret) | |
6333 | adev->pm.dpm_enabled = false; | |
6334 | else | |
6335 | adev->pm.dpm_enabled = true; | |
6336 | mutex_unlock(&adev->pm.mutex); | |
6337 | if (adev->pm.dpm_enabled) | |
6338 | amdgpu_pm_compute_clocks(adev); | |
6339 | } | |
6340 | return 0; | |
6341 | } | |
6342 | ||
5fc3aeeb | 6343 | static bool ci_dpm_is_idle(void *handle) |
a2e73f56 AD |
6344 | { |
6345 | /* XXX */ | |
6346 | return true; | |
6347 | } | |
6348 | ||
5fc3aeeb | 6349 | static int ci_dpm_wait_for_idle(void *handle) |
a2e73f56 AD |
6350 | { |
6351 | /* XXX */ | |
6352 | return 0; | |
6353 | } | |
6354 | ||
5fc3aeeb | 6355 | static void ci_dpm_print_status(void *handle) |
a2e73f56 | 6356 | { |
5fc3aeeb | 6357 | struct amdgpu_device *adev = (struct amdgpu_device *)handle; |
6358 | ||
a2e73f56 AD |
6359 | dev_info(adev->dev, "CIK DPM registers\n"); |
6360 | dev_info(adev->dev, " BIOS_SCRATCH_4=0x%08X\n", | |
6361 | RREG32(mmBIOS_SCRATCH_4)); | |
6362 | dev_info(adev->dev, " MC_ARB_DRAM_TIMING=0x%08X\n", | |
6363 | RREG32(mmMC_ARB_DRAM_TIMING)); | |
6364 | dev_info(adev->dev, " MC_ARB_DRAM_TIMING2=0x%08X\n", | |
6365 | RREG32(mmMC_ARB_DRAM_TIMING2)); | |
6366 | dev_info(adev->dev, " MC_ARB_BURST_TIME=0x%08X\n", | |
6367 | RREG32(mmMC_ARB_BURST_TIME)); | |
6368 | dev_info(adev->dev, " MC_ARB_DRAM_TIMING_1=0x%08X\n", | |
6369 | RREG32(mmMC_ARB_DRAM_TIMING_1)); | |
6370 | dev_info(adev->dev, " MC_ARB_DRAM_TIMING2_1=0x%08X\n", | |
6371 | RREG32(mmMC_ARB_DRAM_TIMING2_1)); | |
6372 | dev_info(adev->dev, " MC_CG_CONFIG=0x%08X\n", | |
6373 | RREG32(mmMC_CG_CONFIG)); | |
6374 | dev_info(adev->dev, " MC_ARB_CG=0x%08X\n", | |
6375 | RREG32(mmMC_ARB_CG)); | |
6376 | dev_info(adev->dev, " DIDT_SQ_CTRL0=0x%08X\n", | |
6377 | RREG32_DIDT(ixDIDT_SQ_CTRL0)); | |
6378 | dev_info(adev->dev, " DIDT_DB_CTRL0=0x%08X\n", | |
6379 | RREG32_DIDT(ixDIDT_DB_CTRL0)); | |
6380 | dev_info(adev->dev, " DIDT_TD_CTRL0=0x%08X\n", | |
6381 | RREG32_DIDT(ixDIDT_TD_CTRL0)); | |
6382 | dev_info(adev->dev, " DIDT_TCP_CTRL0=0x%08X\n", | |
6383 | RREG32_DIDT(ixDIDT_TCP_CTRL0)); | |
6384 | dev_info(adev->dev, " CG_THERMAL_INT=0x%08X\n", | |
6385 | RREG32_SMC(ixCG_THERMAL_INT)); | |
6386 | dev_info(adev->dev, " CG_THERMAL_CTRL=0x%08X\n", | |
6387 | RREG32_SMC(ixCG_THERMAL_CTRL)); | |
6388 | dev_info(adev->dev, " GENERAL_PWRMGT=0x%08X\n", | |
6389 | RREG32_SMC(ixGENERAL_PWRMGT)); | |
6390 | dev_info(adev->dev, " MC_SEQ_CNTL_3=0x%08X\n", | |
6391 | RREG32(mmMC_SEQ_CNTL_3)); | |
6392 | dev_info(adev->dev, " LCAC_MC0_CNTL=0x%08X\n", | |
6393 | RREG32_SMC(ixLCAC_MC0_CNTL)); | |
6394 | dev_info(adev->dev, " LCAC_MC1_CNTL=0x%08X\n", | |
6395 | RREG32_SMC(ixLCAC_MC1_CNTL)); | |
6396 | dev_info(adev->dev, " LCAC_CPL_CNTL=0x%08X\n", | |
6397 | RREG32_SMC(ixLCAC_CPL_CNTL)); | |
6398 | dev_info(adev->dev, " SCLK_PWRMGT_CNTL=0x%08X\n", | |
6399 | RREG32_SMC(ixSCLK_PWRMGT_CNTL)); | |
6400 | dev_info(adev->dev, " BIF_LNCNT_RESET=0x%08X\n", | |
6401 | RREG32(mmBIF_LNCNT_RESET)); | |
6402 | dev_info(adev->dev, " FIRMWARE_FLAGS=0x%08X\n", | |
6403 | RREG32_SMC(ixFIRMWARE_FLAGS)); | |
6404 | dev_info(adev->dev, " CG_SPLL_FUNC_CNTL=0x%08X\n", | |
6405 | RREG32_SMC(ixCG_SPLL_FUNC_CNTL)); | |
6406 | dev_info(adev->dev, " CG_SPLL_FUNC_CNTL_2=0x%08X\n", | |
6407 | RREG32_SMC(ixCG_SPLL_FUNC_CNTL_2)); | |
6408 | dev_info(adev->dev, " CG_SPLL_FUNC_CNTL_3=0x%08X\n", | |
6409 | RREG32_SMC(ixCG_SPLL_FUNC_CNTL_3)); | |
6410 | dev_info(adev->dev, " CG_SPLL_FUNC_CNTL_4=0x%08X\n", | |
6411 | RREG32_SMC(ixCG_SPLL_FUNC_CNTL_4)); | |
6412 | dev_info(adev->dev, " CG_SPLL_SPREAD_SPECTRUM=0x%08X\n", | |
6413 | RREG32_SMC(ixCG_SPLL_SPREAD_SPECTRUM)); | |
6414 | dev_info(adev->dev, " CG_SPLL_SPREAD_SPECTRUM_2=0x%08X\n", | |
6415 | RREG32_SMC(ixCG_SPLL_SPREAD_SPECTRUM_2)); | |
6416 | dev_info(adev->dev, " DLL_CNTL=0x%08X\n", | |
6417 | RREG32(mmDLL_CNTL)); | |
6418 | dev_info(adev->dev, " MCLK_PWRMGT_CNTL=0x%08X\n", | |
6419 | RREG32(mmMCLK_PWRMGT_CNTL)); | |
6420 | dev_info(adev->dev, " MPLL_AD_FUNC_CNTL=0x%08X\n", | |
6421 | RREG32(mmMPLL_AD_FUNC_CNTL)); | |
6422 | dev_info(adev->dev, " MPLL_DQ_FUNC_CNTL=0x%08X\n", | |
6423 | RREG32(mmMPLL_DQ_FUNC_CNTL)); | |
6424 | dev_info(adev->dev, " MPLL_FUNC_CNTL=0x%08X\n", | |
6425 | RREG32(mmMPLL_FUNC_CNTL)); | |
6426 | dev_info(adev->dev, " MPLL_FUNC_CNTL_1=0x%08X\n", | |
6427 | RREG32(mmMPLL_FUNC_CNTL_1)); | |
6428 | dev_info(adev->dev, " MPLL_FUNC_CNTL_2=0x%08X\n", | |
6429 | RREG32(mmMPLL_FUNC_CNTL_2)); | |
6430 | dev_info(adev->dev, " MPLL_SS1=0x%08X\n", | |
6431 | RREG32(mmMPLL_SS1)); | |
6432 | dev_info(adev->dev, " MPLL_SS2=0x%08X\n", | |
6433 | RREG32(mmMPLL_SS2)); | |
6434 | dev_info(adev->dev, " CG_DISPLAY_GAP_CNTL=0x%08X\n", | |
6435 | RREG32_SMC(ixCG_DISPLAY_GAP_CNTL)); | |
6436 | dev_info(adev->dev, " CG_DISPLAY_GAP_CNTL2=0x%08X\n", | |
6437 | RREG32_SMC(ixCG_DISPLAY_GAP_CNTL2)); | |
6438 | dev_info(adev->dev, " CG_STATIC_SCREEN_PARAMETER=0x%08X\n", | |
6439 | RREG32_SMC(ixCG_STATIC_SCREEN_PARAMETER)); | |
6440 | dev_info(adev->dev, " CG_FREQ_TRAN_VOTING_0=0x%08X\n", | |
6441 | RREG32_SMC(ixCG_FREQ_TRAN_VOTING_0)); | |
6442 | dev_info(adev->dev, " CG_FREQ_TRAN_VOTING_1=0x%08X\n", | |
6443 | RREG32_SMC(ixCG_FREQ_TRAN_VOTING_1)); | |
6444 | dev_info(adev->dev, " CG_FREQ_TRAN_VOTING_2=0x%08X\n", | |
6445 | RREG32_SMC(ixCG_FREQ_TRAN_VOTING_2)); | |
6446 | dev_info(adev->dev, " CG_FREQ_TRAN_VOTING_3=0x%08X\n", | |
6447 | RREG32_SMC(ixCG_FREQ_TRAN_VOTING_3)); | |
6448 | dev_info(adev->dev, " CG_FREQ_TRAN_VOTING_4=0x%08X\n", | |
6449 | RREG32_SMC(ixCG_FREQ_TRAN_VOTING_4)); | |
6450 | dev_info(adev->dev, " CG_FREQ_TRAN_VOTING_5=0x%08X\n", | |
6451 | RREG32_SMC(ixCG_FREQ_TRAN_VOTING_5)); | |
6452 | dev_info(adev->dev, " CG_FREQ_TRAN_VOTING_6=0x%08X\n", | |
6453 | RREG32_SMC(ixCG_FREQ_TRAN_VOTING_6)); | |
6454 | dev_info(adev->dev, " CG_FREQ_TRAN_VOTING_7=0x%08X\n", | |
6455 | RREG32_SMC(ixCG_FREQ_TRAN_VOTING_7)); | |
6456 | dev_info(adev->dev, " RCU_UC_EVENTS=0x%08X\n", | |
6457 | RREG32_SMC(ixRCU_UC_EVENTS)); | |
6458 | dev_info(adev->dev, " DPM_TABLE_475=0x%08X\n", | |
6459 | RREG32_SMC(ixDPM_TABLE_475)); | |
6460 | dev_info(adev->dev, " MC_SEQ_RAS_TIMING_LP=0x%08X\n", | |
6461 | RREG32(mmMC_SEQ_RAS_TIMING_LP)); | |
6462 | dev_info(adev->dev, " MC_SEQ_RAS_TIMING=0x%08X\n", | |
6463 | RREG32(mmMC_SEQ_RAS_TIMING)); | |
6464 | dev_info(adev->dev, " MC_SEQ_CAS_TIMING_LP=0x%08X\n", | |
6465 | RREG32(mmMC_SEQ_CAS_TIMING_LP)); | |
6466 | dev_info(adev->dev, " MC_SEQ_CAS_TIMING=0x%08X\n", | |
6467 | RREG32(mmMC_SEQ_CAS_TIMING)); | |
6468 | dev_info(adev->dev, " MC_SEQ_DLL_STBY_LP=0x%08X\n", | |
6469 | RREG32(mmMC_SEQ_DLL_STBY_LP)); | |
6470 | dev_info(adev->dev, " MC_SEQ_DLL_STBY=0x%08X\n", | |
6471 | RREG32(mmMC_SEQ_DLL_STBY)); | |
6472 | dev_info(adev->dev, " MC_SEQ_G5PDX_CMD0_LP=0x%08X\n", | |
6473 | RREG32(mmMC_SEQ_G5PDX_CMD0_LP)); | |
6474 | dev_info(adev->dev, " MC_SEQ_G5PDX_CMD0=0x%08X\n", | |
6475 | RREG32(mmMC_SEQ_G5PDX_CMD0)); | |
6476 | dev_info(adev->dev, " MC_SEQ_G5PDX_CMD1_LP=0x%08X\n", | |
6477 | RREG32(mmMC_SEQ_G5PDX_CMD1_LP)); | |
6478 | dev_info(adev->dev, " MC_SEQ_G5PDX_CMD1=0x%08X\n", | |
6479 | RREG32(mmMC_SEQ_G5PDX_CMD1)); | |
6480 | dev_info(adev->dev, " MC_SEQ_G5PDX_CTRL_LP=0x%08X\n", | |
6481 | RREG32(mmMC_SEQ_G5PDX_CTRL_LP)); | |
6482 | dev_info(adev->dev, " MC_SEQ_G5PDX_CTRL=0x%08X\n", | |
6483 | RREG32(mmMC_SEQ_G5PDX_CTRL)); | |
6484 | dev_info(adev->dev, " MC_SEQ_PMG_DVS_CMD_LP=0x%08X\n", | |
6485 | RREG32(mmMC_SEQ_PMG_DVS_CMD_LP)); | |
6486 | dev_info(adev->dev, " MC_SEQ_PMG_DVS_CMD=0x%08X\n", | |
6487 | RREG32(mmMC_SEQ_PMG_DVS_CMD)); | |
6488 | dev_info(adev->dev, " MC_SEQ_PMG_DVS_CTL_LP=0x%08X\n", | |
6489 | RREG32(mmMC_SEQ_PMG_DVS_CTL_LP)); | |
6490 | dev_info(adev->dev, " MC_SEQ_PMG_DVS_CTL=0x%08X\n", | |
6491 | RREG32(mmMC_SEQ_PMG_DVS_CTL)); | |
6492 | dev_info(adev->dev, " MC_SEQ_MISC_TIMING_LP=0x%08X\n", | |
6493 | RREG32(mmMC_SEQ_MISC_TIMING_LP)); | |
6494 | dev_info(adev->dev, " MC_SEQ_MISC_TIMING=0x%08X\n", | |
6495 | RREG32(mmMC_SEQ_MISC_TIMING)); | |
6496 | dev_info(adev->dev, " MC_SEQ_MISC_TIMING2_LP=0x%08X\n", | |
6497 | RREG32(mmMC_SEQ_MISC_TIMING2_LP)); | |
6498 | dev_info(adev->dev, " MC_SEQ_MISC_TIMING2=0x%08X\n", | |
6499 | RREG32(mmMC_SEQ_MISC_TIMING2)); | |
6500 | dev_info(adev->dev, " MC_SEQ_PMG_CMD_EMRS_LP=0x%08X\n", | |
6501 | RREG32(mmMC_SEQ_PMG_CMD_EMRS_LP)); | |
6502 | dev_info(adev->dev, " MC_PMG_CMD_EMRS=0x%08X\n", | |
6503 | RREG32(mmMC_PMG_CMD_EMRS)); | |
6504 | dev_info(adev->dev, " MC_SEQ_PMG_CMD_MRS_LP=0x%08X\n", | |
6505 | RREG32(mmMC_SEQ_PMG_CMD_MRS_LP)); | |
6506 | dev_info(adev->dev, " MC_PMG_CMD_MRS=0x%08X\n", | |
6507 | RREG32(mmMC_PMG_CMD_MRS)); | |
6508 | dev_info(adev->dev, " MC_SEQ_PMG_CMD_MRS1_LP=0x%08X\n", | |
6509 | RREG32(mmMC_SEQ_PMG_CMD_MRS1_LP)); | |
6510 | dev_info(adev->dev, " MC_PMG_CMD_MRS1=0x%08X\n", | |
6511 | RREG32(mmMC_PMG_CMD_MRS1)); | |
6512 | dev_info(adev->dev, " MC_SEQ_WR_CTL_D0_LP=0x%08X\n", | |
6513 | RREG32(mmMC_SEQ_WR_CTL_D0_LP)); | |
6514 | dev_info(adev->dev, " MC_SEQ_WR_CTL_D0=0x%08X\n", | |
6515 | RREG32(mmMC_SEQ_WR_CTL_D0)); | |
6516 | dev_info(adev->dev, " MC_SEQ_WR_CTL_D1_LP=0x%08X\n", | |
6517 | RREG32(mmMC_SEQ_WR_CTL_D1_LP)); | |
6518 | dev_info(adev->dev, " MC_SEQ_WR_CTL_D1=0x%08X\n", | |
6519 | RREG32(mmMC_SEQ_WR_CTL_D1)); | |
6520 | dev_info(adev->dev, " MC_SEQ_RD_CTL_D0_LP=0x%08X\n", | |
6521 | RREG32(mmMC_SEQ_RD_CTL_D0_LP)); | |
6522 | dev_info(adev->dev, " MC_SEQ_RD_CTL_D0=0x%08X\n", | |
6523 | RREG32(mmMC_SEQ_RD_CTL_D0)); | |
6524 | dev_info(adev->dev, " MC_SEQ_RD_CTL_D1_LP=0x%08X\n", | |
6525 | RREG32(mmMC_SEQ_RD_CTL_D1_LP)); | |
6526 | dev_info(adev->dev, " MC_SEQ_RD_CTL_D1=0x%08X\n", | |
6527 | RREG32(mmMC_SEQ_RD_CTL_D1)); | |
6528 | dev_info(adev->dev, " MC_SEQ_PMG_TIMING_LP=0x%08X\n", | |
6529 | RREG32(mmMC_SEQ_PMG_TIMING_LP)); | |
6530 | dev_info(adev->dev, " MC_SEQ_PMG_TIMING=0x%08X\n", | |
6531 | RREG32(mmMC_SEQ_PMG_TIMING)); | |
6532 | dev_info(adev->dev, " MC_SEQ_PMG_CMD_MRS2_LP=0x%08X\n", | |
6533 | RREG32(mmMC_SEQ_PMG_CMD_MRS2_LP)); | |
6534 | dev_info(adev->dev, " MC_PMG_CMD_MRS2=0x%08X\n", | |
6535 | RREG32(mmMC_PMG_CMD_MRS2)); | |
6536 | dev_info(adev->dev, " MC_SEQ_WR_CTL_2_LP=0x%08X\n", | |
6537 | RREG32(mmMC_SEQ_WR_CTL_2_LP)); | |
6538 | dev_info(adev->dev, " MC_SEQ_WR_CTL_2=0x%08X\n", | |
6539 | RREG32(mmMC_SEQ_WR_CTL_2)); | |
6540 | dev_info(adev->dev, " PCIE_LC_SPEED_CNTL=0x%08X\n", | |
6541 | RREG32_PCIE(ixPCIE_LC_SPEED_CNTL)); | |
6542 | dev_info(adev->dev, " PCIE_LC_LINK_WIDTH_CNTL=0x%08X\n", | |
6543 | RREG32_PCIE(ixPCIE_LC_LINK_WIDTH_CNTL)); | |
6544 | dev_info(adev->dev, " SMC_IND_INDEX_0=0x%08X\n", | |
6545 | RREG32(mmSMC_IND_INDEX_0)); | |
6546 | dev_info(adev->dev, " SMC_IND_DATA_0=0x%08X\n", | |
6547 | RREG32(mmSMC_IND_DATA_0)); | |
6548 | dev_info(adev->dev, " SMC_IND_ACCESS_CNTL=0x%08X\n", | |
6549 | RREG32(mmSMC_IND_ACCESS_CNTL)); | |
6550 | dev_info(adev->dev, " SMC_RESP_0=0x%08X\n", | |
6551 | RREG32(mmSMC_RESP_0)); | |
6552 | dev_info(adev->dev, " SMC_MESSAGE_0=0x%08X\n", | |
6553 | RREG32(mmSMC_MESSAGE_0)); | |
6554 | dev_info(adev->dev, " SMC_SYSCON_RESET_CNTL=0x%08X\n", | |
6555 | RREG32_SMC(ixSMC_SYSCON_RESET_CNTL)); | |
6556 | dev_info(adev->dev, " SMC_SYSCON_CLOCK_CNTL_0=0x%08X\n", | |
6557 | RREG32_SMC(ixSMC_SYSCON_CLOCK_CNTL_0)); | |
6558 | dev_info(adev->dev, " SMC_SYSCON_MISC_CNTL=0x%08X\n", | |
6559 | RREG32_SMC(ixSMC_SYSCON_MISC_CNTL)); | |
6560 | dev_info(adev->dev, " SMC_PC_C=0x%08X\n", | |
6561 | RREG32_SMC(ixSMC_PC_C)); | |
6562 | } | |
6563 | ||
5fc3aeeb | 6564 | static int ci_dpm_soft_reset(void *handle) |
a2e73f56 AD |
6565 | { |
6566 | return 0; | |
6567 | } | |
6568 | ||
6569 | static int ci_dpm_set_interrupt_state(struct amdgpu_device *adev, | |
6570 | struct amdgpu_irq_src *source, | |
6571 | unsigned type, | |
6572 | enum amdgpu_interrupt_state state) | |
6573 | { | |
6574 | u32 cg_thermal_int; | |
6575 | ||
6576 | switch (type) { | |
6577 | case AMDGPU_THERMAL_IRQ_LOW_TO_HIGH: | |
6578 | switch (state) { | |
6579 | case AMDGPU_IRQ_STATE_DISABLE: | |
6580 | cg_thermal_int = RREG32_SMC(ixCG_THERMAL_INT); | |
c305fd5f | 6581 | cg_thermal_int |= CG_THERMAL_INT_CTRL__THERM_INTH_MASK_MASK; |
a2e73f56 AD |
6582 | WREG32_SMC(ixCG_THERMAL_INT, cg_thermal_int); |
6583 | break; | |
6584 | case AMDGPU_IRQ_STATE_ENABLE: | |
6585 | cg_thermal_int = RREG32_SMC(ixCG_THERMAL_INT); | |
c305fd5f | 6586 | cg_thermal_int &= ~CG_THERMAL_INT_CTRL__THERM_INTH_MASK_MASK; |
a2e73f56 AD |
6587 | WREG32_SMC(ixCG_THERMAL_INT, cg_thermal_int); |
6588 | break; | |
6589 | default: | |
6590 | break; | |
6591 | } | |
6592 | break; | |
6593 | ||
6594 | case AMDGPU_THERMAL_IRQ_HIGH_TO_LOW: | |
6595 | switch (state) { | |
6596 | case AMDGPU_IRQ_STATE_DISABLE: | |
6597 | cg_thermal_int = RREG32_SMC(ixCG_THERMAL_INT); | |
c305fd5f | 6598 | cg_thermal_int |= CG_THERMAL_INT_CTRL__THERM_INTL_MASK_MASK; |
a2e73f56 AD |
6599 | WREG32_SMC(ixCG_THERMAL_INT, cg_thermal_int); |
6600 | break; | |
6601 | case AMDGPU_IRQ_STATE_ENABLE: | |
6602 | cg_thermal_int = RREG32_SMC(ixCG_THERMAL_INT); | |
c305fd5f | 6603 | cg_thermal_int &= ~CG_THERMAL_INT_CTRL__THERM_INTL_MASK_MASK; |
a2e73f56 AD |
6604 | WREG32_SMC(ixCG_THERMAL_INT, cg_thermal_int); |
6605 | break; | |
6606 | default: | |
6607 | break; | |
6608 | } | |
6609 | break; | |
6610 | ||
6611 | default: | |
6612 | break; | |
6613 | } | |
6614 | return 0; | |
6615 | } | |
6616 | ||
6617 | static int ci_dpm_process_interrupt(struct amdgpu_device *adev, | |
6618 | struct amdgpu_irq_src *source, | |
6619 | struct amdgpu_iv_entry *entry) | |
6620 | { | |
6621 | bool queue_thermal = false; | |
6622 | ||
6623 | if (entry == NULL) | |
6624 | return -EINVAL; | |
6625 | ||
6626 | switch (entry->src_id) { | |
6627 | case 230: /* thermal low to high */ | |
6628 | DRM_DEBUG("IH: thermal low to high\n"); | |
6629 | adev->pm.dpm.thermal.high_to_low = false; | |
6630 | queue_thermal = true; | |
6631 | break; | |
6632 | case 231: /* thermal high to low */ | |
6633 | DRM_DEBUG("IH: thermal high to low\n"); | |
6634 | adev->pm.dpm.thermal.high_to_low = true; | |
6635 | queue_thermal = true; | |
6636 | break; | |
6637 | default: | |
6638 | break; | |
6639 | } | |
6640 | ||
6641 | if (queue_thermal) | |
6642 | schedule_work(&adev->pm.dpm.thermal.work); | |
6643 | ||
6644 | return 0; | |
6645 | } | |
6646 | ||
5fc3aeeb | 6647 | static int ci_dpm_set_clockgating_state(void *handle, |
6648 | enum amd_clockgating_state state) | |
a2e73f56 AD |
6649 | { |
6650 | return 0; | |
6651 | } | |
6652 | ||
5fc3aeeb | 6653 | static int ci_dpm_set_powergating_state(void *handle, |
6654 | enum amd_powergating_state state) | |
a2e73f56 AD |
6655 | { |
6656 | return 0; | |
6657 | } | |
6658 | ||
5fc3aeeb | 6659 | const struct amd_ip_funcs ci_dpm_ip_funcs = { |
a2e73f56 AD |
6660 | .early_init = ci_dpm_early_init, |
6661 | .late_init = ci_dpm_late_init, | |
6662 | .sw_init = ci_dpm_sw_init, | |
6663 | .sw_fini = ci_dpm_sw_fini, | |
6664 | .hw_init = ci_dpm_hw_init, | |
6665 | .hw_fini = ci_dpm_hw_fini, | |
6666 | .suspend = ci_dpm_suspend, | |
6667 | .resume = ci_dpm_resume, | |
6668 | .is_idle = ci_dpm_is_idle, | |
6669 | .wait_for_idle = ci_dpm_wait_for_idle, | |
6670 | .soft_reset = ci_dpm_soft_reset, | |
6671 | .print_status = ci_dpm_print_status, | |
6672 | .set_clockgating_state = ci_dpm_set_clockgating_state, | |
6673 | .set_powergating_state = ci_dpm_set_powergating_state, | |
6674 | }; | |
6675 | ||
6676 | static const struct amdgpu_dpm_funcs ci_dpm_funcs = { | |
6677 | .get_temperature = &ci_dpm_get_temp, | |
6678 | .pre_set_power_state = &ci_dpm_pre_set_power_state, | |
6679 | .set_power_state = &ci_dpm_set_power_state, | |
6680 | .post_set_power_state = &ci_dpm_post_set_power_state, | |
6681 | .display_configuration_changed = &ci_dpm_display_configuration_changed, | |
6682 | .get_sclk = &ci_dpm_get_sclk, | |
6683 | .get_mclk = &ci_dpm_get_mclk, | |
6684 | .print_power_state = &ci_dpm_print_power_state, | |
6685 | .debugfs_print_current_performance_level = &ci_dpm_debugfs_print_current_performance_level, | |
6686 | .force_performance_level = &ci_dpm_force_performance_level, | |
6687 | .vblank_too_short = &ci_dpm_vblank_too_short, | |
6688 | .powergate_uvd = &ci_dpm_powergate_uvd, | |
6689 | .set_fan_control_mode = &ci_dpm_set_fan_control_mode, | |
6690 | .get_fan_control_mode = &ci_dpm_get_fan_control_mode, | |
6691 | .set_fan_speed_percent = &ci_dpm_set_fan_speed_percent, | |
6692 | .get_fan_speed_percent = &ci_dpm_get_fan_speed_percent, | |
6693 | }; | |
6694 | ||
6695 | static void ci_dpm_set_dpm_funcs(struct amdgpu_device *adev) | |
6696 | { | |
6697 | if (adev->pm.funcs == NULL) | |
6698 | adev->pm.funcs = &ci_dpm_funcs; | |
6699 | } | |
6700 | ||
6701 | static const struct amdgpu_irq_src_funcs ci_dpm_irq_funcs = { | |
6702 | .set = ci_dpm_set_interrupt_state, | |
6703 | .process = ci_dpm_process_interrupt, | |
6704 | }; | |
6705 | ||
6706 | static void ci_dpm_set_irq_funcs(struct amdgpu_device *adev) | |
6707 | { | |
6708 | adev->pm.dpm.thermal.irq.num_types = AMDGPU_THERMAL_IRQ_LAST; | |
6709 | adev->pm.dpm.thermal.irq.funcs = &ci_dpm_irq_funcs; | |
6710 | } |