Commit | Line | Data |
---|---|---|
fb30fc59 SL |
1 | /* |
2 | * Copyright 2018 Advanced Micro Devices, Inc. | |
3 | * | |
4 | * Permission is hereby granted, free of charge, to any person obtaining a | |
5 | * copy of this software and associated documentation files (the "Software"), | |
6 | * to deal in the Software without restriction, including without limitation | |
7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
8 | * and/or sell copies of the Software, and to permit persons to whom the | |
9 | * Software is furnished to do so, subject to the following conditions: | |
10 | * | |
11 | * The above copyright notice and this permission notice shall be included in | |
12 | * all copies or substantial portions of the Software. | |
13 | * | |
14 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
15 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
16 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
17 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR | |
18 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | |
19 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
20 | * OTHER DEALINGS IN THE SOFTWARE. | |
21 | * | |
22 | * | |
23 | */ | |
24 | #include <linux/list.h> | |
25 | #include "amdgpu.h" | |
5183411b | 26 | #include "amdgpu_xgmi.h" |
029fbd43 | 27 | #include "amdgpu_ras.h" |
18f36157 | 28 | #include "soc15.h" |
24f9aacf | 29 | #include "df/df_3_6_offset.h" |
18f36157 HZ |
30 | #include "xgmi/xgmi_4_0_0_smn.h" |
31 | #include "xgmi/xgmi_4_0_0_sh_mask.h" | |
32 | #include "wafl/wafl2_4_0_0_smn.h" | |
33 | #include "wafl/wafl2_4_0_0_sh_mask.h" | |
fb30fc59 | 34 | |
3c4ff2dc JC |
35 | #define smnPCS_XGMI23_PCS_ERROR_STATUS 0x11a01210 |
36 | #define smnPCS_XGMI3X16_PCS_ERROR_STATUS 0x11a0020c | |
37 | #define smnPCS_GOPX1_PCS_ERROR_STATUS 0x12200210 | |
38 | ||
fb30fc59 SL |
39 | static DEFINE_MUTEX(xgmi_mutex); |
40 | ||
fb30fc59 SL |
41 | #define AMDGPU_MAX_XGMI_DEVICE_PER_HIVE 4 |
42 | ||
d95e8e97 | 43 | static LIST_HEAD(xgmi_hive_list); |
fb30fc59 | 44 | |
18f36157 HZ |
45 | static const int xgmi_pcs_err_status_reg_vg20[] = { |
46 | smnXGMI0_PCS_GOPX16_PCS_ERROR_STATUS, | |
47 | smnXGMI0_PCS_GOPX16_PCS_ERROR_STATUS + 0x100000, | |
48 | }; | |
49 | ||
50 | static const int wafl_pcs_err_status_reg_vg20[] = { | |
51 | smnPCS_GOPX1_0_PCS_GOPX1_PCS_ERROR_STATUS, | |
52 | smnPCS_GOPX1_0_PCS_GOPX1_PCS_ERROR_STATUS + 0x100000, | |
53 | }; | |
54 | ||
a61f41b1 HZ |
55 | static const int xgmi_pcs_err_status_reg_arct[] = { |
56 | smnXGMI0_PCS_GOPX16_PCS_ERROR_STATUS, | |
57 | smnXGMI0_PCS_GOPX16_PCS_ERROR_STATUS + 0x100000, | |
58 | smnXGMI0_PCS_GOPX16_PCS_ERROR_STATUS + 0x500000, | |
59 | smnXGMI0_PCS_GOPX16_PCS_ERROR_STATUS + 0x600000, | |
60 | smnXGMI0_PCS_GOPX16_PCS_ERROR_STATUS + 0x700000, | |
61 | smnXGMI0_PCS_GOPX16_PCS_ERROR_STATUS + 0x800000, | |
62 | }; | |
63 | ||
64 | /* same as vg20*/ | |
65 | static const int wafl_pcs_err_status_reg_arct[] = { | |
66 | smnPCS_GOPX1_0_PCS_GOPX1_PCS_ERROR_STATUS, | |
67 | smnPCS_GOPX1_0_PCS_GOPX1_PCS_ERROR_STATUS + 0x100000, | |
68 | }; | |
69 | ||
3c4ff2dc JC |
70 | static const int xgmi23_pcs_err_status_reg_aldebaran[] = { |
71 | smnPCS_XGMI23_PCS_ERROR_STATUS, | |
72 | smnPCS_XGMI23_PCS_ERROR_STATUS + 0x100000, | |
73 | smnPCS_XGMI23_PCS_ERROR_STATUS + 0x200000, | |
74 | smnPCS_XGMI23_PCS_ERROR_STATUS + 0x300000, | |
75 | smnPCS_XGMI23_PCS_ERROR_STATUS + 0x400000, | |
76 | smnPCS_XGMI23_PCS_ERROR_STATUS + 0x500000, | |
77 | smnPCS_XGMI23_PCS_ERROR_STATUS + 0x600000, | |
78 | smnPCS_XGMI23_PCS_ERROR_STATUS + 0x700000 | |
79 | }; | |
80 | ||
81 | static const int xgmi3x16_pcs_err_status_reg_aldebaran[] = { | |
82 | smnPCS_XGMI3X16_PCS_ERROR_STATUS, | |
83 | smnPCS_XGMI3X16_PCS_ERROR_STATUS + 0x100000, | |
84 | smnPCS_XGMI3X16_PCS_ERROR_STATUS + 0x200000, | |
85 | smnPCS_XGMI3X16_PCS_ERROR_STATUS + 0x300000, | |
86 | smnPCS_XGMI3X16_PCS_ERROR_STATUS + 0x400000, | |
87 | smnPCS_XGMI3X16_PCS_ERROR_STATUS + 0x500000, | |
88 | smnPCS_XGMI3X16_PCS_ERROR_STATUS + 0x600000, | |
89 | smnPCS_XGMI3X16_PCS_ERROR_STATUS + 0x700000 | |
90 | }; | |
91 | ||
92 | static const int walf_pcs_err_status_reg_aldebaran[] = { | |
93 | smnPCS_GOPX1_PCS_ERROR_STATUS, | |
94 | smnPCS_GOPX1_PCS_ERROR_STATUS + 0x100000 | |
95 | }; | |
96 | ||
18f36157 HZ |
97 | static const struct amdgpu_pcs_ras_field xgmi_pcs_ras_fields[] = { |
98 | {"XGMI PCS DataLossErr", | |
99 | SOC15_REG_FIELD(XGMI0_PCS_GOPX16_PCS_ERROR_STATUS, DataLossErr)}, | |
100 | {"XGMI PCS TrainingErr", | |
101 | SOC15_REG_FIELD(XGMI0_PCS_GOPX16_PCS_ERROR_STATUS, TrainingErr)}, | |
102 | {"XGMI PCS CRCErr", | |
103 | SOC15_REG_FIELD(XGMI0_PCS_GOPX16_PCS_ERROR_STATUS, CRCErr)}, | |
104 | {"XGMI PCS BERExceededErr", | |
105 | SOC15_REG_FIELD(XGMI0_PCS_GOPX16_PCS_ERROR_STATUS, BERExceededErr)}, | |
106 | {"XGMI PCS TxMetaDataErr", | |
107 | SOC15_REG_FIELD(XGMI0_PCS_GOPX16_PCS_ERROR_STATUS, TxMetaDataErr)}, | |
108 | {"XGMI PCS ReplayBufParityErr", | |
109 | SOC15_REG_FIELD(XGMI0_PCS_GOPX16_PCS_ERROR_STATUS, ReplayBufParityErr)}, | |
110 | {"XGMI PCS DataParityErr", | |
111 | SOC15_REG_FIELD(XGMI0_PCS_GOPX16_PCS_ERROR_STATUS, DataParityErr)}, | |
112 | {"XGMI PCS ReplayFifoOverflowErr", | |
113 | SOC15_REG_FIELD(XGMI0_PCS_GOPX16_PCS_ERROR_STATUS, ReplayFifoOverflowErr)}, | |
114 | {"XGMI PCS ReplayFifoUnderflowErr", | |
115 | SOC15_REG_FIELD(XGMI0_PCS_GOPX16_PCS_ERROR_STATUS, ReplayFifoUnderflowErr)}, | |
116 | {"XGMI PCS ElasticFifoOverflowErr", | |
117 | SOC15_REG_FIELD(XGMI0_PCS_GOPX16_PCS_ERROR_STATUS, ElasticFifoOverflowErr)}, | |
118 | {"XGMI PCS DeskewErr", | |
119 | SOC15_REG_FIELD(XGMI0_PCS_GOPX16_PCS_ERROR_STATUS, DeskewErr)}, | |
120 | {"XGMI PCS DataStartupLimitErr", | |
121 | SOC15_REG_FIELD(XGMI0_PCS_GOPX16_PCS_ERROR_STATUS, DataStartupLimitErr)}, | |
122 | {"XGMI PCS FCInitTimeoutErr", | |
123 | SOC15_REG_FIELD(XGMI0_PCS_GOPX16_PCS_ERROR_STATUS, FCInitTimeoutErr)}, | |
124 | {"XGMI PCS RecoveryTimeoutErr", | |
125 | SOC15_REG_FIELD(XGMI0_PCS_GOPX16_PCS_ERROR_STATUS, RecoveryTimeoutErr)}, | |
126 | {"XGMI PCS ReadySerialTimeoutErr", | |
127 | SOC15_REG_FIELD(XGMI0_PCS_GOPX16_PCS_ERROR_STATUS, ReadySerialTimeoutErr)}, | |
128 | {"XGMI PCS ReadySerialAttemptErr", | |
129 | SOC15_REG_FIELD(XGMI0_PCS_GOPX16_PCS_ERROR_STATUS, ReadySerialAttemptErr)}, | |
130 | {"XGMI PCS RecoveryAttemptErr", | |
131 | SOC15_REG_FIELD(XGMI0_PCS_GOPX16_PCS_ERROR_STATUS, RecoveryAttemptErr)}, | |
132 | {"XGMI PCS RecoveryRelockAttemptErr", | |
133 | SOC15_REG_FIELD(XGMI0_PCS_GOPX16_PCS_ERROR_STATUS, RecoveryRelockAttemptErr)}, | |
134 | }; | |
135 | ||
136 | static const struct amdgpu_pcs_ras_field wafl_pcs_ras_fields[] = { | |
137 | {"WAFL PCS DataLossErr", | |
138 | SOC15_REG_FIELD(PCS_GOPX1_0_PCS_GOPX1_PCS_ERROR_STATUS, DataLossErr)}, | |
139 | {"WAFL PCS TrainingErr", | |
140 | SOC15_REG_FIELD(PCS_GOPX1_0_PCS_GOPX1_PCS_ERROR_STATUS, TrainingErr)}, | |
141 | {"WAFL PCS CRCErr", | |
142 | SOC15_REG_FIELD(PCS_GOPX1_0_PCS_GOPX1_PCS_ERROR_STATUS, CRCErr)}, | |
143 | {"WAFL PCS BERExceededErr", | |
144 | SOC15_REG_FIELD(PCS_GOPX1_0_PCS_GOPX1_PCS_ERROR_STATUS, BERExceededErr)}, | |
145 | {"WAFL PCS TxMetaDataErr", | |
146 | SOC15_REG_FIELD(PCS_GOPX1_0_PCS_GOPX1_PCS_ERROR_STATUS, TxMetaDataErr)}, | |
147 | {"WAFL PCS ReplayBufParityErr", | |
148 | SOC15_REG_FIELD(PCS_GOPX1_0_PCS_GOPX1_PCS_ERROR_STATUS, ReplayBufParityErr)}, | |
149 | {"WAFL PCS DataParityErr", | |
150 | SOC15_REG_FIELD(PCS_GOPX1_0_PCS_GOPX1_PCS_ERROR_STATUS, DataParityErr)}, | |
151 | {"WAFL PCS ReplayFifoOverflowErr", | |
152 | SOC15_REG_FIELD(PCS_GOPX1_0_PCS_GOPX1_PCS_ERROR_STATUS, ReplayFifoOverflowErr)}, | |
153 | {"WAFL PCS ReplayFifoUnderflowErr", | |
154 | SOC15_REG_FIELD(PCS_GOPX1_0_PCS_GOPX1_PCS_ERROR_STATUS, ReplayFifoUnderflowErr)}, | |
155 | {"WAFL PCS ElasticFifoOverflowErr", | |
156 | SOC15_REG_FIELD(PCS_GOPX1_0_PCS_GOPX1_PCS_ERROR_STATUS, ElasticFifoOverflowErr)}, | |
157 | {"WAFL PCS DeskewErr", | |
158 | SOC15_REG_FIELD(PCS_GOPX1_0_PCS_GOPX1_PCS_ERROR_STATUS, DeskewErr)}, | |
159 | {"WAFL PCS DataStartupLimitErr", | |
160 | SOC15_REG_FIELD(PCS_GOPX1_0_PCS_GOPX1_PCS_ERROR_STATUS, DataStartupLimitErr)}, | |
161 | {"WAFL PCS FCInitTimeoutErr", | |
162 | SOC15_REG_FIELD(PCS_GOPX1_0_PCS_GOPX1_PCS_ERROR_STATUS, FCInitTimeoutErr)}, | |
163 | {"WAFL PCS RecoveryTimeoutErr", | |
164 | SOC15_REG_FIELD(PCS_GOPX1_0_PCS_GOPX1_PCS_ERROR_STATUS, RecoveryTimeoutErr)}, | |
165 | {"WAFL PCS ReadySerialTimeoutErr", | |
166 | SOC15_REG_FIELD(PCS_GOPX1_0_PCS_GOPX1_PCS_ERROR_STATUS, ReadySerialTimeoutErr)}, | |
167 | {"WAFL PCS ReadySerialAttemptErr", | |
168 | SOC15_REG_FIELD(PCS_GOPX1_0_PCS_GOPX1_PCS_ERROR_STATUS, ReadySerialAttemptErr)}, | |
169 | {"WAFL PCS RecoveryAttemptErr", | |
170 | SOC15_REG_FIELD(PCS_GOPX1_0_PCS_GOPX1_PCS_ERROR_STATUS, RecoveryAttemptErr)}, | |
171 | {"WAFL PCS RecoveryRelockAttemptErr", | |
172 | SOC15_REG_FIELD(PCS_GOPX1_0_PCS_GOPX1_PCS_ERROR_STATUS, RecoveryRelockAttemptErr)}, | |
173 | }; | |
174 | ||
1c1e53f7 TSD |
175 | /** |
176 | * DOC: AMDGPU XGMI Support | |
177 | * | |
178 | * XGMI is a high speed interconnect that joins multiple GPU cards | |
179 | * into a homogeneous memory space that is organized by a collective | |
180 | * hive ID and individual node IDs, both of which are 64-bit numbers. | |
181 | * | |
182 | * The file xgmi_device_id contains the unique per GPU device ID and | |
183 | * is stored in the /sys/class/drm/card${cardno}/device/ directory. | |
184 | * | |
185 | * Inside the device directory a sub-directory 'xgmi_hive_info' is | |
186 | * created which contains the hive ID and the list of nodes. | |
187 | * | |
188 | * The hive ID is stored in: | |
189 | * /sys/class/drm/card${cardno}/device/xgmi_hive_info/xgmi_hive_id | |
190 | * | |
191 | * The node information is stored in numbered directories: | |
192 | * /sys/class/drm/card${cardno}/device/xgmi_hive_info/node${nodeno}/xgmi_device_id | |
193 | * | |
194 | * Each device has their own xgmi_hive_info direction with a mirror | |
195 | * set of node sub-directories. | |
196 | * | |
197 | * The XGMI memory space is built by contiguously adding the power of | |
198 | * two padded VRAM space from each node to each other. | |
199 | * | |
200 | */ | |
201 | ||
d95e8e97 DL |
202 | static struct attribute amdgpu_xgmi_hive_id = { |
203 | .name = "xgmi_hive_id", | |
204 | .mode = S_IRUGO | |
205 | }; | |
1c1e53f7 | 206 | |
d95e8e97 DL |
207 | static struct attribute *amdgpu_xgmi_hive_attrs[] = { |
208 | &amdgpu_xgmi_hive_id, | |
209 | NULL | |
210 | }; | |
7ff61cdc | 211 | ATTRIBUTE_GROUPS(amdgpu_xgmi_hive); |
b1fa8c89 | 212 | |
d95e8e97 DL |
213 | static ssize_t amdgpu_xgmi_show_attrs(struct kobject *kobj, |
214 | struct attribute *attr, char *buf) | |
b1fa8c89 | 215 | { |
d95e8e97 DL |
216 | struct amdgpu_hive_info *hive = container_of( |
217 | kobj, struct amdgpu_hive_info, kobj); | |
b1fa8c89 | 218 | |
d95e8e97 DL |
219 | if (attr == &amdgpu_xgmi_hive_id) |
220 | return snprintf(buf, PAGE_SIZE, "%llu\n", hive->hive_id); | |
b1fa8c89 | 221 | |
d95e8e97 | 222 | return 0; |
b1fa8c89 AG |
223 | } |
224 | ||
d95e8e97 | 225 | static void amdgpu_xgmi_hive_release(struct kobject *kobj) |
b1fa8c89 | 226 | { |
d95e8e97 DL |
227 | struct amdgpu_hive_info *hive = container_of( |
228 | kobj, struct amdgpu_hive_info, kobj); | |
229 | ||
230 | mutex_destroy(&hive->hive_lock); | |
231 | kfree(hive); | |
b1fa8c89 AG |
232 | } |
233 | ||
d95e8e97 DL |
234 | static const struct sysfs_ops amdgpu_xgmi_hive_ops = { |
235 | .show = amdgpu_xgmi_show_attrs, | |
236 | }; | |
237 | ||
238 | struct kobj_type amdgpu_xgmi_hive_type = { | |
239 | .release = amdgpu_xgmi_hive_release, | |
240 | .sysfs_ops = &amdgpu_xgmi_hive_ops, | |
7ff61cdc | 241 | .default_groups = amdgpu_xgmi_hive_groups, |
d95e8e97 DL |
242 | }; |
243 | ||
b1fa8c89 AG |
244 | static ssize_t amdgpu_xgmi_show_device_id(struct device *dev, |
245 | struct device_attribute *attr, | |
246 | char *buf) | |
247 | { | |
248 | struct drm_device *ddev = dev_get_drvdata(dev); | |
1348969a | 249 | struct amdgpu_device *adev = drm_to_adev(ddev); |
b1fa8c89 | 250 | |
36000c7a | 251 | return sysfs_emit(buf, "%llu\n", adev->gmc.xgmi.node_id); |
b1fa8c89 AG |
252 | |
253 | } | |
254 | ||
24f9aacf JK |
255 | #define AMDGPU_XGMI_SET_FICAA(o) ((o) | 0x456801) |
256 | static ssize_t amdgpu_xgmi_show_error(struct device *dev, | |
257 | struct device_attribute *attr, | |
258 | char *buf) | |
259 | { | |
260 | struct drm_device *ddev = dev_get_drvdata(dev); | |
1348969a | 261 | struct amdgpu_device *adev = drm_to_adev(ddev); |
24f9aacf JK |
262 | uint32_t ficaa_pie_ctl_in, ficaa_pie_status_in; |
263 | uint64_t fica_out; | |
264 | unsigned int error_count = 0; | |
265 | ||
266 | ficaa_pie_ctl_in = AMDGPU_XGMI_SET_FICAA(0x200); | |
267 | ficaa_pie_status_in = AMDGPU_XGMI_SET_FICAA(0x208); | |
b1fa8c89 | 268 | |
cace4bff HZ |
269 | if ((!adev->df.funcs) || |
270 | (!adev->df.funcs->get_fica) || | |
271 | (!adev->df.funcs->set_fica)) | |
272 | return -EINVAL; | |
273 | ||
bdf84a80 | 274 | fica_out = adev->df.funcs->get_fica(adev, ficaa_pie_ctl_in); |
24f9aacf JK |
275 | if (fica_out != 0x1f) |
276 | pr_err("xGMI error counters not enabled!\n"); | |
277 | ||
bdf84a80 | 278 | fica_out = adev->df.funcs->get_fica(adev, ficaa_pie_status_in); |
24f9aacf JK |
279 | |
280 | if ((fica_out & 0xffff) == 2) | |
281 | error_count = ((fica_out >> 62) & 0x1) + (fica_out >> 63); | |
b1fa8c89 | 282 | |
bdf84a80 | 283 | adev->df.funcs->set_fica(adev, ficaa_pie_status_in, 0, 0); |
24f9aacf | 284 | |
36000c7a | 285 | return sysfs_emit(buf, "%u\n", error_count); |
24f9aacf JK |
286 | } |
287 | ||
288 | ||
289 | static DEVICE_ATTR(xgmi_device_id, S_IRUGO, amdgpu_xgmi_show_device_id, NULL); | |
290 | static DEVICE_ATTR(xgmi_error, S_IRUGO, amdgpu_xgmi_show_error, NULL); | |
b1fa8c89 AG |
291 | |
292 | static int amdgpu_xgmi_sysfs_add_dev_info(struct amdgpu_device *adev, | |
293 | struct amdgpu_hive_info *hive) | |
294 | { | |
295 | int ret = 0; | |
296 | char node[10] = { 0 }; | |
297 | ||
298 | /* Create xgmi device id file */ | |
299 | ret = device_create_file(adev->dev, &dev_attr_xgmi_device_id); | |
300 | if (ret) { | |
301 | dev_err(adev->dev, "XGMI: Failed to create device file xgmi_device_id\n"); | |
302 | return ret; | |
303 | } | |
304 | ||
24f9aacf JK |
305 | /* Create xgmi error file */ |
306 | ret = device_create_file(adev->dev, &dev_attr_xgmi_error); | |
307 | if (ret) | |
308 | pr_err("failed to create xgmi_error\n"); | |
309 | ||
310 | ||
b1fa8c89 | 311 | /* Create sysfs link to hive info folder on the first device */ |
d95e8e97 DL |
312 | if (hive->kobj.parent != (&adev->dev->kobj)) { |
313 | ret = sysfs_create_link(&adev->dev->kobj, &hive->kobj, | |
b1fa8c89 AG |
314 | "xgmi_hive_info"); |
315 | if (ret) { | |
316 | dev_err(adev->dev, "XGMI: Failed to create link to hive info"); | |
317 | goto remove_file; | |
318 | } | |
319 | } | |
320 | ||
d95e8e97 | 321 | sprintf(node, "node%d", atomic_read(&hive->number_devices)); |
b1fa8c89 | 322 | /* Create sysfs link form the hive folder to yourself */ |
d95e8e97 | 323 | ret = sysfs_create_link(&hive->kobj, &adev->dev->kobj, node); |
b1fa8c89 AG |
324 | if (ret) { |
325 | dev_err(adev->dev, "XGMI: Failed to create link from hive info"); | |
326 | goto remove_link; | |
327 | } | |
328 | ||
329 | goto success; | |
330 | ||
331 | ||
332 | remove_link: | |
4a580877 | 333 | sysfs_remove_link(&adev->dev->kobj, adev_to_drm(adev)->unique); |
b1fa8c89 AG |
334 | |
335 | remove_file: | |
336 | device_remove_file(adev->dev, &dev_attr_xgmi_device_id); | |
337 | ||
338 | success: | |
339 | return ret; | |
340 | } | |
341 | ||
342 | static void amdgpu_xgmi_sysfs_rem_dev_info(struct amdgpu_device *adev, | |
343 | struct amdgpu_hive_info *hive) | |
344 | { | |
a89b5dae JZ |
345 | char node[10]; |
346 | memset(node, 0, sizeof(node)); | |
347 | ||
b1fa8c89 | 348 | device_remove_file(adev->dev, &dev_attr_xgmi_device_id); |
a89b5dae JZ |
349 | device_remove_file(adev->dev, &dev_attr_xgmi_error); |
350 | ||
d95e8e97 | 351 | if (hive->kobj.parent != (&adev->dev->kobj)) |
a89b5dae JZ |
352 | sysfs_remove_link(&adev->dev->kobj,"xgmi_hive_info"); |
353 | ||
d95e8e97 DL |
354 | sprintf(node, "node%d", atomic_read(&hive->number_devices)); |
355 | sysfs_remove_link(&hive->kobj, node); | |
a89b5dae | 356 | |
b1fa8c89 AG |
357 | } |
358 | ||
359 | ||
360 | ||
d95e8e97 | 361 | struct amdgpu_hive_info *amdgpu_get_xgmi_hive(struct amdgpu_device *adev) |
fb30fc59 | 362 | { |
be8901c2 | 363 | struct amdgpu_hive_info *hive = NULL; |
d95e8e97 | 364 | int ret; |
fb30fc59 SL |
365 | |
366 | if (!adev->gmc.xgmi.hive_id) | |
367 | return NULL; | |
22d6575b | 368 | |
d95e8e97 DL |
369 | if (adev->hive) { |
370 | kobject_get(&adev->hive->kobj); | |
371 | return adev->hive; | |
372 | } | |
373 | ||
22d6575b TSD |
374 | mutex_lock(&xgmi_mutex); |
375 | ||
be8901c2 KW |
376 | list_for_each_entry(hive, &xgmi_hive_list, node) { |
377 | if (hive->hive_id == adev->gmc.xgmi.hive_id) | |
378 | goto pro_end; | |
fb30fc59 | 379 | } |
d95e8e97 DL |
380 | |
381 | hive = kzalloc(sizeof(*hive), GFP_KERNEL); | |
382 | if (!hive) { | |
383 | dev_err(adev->dev, "XGMI: allocation failed\n"); | |
384 | hive = NULL; | |
385 | goto pro_end; | |
22d6575b | 386 | } |
fb30fc59 SL |
387 | |
388 | /* initialize new hive if not exist */ | |
d95e8e97 DL |
389 | ret = kobject_init_and_add(&hive->kobj, |
390 | &amdgpu_xgmi_hive_type, | |
391 | &adev->dev->kobj, | |
392 | "%s", "xgmi_hive_info"); | |
393 | if (ret) { | |
394 | dev_err(adev->dev, "XGMI: failed initializing kobject for xgmi hive\n"); | |
7b833d68 | 395 | kobject_put(&hive->kobj); |
d95e8e97 DL |
396 | kfree(hive); |
397 | hive = NULL; | |
398 | goto pro_end; | |
b1fa8c89 AG |
399 | } |
400 | ||
d95e8e97 DL |
401 | hive->hive_id = adev->gmc.xgmi.hive_id; |
402 | INIT_LIST_HEAD(&hive->device_list); | |
403 | INIT_LIST_HEAD(&hive->node); | |
404 | mutex_init(&hive->hive_lock); | |
405 | atomic_set(&hive->in_reset, 0); | |
406 | atomic_set(&hive->number_devices, 0); | |
407 | task_barrier_init(&hive->tb); | |
408 | hive->pstate = AMDGPU_XGMI_PSTATE_UNKNOWN; | |
409 | hive->hi_req_gpu = NULL; | |
d84a430d JK |
410 | /* |
411 | * hive pstate on boot is high in vega20 so we have to go to low | |
412 | * pstate on after boot. | |
413 | */ | |
d95e8e97 DL |
414 | hive->hi_req_count = AMDGPU_MAX_XGMI_DEVICE_PER_HIVE; |
415 | list_add_tail(&hive->node, &xgmi_hive_list); | |
416 | ||
417 | pro_end: | |
418 | if (hive) | |
419 | kobject_get(&hive->kobj); | |
22d6575b | 420 | mutex_unlock(&xgmi_mutex); |
d95e8e97 DL |
421 | return hive; |
422 | } | |
ed2bf522 | 423 | |
d95e8e97 DL |
424 | void amdgpu_put_xgmi_hive(struct amdgpu_hive_info *hive) |
425 | { | |
426 | if (hive) | |
427 | kobject_put(&hive->kobj); | |
fb30fc59 SL |
428 | } |
429 | ||
df399b06 | 430 | int amdgpu_xgmi_set_pstate(struct amdgpu_device *adev, int pstate) |
431 | { | |
432 | int ret = 0; | |
a9f5f98f HZ |
433 | struct amdgpu_hive_info *hive; |
434 | struct amdgpu_device *request_adev; | |
d84a430d | 435 | bool is_hi_req = pstate == AMDGPU_XGMI_PSTATE_MAX_VEGA20; |
a9f5f98f | 436 | bool init_low; |
df399b06 | 437 | |
a9f5f98f HZ |
438 | hive = amdgpu_get_xgmi_hive(adev); |
439 | if (!hive) | |
440 | return 0; | |
441 | ||
442 | request_adev = hive->hi_req_gpu ? hive->hi_req_gpu : adev; | |
443 | init_low = hive->pstate == AMDGPU_XGMI_PSTATE_UNKNOWN; | |
d95e8e97 | 444 | amdgpu_put_xgmi_hive(hive); |
d84a430d | 445 | /* fw bug so temporarily disable pstate switching */ |
dfe31f25 JK |
446 | return 0; |
447 | ||
448 | if (!hive || adev->asic_type != CHIP_VEGA20) | |
df399b06 | 449 | return 0; |
450 | ||
f1403342 | 451 | mutex_lock(&hive->hive_lock); |
5c5b2ba0 | 452 | |
d84a430d JK |
453 | if (is_hi_req) |
454 | hive->hi_req_count++; | |
455 | else | |
456 | hive->hi_req_count--; | |
457 | ||
458 | /* | |
459 | * Vega20 only needs single peer to request pstate high for the hive to | |
460 | * go high but all peers must request pstate low for the hive to go low | |
461 | */ | |
462 | if (hive->pstate == pstate || | |
463 | (!is_hi_req && hive->hi_req_count && !init_low)) | |
cb5932f8 | 464 | goto out; |
93abb05f | 465 | |
d84a430d | 466 | dev_dbg(request_adev->dev, "Set xgmi pstate %d.\n", pstate); |
93abb05f | 467 | |
d84a430d | 468 | ret = amdgpu_dpm_set_xgmi_pstate(request_adev, pstate); |
5c5b2ba0 | 469 | if (ret) { |
d84a430d | 470 | dev_err(request_adev->dev, |
93abb05f | 471 | "XGMI: Set pstate failure on device %llx, hive %llx, ret %d", |
d84a430d JK |
472 | request_adev->gmc.xgmi.node_id, |
473 | request_adev->gmc.xgmi.hive_id, ret); | |
5c5b2ba0 EQ |
474 | goto out; |
475 | } | |
476 | ||
d84a430d JK |
477 | if (init_low) |
478 | hive->pstate = hive->hi_req_count ? | |
479 | hive->pstate : AMDGPU_XGMI_PSTATE_MIN; | |
480 | else { | |
5c5b2ba0 | 481 | hive->pstate = pstate; |
d84a430d JK |
482 | hive->hi_req_gpu = pstate != AMDGPU_XGMI_PSTATE_MIN ? |
483 | adev : NULL; | |
484 | } | |
5c5b2ba0 | 485 | out: |
f1403342 | 486 | mutex_unlock(&hive->hive_lock); |
df399b06 | 487 | return ret; |
488 | } | |
489 | ||
5183411b AG |
490 | int amdgpu_xgmi_update_topology(struct amdgpu_hive_info *hive, struct amdgpu_device *adev) |
491 | { | |
29c1ec24 | 492 | int ret; |
5183411b AG |
493 | |
494 | /* Each psp need to set the latest topology */ | |
495 | ret = psp_xgmi_set_topology_info(&adev->psp, | |
d95e8e97 | 496 | atomic_read(&hive->number_devices), |
da361dd1 | 497 | &adev->psp.xgmi_context.top_info); |
5183411b AG |
498 | if (ret) |
499 | dev_err(adev->dev, | |
500 | "XGMI: Set topology failure on device %llx, hive %llx, ret %d", | |
501 | adev->gmc.xgmi.node_id, | |
502 | adev->gmc.xgmi.hive_id, ret); | |
5183411b AG |
503 | |
504 | return ret; | |
505 | } | |
506 | ||
da361dd1 | 507 | |
4ac5617c JK |
508 | /* |
509 | * NOTE psp_xgmi_node_info.num_hops layout is as follows: | |
510 | * num_hops[7:6] = link type (0 = xGMI2, 1 = xGMI3, 2/3 = reserved) | |
511 | * num_hops[5:3] = reserved | |
512 | * num_hops[2:0] = number of hops | |
513 | */ | |
da361dd1 | 514 | int amdgpu_xgmi_get_hops_count(struct amdgpu_device *adev, |
515 | struct amdgpu_device *peer_adev) | |
516 | { | |
517 | struct psp_xgmi_topology_info *top = &adev->psp.xgmi_context.top_info; | |
4ac5617c | 518 | uint8_t num_hops_mask = 0x7; |
da361dd1 | 519 | int i; |
520 | ||
521 | for (i = 0 ; i < top->num_nodes; ++i) | |
522 | if (top->nodes[i].node_id == peer_adev->gmc.xgmi.node_id) | |
4ac5617c | 523 | return top->nodes[i].num_hops & num_hops_mask; |
da361dd1 | 524 | return -EINVAL; |
525 | } | |
526 | ||
3f46c4e9 JK |
527 | int amdgpu_xgmi_get_num_links(struct amdgpu_device *adev, |
528 | struct amdgpu_device *peer_adev) | |
529 | { | |
530 | struct psp_xgmi_topology_info *top = &adev->psp.xgmi_context.top_info; | |
531 | int i; | |
532 | ||
533 | for (i = 0 ; i < top->num_nodes; ++i) | |
534 | if (top->nodes[i].node_id == peer_adev->gmc.xgmi.node_id) | |
535 | return top->nodes[i].num_links; | |
536 | return -EINVAL; | |
537 | } | |
538 | ||
44357a1b JK |
539 | /* |
540 | * Devices that support extended data require the entire hive to initialize with | |
541 | * the shared memory buffer flag set. | |
542 | * | |
543 | * Hive locks and conditions apply - see amdgpu_xgmi_add_device | |
544 | */ | |
545 | static int amdgpu_xgmi_initialize_hive_get_data_partition(struct amdgpu_hive_info *hive, | |
546 | bool set_extended_data) | |
547 | { | |
548 | struct amdgpu_device *tmp_adev; | |
549 | int ret; | |
550 | ||
551 | list_for_each_entry(tmp_adev, &hive->device_list, gmc.xgmi.head) { | |
552 | ret = psp_xgmi_initialize(&tmp_adev->psp, set_extended_data, false); | |
553 | if (ret) { | |
554 | dev_err(tmp_adev->dev, | |
555 | "XGMI: Failed to initialize xgmi session for data partition %i\n", | |
556 | set_extended_data); | |
557 | return ret; | |
558 | } | |
559 | ||
560 | } | |
561 | ||
562 | return 0; | |
563 | } | |
564 | ||
fb30fc59 SL |
565 | int amdgpu_xgmi_add_device(struct amdgpu_device *adev) |
566 | { | |
da361dd1 | 567 | struct psp_xgmi_topology_info *top_info; |
fb30fc59 SL |
568 | struct amdgpu_hive_info *hive; |
569 | struct amdgpu_xgmi *entry; | |
5183411b | 570 | struct amdgpu_device *tmp_adev = NULL; |
fb30fc59 | 571 | |
75b2fce2 | 572 | int count = 0, ret = 0; |
fb30fc59 | 573 | |
47622ba0 | 574 | if (!adev->gmc.xgmi.supported) |
fb30fc59 | 575 | return 0; |
47622ba0 | 576 | |
e3c1b071 | 577 | if (!adev->gmc.xgmi.pending_reset && |
578 | amdgpu_device_ip_get_ip_block(adev, AMD_IP_BLOCK_TYPE_PSP)) { | |
44357a1b | 579 | ret = psp_xgmi_initialize(&adev->psp, false, true); |
0b9d3760 HZ |
580 | if (ret) { |
581 | dev_err(adev->dev, | |
582 | "XGMI: Failed to initialize xgmi session\n"); | |
583 | return ret; | |
584 | } | |
585 | ||
2f2eab3a OZ |
586 | ret = psp_xgmi_get_hive_id(&adev->psp, &adev->gmc.xgmi.hive_id); |
587 | if (ret) { | |
588 | dev_err(adev->dev, | |
589 | "XGMI: Failed to get hive id\n"); | |
590 | return ret; | |
591 | } | |
379c237e | 592 | |
2f2eab3a OZ |
593 | ret = psp_xgmi_get_node_id(&adev->psp, &adev->gmc.xgmi.node_id); |
594 | if (ret) { | |
595 | dev_err(adev->dev, | |
596 | "XGMI: Failed to get node id\n"); | |
597 | return ret; | |
598 | } | |
599 | } else { | |
600 | adev->gmc.xgmi.hive_id = 16; | |
601 | adev->gmc.xgmi.node_id = adev->gmc.xgmi.physical_node_id + 16; | |
379c237e | 602 | } |
fb30fc59 | 603 | |
d95e8e97 | 604 | hive = amdgpu_get_xgmi_hive(adev); |
36ca09a0 | 605 | if (!hive) { |
606 | ret = -EINVAL; | |
607 | dev_err(adev->dev, | |
c1219b94 | 608 | "XGMI: node 0x%llx, can not match hive 0x%llx in the hive list.\n", |
36ca09a0 | 609 | adev->gmc.xgmi.node_id, adev->gmc.xgmi.hive_id); |
fb30fc59 | 610 | goto exit; |
36ca09a0 | 611 | } |
d95e8e97 | 612 | mutex_lock(&hive->hive_lock); |
fb30fc59 | 613 | |
da361dd1 | 614 | top_info = &adev->psp.xgmi_context.top_info; |
5183411b | 615 | |
fb30fc59 SL |
616 | list_add_tail(&adev->gmc.xgmi.head, &hive->device_list); |
617 | list_for_each_entry(entry, &hive->device_list, head) | |
da361dd1 | 618 | top_info->nodes[count++].node_id = entry->node_id; |
e008299e | 619 | top_info->num_nodes = count; |
d95e8e97 | 620 | atomic_set(&hive->number_devices, count); |
fb30fc59 | 621 | |
f33a8770 AG |
622 | task_barrier_add_task(&hive->tb); |
623 | ||
e3c1b071 | 624 | if (!adev->gmc.xgmi.pending_reset && |
625 | amdgpu_device_ip_get_ip_block(adev, AMD_IP_BLOCK_TYPE_PSP)) { | |
75b2fce2 LM |
626 | list_for_each_entry(tmp_adev, &hive->device_list, gmc.xgmi.head) { |
627 | /* update node list for other device in the hive */ | |
628 | if (tmp_adev != adev) { | |
629 | top_info = &tmp_adev->psp.xgmi_context.top_info; | |
630 | top_info->nodes[count - 1].node_id = | |
631 | adev->gmc.xgmi.node_id; | |
632 | top_info->num_nodes = count; | |
633 | } | |
634 | ret = amdgpu_xgmi_update_topology(hive, tmp_adev); | |
635 | if (ret) | |
94561899 | 636 | goto exit_unlock; |
e008299e | 637 | } |
e008299e | 638 | |
75b2fce2 LM |
639 | /* get latest topology info for each device from psp */ |
640 | list_for_each_entry(tmp_adev, &hive->device_list, gmc.xgmi.head) { | |
641 | ret = psp_xgmi_get_topology_info(&tmp_adev->psp, count, | |
44357a1b | 642 | &tmp_adev->psp.xgmi_context.top_info, false); |
75b2fce2 LM |
643 | if (ret) { |
644 | dev_err(tmp_adev->dev, | |
645 | "XGMI: Get topology failure on device %llx, hive %llx, ret %d", | |
646 | tmp_adev->gmc.xgmi.node_id, | |
647 | tmp_adev->gmc.xgmi.hive_id, ret); | |
648 | /* To do : continue with some node failed or disable the whole hive */ | |
94561899 | 649 | goto exit_unlock; |
75b2fce2 | 650 | } |
a82c1566 | 651 | } |
44357a1b JK |
652 | |
653 | /* get topology again for hives that support extended data */ | |
654 | if (adev->psp.xgmi_context.supports_extended_data) { | |
655 | ||
656 | /* initialize the hive to get extended data. */ | |
657 | ret = amdgpu_xgmi_initialize_hive_get_data_partition(hive, true); | |
658 | if (ret) | |
659 | goto exit_unlock; | |
660 | ||
661 | /* get the extended data. */ | |
662 | list_for_each_entry(tmp_adev, &hive->device_list, gmc.xgmi.head) { | |
663 | ret = psp_xgmi_get_topology_info(&tmp_adev->psp, count, | |
664 | &tmp_adev->psp.xgmi_context.top_info, true); | |
665 | if (ret) { | |
666 | dev_err(tmp_adev->dev, | |
667 | "XGMI: Get topology for extended data failure on device %llx, hive %llx, ret %d", | |
668 | tmp_adev->gmc.xgmi.node_id, | |
669 | tmp_adev->gmc.xgmi.hive_id, ret); | |
670 | goto exit_unlock; | |
671 | } | |
672 | } | |
673 | ||
674 | /* initialize the hive to get non-extended data for the next round. */ | |
675 | ret = amdgpu_xgmi_initialize_hive_get_data_partition(hive, false); | |
676 | if (ret) | |
677 | goto exit_unlock; | |
678 | ||
679 | } | |
fb30fc59 | 680 | } |
a82c1566 | 681 | |
e3c1b071 | 682 | if (!ret && !adev->gmc.xgmi.pending_reset) |
b1fa8c89 AG |
683 | ret = amdgpu_xgmi_sysfs_add_dev_info(adev, hive); |
684 | ||
94561899 | 685 | exit_unlock: |
e008299e | 686 | mutex_unlock(&hive->hive_lock); |
687 | exit: | |
d95e8e97 DL |
688 | if (!ret) { |
689 | adev->hive = hive; | |
b1fa8c89 AG |
690 | dev_info(adev->dev, "XGMI: Add node %d, hive 0x%llx.\n", |
691 | adev->gmc.xgmi.physical_node_id, adev->gmc.xgmi.hive_id); | |
d95e8e97 DL |
692 | } else { |
693 | amdgpu_put_xgmi_hive(hive); | |
b1fa8c89 AG |
694 | dev_err(adev->dev, "XGMI: Failed to add node %d, hive 0x%llx ret: %d\n", |
695 | adev->gmc.xgmi.physical_node_id, adev->gmc.xgmi.hive_id, | |
696 | ret); | |
d95e8e97 | 697 | } |
b1fa8c89 | 698 | |
fb30fc59 SL |
699 | return ret; |
700 | } | |
a82400b5 | 701 | |
0b9d3760 | 702 | int amdgpu_xgmi_remove_device(struct amdgpu_device *adev) |
a82400b5 | 703 | { |
d95e8e97 | 704 | struct amdgpu_hive_info *hive = adev->hive; |
a82400b5 AG |
705 | |
706 | if (!adev->gmc.xgmi.supported) | |
0b9d3760 | 707 | return -EINVAL; |
a82400b5 | 708 | |
a82400b5 | 709 | if (!hive) |
0b9d3760 | 710 | return -EINVAL; |
a82400b5 | 711 | |
d95e8e97 | 712 | mutex_lock(&hive->hive_lock); |
a89b5dae JZ |
713 | task_barrier_rem_task(&hive->tb); |
714 | amdgpu_xgmi_sysfs_rem_dev_info(adev, hive); | |
d95e8e97 DL |
715 | if (hive->hi_req_gpu == adev) |
716 | hive->hi_req_gpu = NULL; | |
717 | list_del(&adev->gmc.xgmi.head); | |
a89b5dae JZ |
718 | mutex_unlock(&hive->hive_lock); |
719 | ||
d95e8e97 DL |
720 | amdgpu_put_xgmi_hive(hive); |
721 | adev->hive = NULL; | |
722 | ||
723 | if (atomic_dec_return(&hive->number_devices) == 0) { | |
724 | /* Remove the hive from global hive list */ | |
725 | mutex_lock(&xgmi_mutex); | |
726 | list_del(&hive->node); | |
727 | mutex_unlock(&xgmi_mutex); | |
728 | ||
729 | amdgpu_put_xgmi_hive(hive); | |
22d6575b | 730 | } |
0b9d3760 HZ |
731 | |
732 | return psp_xgmi_terminate(&adev->psp); | |
a82400b5 | 733 | } |
029fbd43 | 734 | |
4e9b1fa5 | 735 | static int amdgpu_xgmi_ras_late_init(struct amdgpu_device *adev, struct ras_common_if *ras_block) |
029fbd43 | 736 | { |
029fbd43 HZ |
737 | if (!adev->gmc.xgmi.supported || |
738 | adev->gmc.xgmi.num_physical_nodes == 0) | |
739 | return 0; | |
740 | ||
6c245386 | 741 | adev->gmc.xgmi.ras->ras_block.hw_ops->reset_ras_error_count(adev); |
66399248 | 742 | |
892a57a9 | 743 | return amdgpu_ras_block_late_init(adev, adev->gmc.xgmi.ras_if); |
029fbd43 | 744 | } |
be5b39d8 | 745 | |
52137ca8 | 746 | static void amdgpu_xgmi_ras_fini(struct amdgpu_device *adev) |
be5b39d8 TZ |
747 | { |
748 | if (amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__XGMI_WAFL) && | |
892a57a9 | 749 | adev->gmc.xgmi.ras_if) |
750 | amdgpu_ras_block_late_fini(adev, adev->gmc.xgmi.ras_if); | |
be5b39d8 | 751 | } |
19744f5f HZ |
752 | |
753 | uint64_t amdgpu_xgmi_get_relative_phy_addr(struct amdgpu_device *adev, | |
754 | uint64_t addr) | |
755 | { | |
890900fe HZ |
756 | struct amdgpu_xgmi *xgmi = &adev->gmc.xgmi; |
757 | return (addr + xgmi->physical_node_id * xgmi->node_segment_size); | |
19744f5f | 758 | } |
18f36157 | 759 | |
66399248 JC |
760 | static void pcs_clear_status(struct amdgpu_device *adev, uint32_t pcs_status_reg) |
761 | { | |
762 | WREG32_PCIE(pcs_status_reg, 0xFFFFFFFF); | |
763 | WREG32_PCIE(pcs_status_reg, 0); | |
764 | } | |
765 | ||
52137ca8 | 766 | static void amdgpu_xgmi_reset_ras_error_count(struct amdgpu_device *adev) |
66399248 JC |
767 | { |
768 | uint32_t i; | |
769 | ||
770 | switch (adev->asic_type) { | |
771 | case CHIP_ARCTURUS: | |
772 | for (i = 0; i < ARRAY_SIZE(xgmi_pcs_err_status_reg_arct); i++) | |
773 | pcs_clear_status(adev, | |
774 | xgmi_pcs_err_status_reg_arct[i]); | |
775 | break; | |
776 | case CHIP_VEGA20: | |
777 | for (i = 0; i < ARRAY_SIZE(xgmi_pcs_err_status_reg_vg20); i++) | |
778 | pcs_clear_status(adev, | |
779 | xgmi_pcs_err_status_reg_vg20[i]); | |
780 | break; | |
3c4ff2dc JC |
781 | case CHIP_ALDEBARAN: |
782 | for (i = 0; i < ARRAY_SIZE(xgmi23_pcs_err_status_reg_aldebaran); i++) | |
783 | pcs_clear_status(adev, | |
784 | xgmi23_pcs_err_status_reg_aldebaran[i]); | |
7513c9ff | 785 | for (i = 0; i < ARRAY_SIZE(xgmi3x16_pcs_err_status_reg_aldebaran); i++) |
3c4ff2dc | 786 | pcs_clear_status(adev, |
7513c9ff | 787 | xgmi3x16_pcs_err_status_reg_aldebaran[i]); |
3c4ff2dc JC |
788 | for (i = 0; i < ARRAY_SIZE(walf_pcs_err_status_reg_aldebaran); i++) |
789 | pcs_clear_status(adev, | |
790 | walf_pcs_err_status_reg_aldebaran[i]); | |
791 | break; | |
66399248 JC |
792 | default: |
793 | break; | |
794 | } | |
795 | } | |
796 | ||
18f36157 HZ |
797 | static int amdgpu_xgmi_query_pcs_error_status(struct amdgpu_device *adev, |
798 | uint32_t value, | |
799 | uint32_t *ue_count, | |
800 | uint32_t *ce_count, | |
801 | bool is_xgmi_pcs) | |
802 | { | |
803 | int i; | |
804 | int ue_cnt; | |
805 | ||
806 | if (is_xgmi_pcs) { | |
807 | /* query xgmi pcs error status, | |
808 | * only ue is supported */ | |
809 | for (i = 0; i < ARRAY_SIZE(xgmi_pcs_ras_fields); i ++) { | |
810 | ue_cnt = (value & | |
811 | xgmi_pcs_ras_fields[i].pcs_err_mask) >> | |
812 | xgmi_pcs_ras_fields[i].pcs_err_shift; | |
813 | if (ue_cnt) { | |
814 | dev_info(adev->dev, "%s detected\n", | |
815 | xgmi_pcs_ras_fields[i].err_name); | |
816 | *ue_count += ue_cnt; | |
817 | } | |
818 | } | |
819 | } else { | |
820 | /* query wafl pcs error status, | |
821 | * only ue is supported */ | |
822 | for (i = 0; i < ARRAY_SIZE(wafl_pcs_ras_fields); i++) { | |
823 | ue_cnt = (value & | |
824 | wafl_pcs_ras_fields[i].pcs_err_mask) >> | |
825 | wafl_pcs_ras_fields[i].pcs_err_shift; | |
826 | if (ue_cnt) { | |
827 | dev_info(adev->dev, "%s detected\n", | |
828 | wafl_pcs_ras_fields[i].err_name); | |
829 | *ue_count += ue_cnt; | |
830 | } | |
831 | } | |
832 | } | |
833 | ||
834 | return 0; | |
835 | } | |
836 | ||
6c245386 | 837 | static void amdgpu_xgmi_query_ras_error_count(struct amdgpu_device *adev, |
52137ca8 | 838 | void *ras_error_status) |
18f36157 HZ |
839 | { |
840 | struct ras_err_data *err_data = (struct ras_err_data *)ras_error_status; | |
841 | int i; | |
842 | uint32_t data; | |
843 | uint32_t ue_cnt = 0, ce_cnt = 0; | |
844 | ||
845 | if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__XGMI_WAFL)) | |
6c245386 | 846 | return ; |
18f36157 HZ |
847 | |
848 | err_data->ue_count = 0; | |
849 | err_data->ce_count = 0; | |
850 | ||
851 | switch (adev->asic_type) { | |
a61f41b1 HZ |
852 | case CHIP_ARCTURUS: |
853 | /* check xgmi pcs error */ | |
854 | for (i = 0; i < ARRAY_SIZE(xgmi_pcs_err_status_reg_arct); i++) { | |
855 | data = RREG32_PCIE(xgmi_pcs_err_status_reg_arct[i]); | |
856 | if (data) | |
857 | amdgpu_xgmi_query_pcs_error_status(adev, | |
858 | data, &ue_cnt, &ce_cnt, true); | |
859 | } | |
860 | /* check wafl pcs error */ | |
861 | for (i = 0; i < ARRAY_SIZE(wafl_pcs_err_status_reg_arct); i++) { | |
862 | data = RREG32_PCIE(wafl_pcs_err_status_reg_arct[i]); | |
863 | if (data) | |
864 | amdgpu_xgmi_query_pcs_error_status(adev, | |
865 | data, &ue_cnt, &ce_cnt, false); | |
866 | } | |
867 | break; | |
18f36157 | 868 | case CHIP_VEGA20: |
18f36157 HZ |
869 | /* check xgmi pcs error */ |
870 | for (i = 0; i < ARRAY_SIZE(xgmi_pcs_err_status_reg_vg20); i++) { | |
871 | data = RREG32_PCIE(xgmi_pcs_err_status_reg_vg20[i]); | |
872 | if (data) | |
873 | amdgpu_xgmi_query_pcs_error_status(adev, | |
874 | data, &ue_cnt, &ce_cnt, true); | |
875 | } | |
876 | /* check wafl pcs error */ | |
877 | for (i = 0; i < ARRAY_SIZE(wafl_pcs_err_status_reg_vg20); i++) { | |
878 | data = RREG32_PCIE(wafl_pcs_err_status_reg_vg20[i]); | |
879 | if (data) | |
880 | amdgpu_xgmi_query_pcs_error_status(adev, | |
881 | data, &ue_cnt, &ce_cnt, false); | |
882 | } | |
883 | break; | |
3c4ff2dc JC |
884 | case CHIP_ALDEBARAN: |
885 | /* check xgmi23 pcs error */ | |
886 | for (i = 0; i < ARRAY_SIZE(xgmi23_pcs_err_status_reg_aldebaran); i++) { | |
887 | data = RREG32_PCIE(xgmi23_pcs_err_status_reg_aldebaran[i]); | |
888 | if (data) | |
889 | amdgpu_xgmi_query_pcs_error_status(adev, | |
890 | data, &ue_cnt, &ce_cnt, true); | |
891 | } | |
892 | /* check xgmi3x16 pcs error */ | |
893 | for (i = 0; i < ARRAY_SIZE(xgmi3x16_pcs_err_status_reg_aldebaran); i++) { | |
894 | data = RREG32_PCIE(xgmi3x16_pcs_err_status_reg_aldebaran[i]); | |
895 | if (data) | |
896 | amdgpu_xgmi_query_pcs_error_status(adev, | |
897 | data, &ue_cnt, &ce_cnt, true); | |
898 | } | |
899 | /* check wafl pcs error */ | |
900 | for (i = 0; i < ARRAY_SIZE(walf_pcs_err_status_reg_aldebaran); i++) { | |
901 | data = RREG32_PCIE(walf_pcs_err_status_reg_aldebaran[i]); | |
902 | if (data) | |
903 | amdgpu_xgmi_query_pcs_error_status(adev, | |
904 | data, &ue_cnt, &ce_cnt, false); | |
905 | } | |
906 | break; | |
f24d991b JC |
907 | default: |
908 | dev_warn(adev->dev, "XGMI RAS error query not supported"); | |
909 | break; | |
18f36157 HZ |
910 | } |
911 | ||
6c245386 | 912 | adev->gmc.xgmi.ras->ras_block.hw_ops->reset_ras_error_count(adev); |
66399248 | 913 | |
18f36157 HZ |
914 | err_data->ue_count += ue_cnt; |
915 | err_data->ce_count += ce_cnt; | |
18f36157 | 916 | } |
52137ca8 | 917 | |
22d4ba53 | 918 | /* Trigger XGMI/WAFL error */ |
919 | static int amdgpu_ras_error_inject_xgmi(struct amdgpu_device *adev, void *inject_if) | |
920 | { | |
921 | int ret = 0; | |
71b6c4a2 | 922 | struct ta_ras_trigger_error_input *block_info = |
923 | (struct ta_ras_trigger_error_input *)inject_if; | |
22d4ba53 | 924 | |
925 | if (amdgpu_dpm_set_df_cstate(adev, DF_CSTATE_DISALLOW)) | |
926 | dev_warn(adev->dev, "Failed to disallow df cstate"); | |
927 | ||
928 | if (amdgpu_dpm_allow_xgmi_power_down(adev, false)) | |
929 | dev_warn(adev->dev, "Failed to disallow XGMI power down"); | |
930 | ||
931 | ret = psp_ras_trigger_error(&adev->psp, block_info); | |
932 | ||
933 | if (amdgpu_ras_intr_triggered()) | |
934 | return ret; | |
935 | ||
936 | if (amdgpu_dpm_allow_xgmi_power_down(adev, true)) | |
937 | dev_warn(adev->dev, "Failed to allow XGMI power down"); | |
938 | ||
939 | if (amdgpu_dpm_set_df_cstate(adev, DF_CSTATE_ALLOW)) | |
940 | dev_warn(adev->dev, "Failed to allow df cstate"); | |
941 | ||
942 | return ret; | |
943 | } | |
944 | ||
6c245386 | 945 | struct amdgpu_ras_block_hw_ops xgmi_ras_hw_ops = { |
52137ca8 HZ |
946 | .query_ras_error_count = amdgpu_xgmi_query_ras_error_count, |
947 | .reset_ras_error_count = amdgpu_xgmi_reset_ras_error_count, | |
22d4ba53 | 948 | .ras_error_inject = amdgpu_ras_error_inject_xgmi, |
52137ca8 | 949 | }; |
6c245386 | 950 | |
951 | struct amdgpu_xgmi_ras xgmi_ras = { | |
952 | .ras_block = { | |
bdb3489c | 953 | .ras_comm = { |
892a57a9 | 954 | .name = "xgmi_wafl", |
bdb3489c | 955 | .block = AMDGPU_RAS_BLOCK__XGMI_WAFL, |
892a57a9 | 956 | .type = AMDGPU_RAS_ERROR__MULTI_UNCORRECTABLE, |
bdb3489c | 957 | }, |
6c245386 | 958 | .hw_ops = &xgmi_ras_hw_ops, |
959 | .ras_late_init = amdgpu_xgmi_ras_late_init, | |
960 | .ras_fini = amdgpu_xgmi_ras_fini, | |
961 | }, | |
962 | }; |