projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drm/amdgpu: add remap_hdp_registers callback for nbio 7.11
[linux-2.6-block.git] / drivers / gpu / drm / amd / amdgpu / amdgpu_ucode.c
CommitLineData
d38ceaf9
AD		 1/*
2 * Copyright 2014 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 */
23
24#include <linux/firmware.h>
25#include <linux/slab.h>
26#include <linux/module.h>
fdf2f6c5 27
d38ceaf9
AD		 28#include "amdgpu.h"
29#include "amdgpu_ucode.h"
30
31static void amdgpu_ucode_print_common_hdr(const struct common_firmware_header *hdr)
32{
33 DRM_DEBUG("size_bytes: %u\n", le32_to_cpu(hdr->size_bytes));
34 DRM_DEBUG("header_size_bytes: %u\n", le32_to_cpu(hdr->header_size_bytes));
35 DRM_DEBUG("header_version_major: %u\n", le16_to_cpu(hdr->header_version_major));
36 DRM_DEBUG("header_version_minor: %u\n", le16_to_cpu(hdr->header_version_minor));
37 DRM_DEBUG("ip_version_major: %u\n", le16_to_cpu(hdr->ip_version_major));
38 DRM_DEBUG("ip_version_minor: %u\n", le16_to_cpu(hdr->ip_version_minor));
39 DRM_DEBUG("ucode_version: 0x%08x\n", le32_to_cpu(hdr->ucode_version));
40 DRM_DEBUG("ucode_size_bytes: %u\n", le32_to_cpu(hdr->ucode_size_bytes));
41 DRM_DEBUG("ucode_array_offset_bytes: %u\n",
42 le32_to_cpu(hdr->ucode_array_offset_bytes));
43 DRM_DEBUG("crc32: 0x%08x\n", le32_to_cpu(hdr->crc32));
44}
45
46void amdgpu_ucode_print_mc_hdr(const struct common_firmware_header *hdr)
47{
48 uint16_t version_major = le16_to_cpu(hdr->header_version_major);
49 uint16_t version_minor = le16_to_cpu(hdr->header_version_minor);
50
51 DRM_DEBUG("MC\n");
52 amdgpu_ucode_print_common_hdr(hdr);
53
54 if (version_major == 1) {
55 const struct mc_firmware_header_v1_0 *mc_hdr =
56 container_of(hdr, struct mc_firmware_header_v1_0, header);
57
58 DRM_DEBUG("io_debug_size_bytes: %u\n",
59 le32_to_cpu(mc_hdr->io_debug_size_bytes));
60 DRM_DEBUG("io_debug_array_offset_bytes: %u\n",
61 le32_to_cpu(mc_hdr->io_debug_array_offset_bytes));
62 } else {
63 DRM_ERROR("Unknown MC ucode version: %u.%u\n", version_major, version_minor);
64 }
65}
66
67void amdgpu_ucode_print_smc_hdr(const struct common_firmware_header *hdr)
68{
69 uint16_t version_major = le16_to_cpu(hdr->header_version_major);
70 uint16_t version_minor = le16_to_cpu(hdr->header_version_minor);
a6d64c1a
KW		 71 const struct smc_firmware_header_v1_0 *v1_0_hdr;
72 const struct smc_firmware_header_v2_0 *v2_0_hdr;
73 const struct smc_firmware_header_v2_1 *v2_1_hdr;
d38ceaf9
AD		 74
75 DRM_DEBUG("SMC\n");
76 amdgpu_ucode_print_common_hdr(hdr);
77
78 if (version_major == 1) {
a6d64c1a
KW		 79 v1_0_hdr = container_of(hdr, struct smc_firmware_header_v1_0, header);
80 DRM_DEBUG("ucode_start_addr: %u\n", le32_to_cpu(v1_0_hdr->ucode_start_addr));
336a1c82 81 } else if (version_major == 2) {
a6d64c1a
KW		 82 switch (version_minor) {
83 case 0:
84 v2_0_hdr = container_of(hdr, struct smc_firmware_header_v2_0, v1_0.header);
85 DRM_DEBUG("ppt_offset_bytes: %u\n", le32_to_cpu(v2_0_hdr->ppt_offset_bytes));
86 DRM_DEBUG("ppt_size_bytes: %u\n", le32_to_cpu(v2_0_hdr->ppt_size_bytes));
87 break;
88 case 1:
89 v2_1_hdr = container_of(hdr, struct smc_firmware_header_v2_1, v1_0.header);
90 DRM_DEBUG("pptable_count: %u\n", le32_to_cpu(v2_1_hdr->pptable_count));
91 DRM_DEBUG("pptable_entry_offset: %u\n", le32_to_cpu(v2_1_hdr->pptable_entry_offset));
92 break;
93 default:
94 break;
95 }
336a1c82 96
d38ceaf9
AD		 97 } else {
98 DRM_ERROR("Unknown SMC ucode version: %u.%u\n", version_major, version_minor);
99 }
100}
101
102void amdgpu_ucode_print_gfx_hdr(const struct common_firmware_header *hdr)
103{
104 uint16_t version_major = le16_to_cpu(hdr->header_version_major);
105 uint16_t version_minor = le16_to_cpu(hdr->header_version_minor);
106
107 DRM_DEBUG("GFX\n");
108 amdgpu_ucode_print_common_hdr(hdr);
109
110 if (version_major == 1) {
111 const struct gfx_firmware_header_v1_0 *gfx_hdr =
112 container_of(hdr, struct gfx_firmware_header_v1_0, header);
113
114 DRM_DEBUG("ucode_feature_version: %u\n",
115 le32_to_cpu(gfx_hdr->ucode_feature_version));
116 DRM_DEBUG("jt_offset: %u\n", le32_to_cpu(gfx_hdr->jt_offset));
117 DRM_DEBUG("jt_size: %u\n", le32_to_cpu(gfx_hdr->jt_size));
641f053e
LG		 118 } else if (version_major == 2) {
119 const struct gfx_firmware_header_v2_0 *gfx_hdr =
120 container_of(hdr, struct gfx_firmware_header_v2_0, header);
121
122 DRM_DEBUG("ucode_feature_version: %u\n",
123 le32_to_cpu(gfx_hdr->ucode_feature_version));
d38ceaf9
AD		 124 } else {
125 DRM_ERROR("Unknown GFX ucode version: %u.%u\n", version_major, version_minor);
126 }
127}
128
129void amdgpu_ucode_print_rlc_hdr(const struct common_firmware_header *hdr)
130{
131 uint16_t version_major = le16_to_cpu(hdr->header_version_major);
132 uint16_t version_minor = le16_to_cpu(hdr->header_version_minor);
133
134 DRM_DEBUG("RLC\n");
135 amdgpu_ucode_print_common_hdr(hdr);
136
137 if (version_major == 1) {
138 const struct rlc_firmware_header_v1_0 *rlc_hdr =
139 container_of(hdr, struct rlc_firmware_header_v1_0, header);
140
141 DRM_DEBUG("ucode_feature_version: %u\n",
142 le32_to_cpu(rlc_hdr->ucode_feature_version));
143 DRM_DEBUG("save_and_restore_offset: %u\n",
144 le32_to_cpu(rlc_hdr->save_and_restore_offset));
145 DRM_DEBUG("clear_state_descriptor_offset: %u\n",
146 le32_to_cpu(rlc_hdr->clear_state_descriptor_offset));
147 DRM_DEBUG("avail_scratch_ram_locations: %u\n",
148 le32_to_cpu(rlc_hdr->avail_scratch_ram_locations));
149 DRM_DEBUG("master_pkt_description_offset: %u\n",
150 le32_to_cpu(rlc_hdr->master_pkt_description_offset));
151 } else if (version_major == 2) {
152 const struct rlc_firmware_header_v2_0 *rlc_hdr =
153 container_of(hdr, struct rlc_firmware_header_v2_0, header);
d5c6ad72
HZ		 154 const struct rlc_firmware_header_v2_1 *rlc_hdr_v2_1 =
155 container_of(rlc_hdr, struct rlc_firmware_header_v2_1, v2_0);
156 const struct rlc_firmware_header_v2_2 *rlc_hdr_v2_2 =
157 container_of(rlc_hdr_v2_1, struct rlc_firmware_header_v2_2, v2_1);
158 const struct rlc_firmware_header_v2_3 *rlc_hdr_v2_3 =
159 container_of(rlc_hdr_v2_2, struct rlc_firmware_header_v2_3, v2_2);
160 const struct rlc_firmware_header_v2_4 *rlc_hdr_v2_4 =
161 container_of(rlc_hdr_v2_3, struct rlc_firmware_header_v2_4, v2_3);
d38ceaf9 162
d5c6ad72
HZ		 163 switch (version_minor) {
164 case 0:
165 /* rlc_hdr v2_0 */
166 DRM_DEBUG("ucode_feature_version: %u\n",
167 le32_to_cpu(rlc_hdr->ucode_feature_version));
168 DRM_DEBUG("jt_offset: %u\n", le32_to_cpu(rlc_hdr->jt_offset));
169 DRM_DEBUG("jt_size: %u\n", le32_to_cpu(rlc_hdr->jt_size));
170 DRM_DEBUG("save_and_restore_offset: %u\n",
171 le32_to_cpu(rlc_hdr->save_and_restore_offset));
172 DRM_DEBUG("clear_state_descriptor_offset: %u\n",
173 le32_to_cpu(rlc_hdr->clear_state_descriptor_offset));
174 DRM_DEBUG("avail_scratch_ram_locations: %u\n",
175 le32_to_cpu(rlc_hdr->avail_scratch_ram_locations));
176 DRM_DEBUG("reg_restore_list_size: %u\n",
177 le32_to_cpu(rlc_hdr->reg_restore_list_size));
178 DRM_DEBUG("reg_list_format_start: %u\n",
179 le32_to_cpu(rlc_hdr->reg_list_format_start));
180 DRM_DEBUG("reg_list_format_separate_start: %u\n",
181 le32_to_cpu(rlc_hdr->reg_list_format_separate_start));
182 DRM_DEBUG("starting_offsets_start: %u\n",
183 le32_to_cpu(rlc_hdr->starting_offsets_start));
184 DRM_DEBUG("reg_list_format_size_bytes: %u\n",
185 le32_to_cpu(rlc_hdr->reg_list_format_size_bytes));
186 DRM_DEBUG("reg_list_format_array_offset_bytes: %u\n",
187 le32_to_cpu(rlc_hdr->reg_list_format_array_offset_bytes));
188 DRM_DEBUG("reg_list_size_bytes: %u\n",
189 le32_to_cpu(rlc_hdr->reg_list_size_bytes));
190 DRM_DEBUG("reg_list_array_offset_bytes: %u\n",
191 le32_to_cpu(rlc_hdr->reg_list_array_offset_bytes));
192 DRM_DEBUG("reg_list_format_separate_size_bytes: %u\n",
193 le32_to_cpu(rlc_hdr->reg_list_format_separate_size_bytes));
194 DRM_DEBUG("reg_list_format_separate_array_offset_bytes: %u\n",
195 le32_to_cpu(rlc_hdr->reg_list_format_separate_array_offset_bytes));
196 DRM_DEBUG("reg_list_separate_size_bytes: %u\n",
197 le32_to_cpu(rlc_hdr->reg_list_separate_size_bytes));
198 DRM_DEBUG("reg_list_separate_array_offset_bytes: %u\n",
199 le32_to_cpu(rlc_hdr->reg_list_separate_array_offset_bytes));
200 break;
201 case 1:
202 /* rlc_hdr v2_1 */
d40e9b13 203 DRM_DEBUG("reg_list_format_direct_reg_list_length: %u\n",
d5c6ad72 204 le32_to_cpu(rlc_hdr_v2_1->reg_list_format_direct_reg_list_length));
d40e9b13 205 DRM_DEBUG("save_restore_list_cntl_ucode_ver: %u\n",
d5c6ad72 206 le32_to_cpu(rlc_hdr_v2_1->save_restore_list_cntl_ucode_ver));
d40e9b13 207 DRM_DEBUG("save_restore_list_cntl_feature_ver: %u\n",
d5c6ad72 208 le32_to_cpu(rlc_hdr_v2_1->save_restore_list_cntl_feature_ver));
d40e9b13 209 DRM_DEBUG("save_restore_list_cntl_size_bytes %u\n",
d5c6ad72 210 le32_to_cpu(rlc_hdr_v2_1->save_restore_list_cntl_size_bytes));
d40e9b13 211 DRM_DEBUG("save_restore_list_cntl_offset_bytes: %u\n",
d5c6ad72 212 le32_to_cpu(rlc_hdr_v2_1->save_restore_list_cntl_offset_bytes));
d40e9b13 213 DRM_DEBUG("save_restore_list_gpm_ucode_ver: %u\n",
d5c6ad72 214 le32_to_cpu(rlc_hdr_v2_1->save_restore_list_gpm_ucode_ver));
d40e9b13 215 DRM_DEBUG("save_restore_list_gpm_feature_ver: %u\n",
d5c6ad72 216 le32_to_cpu(rlc_hdr_v2_1->save_restore_list_gpm_feature_ver));
d40e9b13 217 DRM_DEBUG("save_restore_list_gpm_size_bytes %u\n",
d5c6ad72 218 le32_to_cpu(rlc_hdr_v2_1->save_restore_list_gpm_size_bytes));
d40e9b13 219 DRM_DEBUG("save_restore_list_gpm_offset_bytes: %u\n",
d5c6ad72 220 le32_to_cpu(rlc_hdr_v2_1->save_restore_list_gpm_offset_bytes));
d40e9b13 221 DRM_DEBUG("save_restore_list_srm_ucode_ver: %u\n",
d5c6ad72 222 le32_to_cpu(rlc_hdr_v2_1->save_restore_list_srm_ucode_ver));
d40e9b13 223 DRM_DEBUG("save_restore_list_srm_feature_ver: %u\n",
d5c6ad72 224 le32_to_cpu(rlc_hdr_v2_1->save_restore_list_srm_feature_ver));
d40e9b13 225 DRM_DEBUG("save_restore_list_srm_size_bytes %u\n",
d5c6ad72 226 le32_to_cpu(rlc_hdr_v2_1->save_restore_list_srm_size_bytes));
d40e9b13 227 DRM_DEBUG("save_restore_list_srm_offset_bytes: %u\n",
d5c6ad72
HZ		 228 le32_to_cpu(rlc_hdr_v2_1->save_restore_list_srm_offset_bytes));
229 break;
230 case 2:
231 /* rlc_hdr v2_2 */
232 DRM_DEBUG("rlc_iram_ucode_size_bytes: %u\n",
233 le32_to_cpu(rlc_hdr_v2_2->rlc_iram_ucode_size_bytes));
234 DRM_DEBUG("rlc_iram_ucode_offset_bytes: %u\n",
235 le32_to_cpu(rlc_hdr_v2_2->rlc_iram_ucode_offset_bytes));
236 DRM_DEBUG("rlc_dram_ucode_size_bytes: %u\n",
237 le32_to_cpu(rlc_hdr_v2_2->rlc_dram_ucode_size_bytes));
238 DRM_DEBUG("rlc_dram_ucode_offset_bytes: %u\n",
239 le32_to_cpu(rlc_hdr_v2_2->rlc_dram_ucode_offset_bytes));
240 break;
241 case 3:
242 /* rlc_hdr v2_3 */
243 DRM_DEBUG("rlcp_ucode_version: %u\n",
244 le32_to_cpu(rlc_hdr_v2_3->rlcp_ucode_version));
245 DRM_DEBUG("rlcp_ucode_feature_version: %u\n",
246 le32_to_cpu(rlc_hdr_v2_3->rlcp_ucode_feature_version));
247 DRM_DEBUG("rlcp_ucode_size_bytes: %u\n",
248 le32_to_cpu(rlc_hdr_v2_3->rlcp_ucode_size_bytes));
249 DRM_DEBUG("rlcp_ucode_offset_bytes: %u\n",
250 le32_to_cpu(rlc_hdr_v2_3->rlcp_ucode_offset_bytes));
251 DRM_DEBUG("rlcv_ucode_version: %u\n",
252 le32_to_cpu(rlc_hdr_v2_3->rlcv_ucode_version));
253 DRM_DEBUG("rlcv_ucode_feature_version: %u\n",
254 le32_to_cpu(rlc_hdr_v2_3->rlcv_ucode_feature_version));
255 DRM_DEBUG("rlcv_ucode_size_bytes: %u\n",
256 le32_to_cpu(rlc_hdr_v2_3->rlcv_ucode_size_bytes));
257 DRM_DEBUG("rlcv_ucode_offset_bytes: %u\n",
258 le32_to_cpu(rlc_hdr_v2_3->rlcv_ucode_offset_bytes));
259 break;
260 case 4:
261 /* rlc_hdr v2_4 */
262 DRM_DEBUG("global_tap_delays_ucode_size_bytes :%u\n",
263 le32_to_cpu(rlc_hdr_v2_4->global_tap_delays_ucode_size_bytes));
264 DRM_DEBUG("global_tap_delays_ucode_offset_bytes: %u\n",
265 le32_to_cpu(rlc_hdr_v2_4->global_tap_delays_ucode_offset_bytes));
266 DRM_DEBUG("se0_tap_delays_ucode_size_bytes :%u\n",
267 le32_to_cpu(rlc_hdr_v2_4->se0_tap_delays_ucode_size_bytes));
268 DRM_DEBUG("se0_tap_delays_ucode_offset_bytes: %u\n",
269 le32_to_cpu(rlc_hdr_v2_4->se0_tap_delays_ucode_offset_bytes));
270 DRM_DEBUG("se1_tap_delays_ucode_size_bytes :%u\n",
271 le32_to_cpu(rlc_hdr_v2_4->se1_tap_delays_ucode_size_bytes));
272 DRM_DEBUG("se1_tap_delays_ucode_offset_bytes: %u\n",
273 le32_to_cpu(rlc_hdr_v2_4->se1_tap_delays_ucode_offset_bytes));
274 DRM_DEBUG("se2_tap_delays_ucode_size_bytes :%u\n",
275 le32_to_cpu(rlc_hdr_v2_4->se2_tap_delays_ucode_size_bytes));
276 DRM_DEBUG("se2_tap_delays_ucode_offset_bytes: %u\n",
277 le32_to_cpu(rlc_hdr_v2_4->se2_tap_delays_ucode_offset_bytes));
278 DRM_DEBUG("se3_tap_delays_ucode_size_bytes :%u\n",
279 le32_to_cpu(rlc_hdr_v2_4->se3_tap_delays_ucode_size_bytes));
280 DRM_DEBUG("se3_tap_delays_ucode_offset_bytes: %u\n",
281 le32_to_cpu(rlc_hdr_v2_4->se3_tap_delays_ucode_offset_bytes));
282 break;
283 default:
284 DRM_ERROR("Unknown RLC v2 ucode: v2.%u\n", version_minor);
285 break;
d40e9b13 286 }
d38ceaf9
AD		 287 } else {
288 DRM_ERROR("Unknown RLC ucode version: %u.%u\n", version_major, version_minor);
289 }
290}
291
292void amdgpu_ucode_print_sdma_hdr(const struct common_firmware_header *hdr)
293{
294 uint16_t version_major = le16_to_cpu(hdr->header_version_major);
295 uint16_t version_minor = le16_to_cpu(hdr->header_version_minor);
296
297 DRM_DEBUG("SDMA\n");
298 amdgpu_ucode_print_common_hdr(hdr);
299
300 if (version_major == 1) {
301 const struct sdma_firmware_header_v1_0 *sdma_hdr =
302 container_of(hdr, struct sdma_firmware_header_v1_0, header);
303
304 DRM_DEBUG("ucode_feature_version: %u\n",
305 le32_to_cpu(sdma_hdr->ucode_feature_version));
306 DRM_DEBUG("ucode_change_version: %u\n",
307 le32_to_cpu(sdma_hdr->ucode_change_version));
308 DRM_DEBUG("jt_offset: %u\n", le32_to_cpu(sdma_hdr->jt_offset));
309 DRM_DEBUG("jt_size: %u\n", le32_to_cpu(sdma_hdr->jt_size));
310 if (version_minor >= 1) {
311 const struct sdma_firmware_header_v1_1 *sdma_v1_1_hdr =
312 container_of(sdma_hdr, struct sdma_firmware_header_v1_1, v1_0);
313 DRM_DEBUG("digest_size: %u\n", le32_to_cpu(sdma_v1_1_hdr->digest_size));
314 }
8e070831
LG		 315 } else if (version_major == 2) {
316 const struct sdma_firmware_header_v2_0 *sdma_hdr =
317 container_of(hdr, struct sdma_firmware_header_v2_0, header);
318
319 DRM_DEBUG("ucode_feature_version: %u\n",
320 le32_to_cpu(sdma_hdr->ucode_feature_version));
321 DRM_DEBUG("ctx_jt_offset: %u\n", le32_to_cpu(sdma_hdr->ctx_jt_offset));
322 DRM_DEBUG("ctx_jt_size: %u\n", le32_to_cpu(sdma_hdr->ctx_jt_size));
323 DRM_DEBUG("ctl_ucode_offset: %u\n", le32_to_cpu(sdma_hdr->ctl_ucode_offset));
324 DRM_DEBUG("ctl_jt_offset: %u\n", le32_to_cpu(sdma_hdr->ctl_jt_offset));
325 DRM_DEBUG("ctl_jt_size: %u\n", le32_to_cpu(sdma_hdr->ctl_jt_size));
d38ceaf9
AD		 326 } else {
327 DRM_ERROR("Unknown SDMA ucode version: %u.%u\n",
328 version_major, version_minor);
329 }
330}
331
6fa40564
HZ		 332void amdgpu_ucode_print_psp_hdr(const struct common_firmware_header *hdr)
333{
334 uint16_t version_major = le16_to_cpu(hdr->header_version_major);
335 uint16_t version_minor = le16_to_cpu(hdr->header_version_minor);
5fea10d5
HZ		 336 uint32_t fw_index;
337 const struct psp_fw_bin_desc *desc;
6fa40564
HZ		 338
339 DRM_DEBUG("PSP\n");
340 amdgpu_ucode_print_common_hdr(hdr);
341
342 if (version_major == 1) {
343 const struct psp_firmware_header_v1_0 *psp_hdr =
344 container_of(hdr, struct psp_firmware_header_v1_0, header);
345
346 DRM_DEBUG("ucode_feature_version: %u\n",
79a0f441 347 le32_to_cpu(psp_hdr->sos.fw_version));
6fa40564 348 DRM_DEBUG("sos_offset_bytes: %u\n",
79a0f441 349 le32_to_cpu(psp_hdr->sos.offset_bytes));
6fa40564 350 DRM_DEBUG("sos_size_bytes: %u\n",
79a0f441 351 le32_to_cpu(psp_hdr->sos.size_bytes));
434dbb2a
HZ		 352 if (version_minor == 1) {
353 const struct psp_firmware_header_v1_1 *psp_hdr_v1_1 =
354 container_of(psp_hdr, struct psp_firmware_header_v1_1, v1_0);
355 DRM_DEBUG("toc_header_version: %u\n",
79a0f441 356 le32_to_cpu(psp_hdr_v1_1->toc.fw_version));
434dbb2a 357 DRM_DEBUG("toc_offset_bytes: %u\n",
79a0f441 358 le32_to_cpu(psp_hdr_v1_1->toc.offset_bytes));
434dbb2a 359 DRM_DEBUG("toc_size_bytes: %u\n",
79a0f441 360 le32_to_cpu(psp_hdr_v1_1->toc.size_bytes));
42989359 361 DRM_DEBUG("kdb_header_version: %u\n",
79a0f441 362 le32_to_cpu(psp_hdr_v1_1->kdb.fw_version));
42989359 363 DRM_DEBUG("kdb_offset_bytes: %u\n",
79a0f441 364 le32_to_cpu(psp_hdr_v1_1->kdb.offset_bytes));
42989359 365 DRM_DEBUG("kdb_size_bytes: %u\n",
79a0f441 366 le32_to_cpu(psp_hdr_v1_1->kdb.size_bytes));
434dbb2a 367 }
dc0d9622
JC		 368 if (version_minor == 2) {
369 const struct psp_firmware_header_v1_2 *psp_hdr_v1_2 =
370 container_of(psp_hdr, struct psp_firmware_header_v1_2, v1_0);
371 DRM_DEBUG("kdb_header_version: %u\n",
79a0f441 372 le32_to_cpu(psp_hdr_v1_2->kdb.fw_version));
dc0d9622 373 DRM_DEBUG("kdb_offset_bytes: %u\n",
79a0f441 374 le32_to_cpu(psp_hdr_v1_2->kdb.offset_bytes));
dc0d9622 375 DRM_DEBUG("kdb_size_bytes: %u\n",
79a0f441 376 le32_to_cpu(psp_hdr_v1_2->kdb.size_bytes));
dc0d9622 377 }
43a188e0
LG		 378 if (version_minor == 3) {
379 const struct psp_firmware_header_v1_1 *psp_hdr_v1_1 =
380 container_of(psp_hdr, struct psp_firmware_header_v1_1, v1_0);
381 const struct psp_firmware_header_v1_3 *psp_hdr_v1_3 =
382 container_of(psp_hdr_v1_1, struct psp_firmware_header_v1_3, v1_1);
383 DRM_DEBUG("toc_header_version: %u\n",
79a0f441 384 le32_to_cpu(psp_hdr_v1_3->v1_1.toc.fw_version));
43a188e0 385 DRM_DEBUG("toc_offset_bytes: %u\n",
79a0f441 386 le32_to_cpu(psp_hdr_v1_3->v1_1.toc.offset_bytes));
43a188e0 387 DRM_DEBUG("toc_size_bytes: %u\n",
79a0f441 388 le32_to_cpu(psp_hdr_v1_3->v1_1.toc.size_bytes));
43a188e0 389 DRM_DEBUG("kdb_header_version: %u\n",
79a0f441 390 le32_to_cpu(psp_hdr_v1_3->v1_1.kdb.fw_version));
43a188e0 391 DRM_DEBUG("kdb_offset_bytes: %u\n",
79a0f441 392 le32_to_cpu(psp_hdr_v1_3->v1_1.kdb.offset_bytes));
43a188e0 393 DRM_DEBUG("kdb_size_bytes: %u\n",
79a0f441 394 le32_to_cpu(psp_hdr_v1_3->v1_1.kdb.size_bytes));
43a188e0 395 DRM_DEBUG("spl_header_version: %u\n",
79a0f441 396 le32_to_cpu(psp_hdr_v1_3->spl.fw_version));
43a188e0 397 DRM_DEBUG("spl_offset_bytes: %u\n",
79a0f441 398 le32_to_cpu(psp_hdr_v1_3->spl.offset_bytes));
43a188e0 399 DRM_DEBUG("spl_size_bytes: %u\n",
79a0f441 400 le32_to_cpu(psp_hdr_v1_3->spl.size_bytes));
43a188e0 401 }
5fea10d5
HZ		 402 } else if (version_major == 2) {
403 const struct psp_firmware_header_v2_0 *psp_hdr_v2_0 =
404 container_of(hdr, struct psp_firmware_header_v2_0, header);
405 for (fw_index = 0; fw_index < le32_to_cpu(psp_hdr_v2_0->psp_fw_bin_count); fw_index++) {
406 desc = &(psp_hdr_v2_0->psp_fw_bin[fw_index]);
407 switch (desc->fw_type) {
408 case PSP_FW_TYPE_PSP_SOS:
409 DRM_DEBUG("psp_sos_version: %u\n",
410 le32_to_cpu(desc->fw_version));
411 DRM_DEBUG("psp_sos_size_bytes: %u\n",
412 le32_to_cpu(desc->size_bytes));
413 break;
414 case PSP_FW_TYPE_PSP_SYS_DRV:
415 DRM_DEBUG("psp_sys_drv_version: %u\n",
416 le32_to_cpu(desc->fw_version));
417 DRM_DEBUG("psp_sys_drv_size_bytes: %u\n",
418 le32_to_cpu(desc->size_bytes));
419 break;
420 case PSP_FW_TYPE_PSP_KDB:
421 DRM_DEBUG("psp_kdb_version: %u\n",
422 le32_to_cpu(desc->fw_version));
423 DRM_DEBUG("psp_kdb_size_bytes: %u\n",
424 le32_to_cpu(desc->size_bytes));
425 break;
426 case PSP_FW_TYPE_PSP_TOC:
427 DRM_DEBUG("psp_toc_version: %u\n",
428 le32_to_cpu(desc->fw_version));
429 DRM_DEBUG("psp_toc_size_bytes: %u\n",
430 le32_to_cpu(desc->size_bytes));
431 break;
432 case PSP_FW_TYPE_PSP_SPL:
433 DRM_DEBUG("psp_spl_version: %u\n",
434 le32_to_cpu(desc->fw_version));
435 DRM_DEBUG("psp_spl_size_bytes: %u\n",
436 le32_to_cpu(desc->size_bytes));
437 break;
438 case PSP_FW_TYPE_PSP_RL:
439 DRM_DEBUG("psp_rl_version: %u\n",
440 le32_to_cpu(desc->fw_version));
441 DRM_DEBUG("psp_rl_size_bytes: %u\n",
442 le32_to_cpu(desc->size_bytes));
443 break;
444 case PSP_FW_TYPE_PSP_SOC_DRV:
445 DRM_DEBUG("psp_soc_drv_version: %u\n",
446 le32_to_cpu(desc->fw_version));
447 DRM_DEBUG("psp_soc_drv_size_bytes: %u\n",
448 le32_to_cpu(desc->size_bytes));
449 break;
450 case PSP_FW_TYPE_PSP_INTF_DRV:
451 DRM_DEBUG("psp_intf_drv_version: %u\n",
452 le32_to_cpu(desc->fw_version));
453 DRM_DEBUG("psp_intf_drv_size_bytes: %u\n",
454 le32_to_cpu(desc->size_bytes));
455 break;
456 case PSP_FW_TYPE_PSP_DBG_DRV:
457 DRM_DEBUG("psp_dbg_drv_version: %u\n",
458 le32_to_cpu(desc->fw_version));
459 DRM_DEBUG("psp_dbg_drv_size_bytes: %u\n",
460 le32_to_cpu(desc->size_bytes));
05947892
SY		 461 break;
462 case PSP_FW_TYPE_PSP_RAS_DRV:
463 DRM_DEBUG("psp_ras_drv_version: %u\n",
464 le32_to_cpu(desc->fw_version));
465 DRM_DEBUG("psp_ras_drv_size_bytes: %u\n",
466 le32_to_cpu(desc->size_bytes));
5fea10d5
HZ		 467 break;
468 default:
469 DRM_DEBUG("Unsupported PSP fw type: %d\n", desc->fw_type);
470 break;
471 }
472 }
6fa40564
HZ		 473 } else {
474 DRM_ERROR("Unknown PSP ucode version: %u.%u\n",
475 version_major, version_minor);
476 }
477}
478
8ae1a336
AD		 479void amdgpu_ucode_print_gpu_info_hdr(const struct common_firmware_header *hdr)
480{
481 uint16_t version_major = le16_to_cpu(hdr->header_version_major);
482 uint16_t version_minor = le16_to_cpu(hdr->header_version_minor);
483
484 DRM_DEBUG("GPU_INFO\n");
485 amdgpu_ucode_print_common_hdr(hdr);
486
487 if (version_major == 1) {
488 const struct gpu_info_firmware_header_v1_0 *gpu_info_hdr =
489 container_of(hdr, struct gpu_info_firmware_header_v1_0, header);
490
491 DRM_DEBUG("version_major: %u\n",
492 le16_to_cpu(gpu_info_hdr->version_major));
493 DRM_DEBUG("version_minor: %u\n",
494 le16_to_cpu(gpu_info_hdr->version_minor));
495 } else {
496 DRM_ERROR("Unknown gpu_info ucode version: %u.%u\n", version_major, version_minor);
497 }
498}
499
03000128 500static int amdgpu_ucode_validate(const struct firmware *fw)
d38ceaf9
AD		 501{
502 const struct common_firmware_header *hdr =
503 (const struct common_firmware_header *)fw->data;
504
505 if (fw->size == le32_to_cpu(hdr->size_bytes))
506 return 0;
507
508 return -EINVAL;
509}
510
511bool amdgpu_ucode_hdr_version(union amdgpu_firmware_header *hdr,
512 uint16_t hdr_major, uint16_t hdr_minor)
513{
514 if ((hdr->common.header_version_major == hdr_major) &&
515 (hdr->common.header_version_minor == hdr_minor))
7edda674
LG		 516 return true;
517 return false;
d38ceaf9
AD		 518}
519
e635ee07
HR		 520enum amdgpu_firmware_load_type
521amdgpu_ucode_get_load_type(struct amdgpu_device *adev, int load_type)
522{
523 switch (adev->asic_type) {
524#ifdef CONFIG_DRM_AMDGPU_SI
525 case CHIP_TAHITI:
526 case CHIP_PITCAIRN:
527 case CHIP_VERDE:
528 case CHIP_OLAND:
d9997b64 529 case CHIP_HAINAN:
e635ee07
HR		 530 return AMDGPU_FW_LOAD_DIRECT;
531#endif
532#ifdef CONFIG_DRM_AMDGPU_CIK
533 case CHIP_BONAIRE:
534 case CHIP_KAVERI:
535 case CHIP_KABINI:
536 case CHIP_HAWAII:
537 case CHIP_MULLINS:
538 return AMDGPU_FW_LOAD_DIRECT;
539#endif
540 case CHIP_TOPAZ:
541 case CHIP_TONGA:
542 case CHIP_FIJI:
543 case CHIP_CARRIZO:
544 case CHIP_STONEY:
545 case CHIP_POLARIS10:
546 case CHIP_POLARIS11:
547 case CHIP_POLARIS12:
34fd54bc 548 case CHIP_VEGAM:
9b008fb7 549 return AMDGPU_FW_LOAD_SMU;
d594e3cc 550 case CHIP_CYAN_SKILLFISH:
b8e42844
HR		 551 if (!(load_type &&
552 adev->apu_flags & AMD_APU_IS_CYAN_SKILLFISH2))
553 return AMDGPU_FW_LOAD_DIRECT;
554 else
c5d0aa48 555 return AMDGPU_FW_LOAD_PSP;
e635ee07 556 default:
aa9f8cc3
AD		 557 if (!load_type)
558 return AMDGPU_FW_LOAD_DIRECT;
559 else
560 return AMDGPU_FW_LOAD_PSP;
e635ee07 561 }
e635ee07
HR		 562}
563
aae435c6
LY		 564const char *amdgpu_ucode_name(enum AMDGPU_UCODE_ID ucode_id)
565{
566 switch (ucode_id) {
567 case AMDGPU_UCODE_ID_SDMA0:
568 return "SDMA0";
569 case AMDGPU_UCODE_ID_SDMA1:
570 return "SDMA1";
571 case AMDGPU_UCODE_ID_SDMA2:
572 return "SDMA2";
573 case AMDGPU_UCODE_ID_SDMA3:
574 return "SDMA3";
575 case AMDGPU_UCODE_ID_SDMA4:
576 return "SDMA4";
577 case AMDGPU_UCODE_ID_SDMA5:
578 return "SDMA5";
579 case AMDGPU_UCODE_ID_SDMA6:
580 return "SDMA6";
581 case AMDGPU_UCODE_ID_SDMA7:
582 return "SDMA7";
619c94c3
LG		 583 case AMDGPU_UCODE_ID_SDMA_UCODE_TH0:
584 return "SDMA_CTX";
585 case AMDGPU_UCODE_ID_SDMA_UCODE_TH1:
586 return "SDMA_CTL";
aae435c6
LY		 587 case AMDGPU_UCODE_ID_CP_CE:
588 return "CP_CE";
589 case AMDGPU_UCODE_ID_CP_PFP:
590 return "CP_PFP";
591 case AMDGPU_UCODE_ID_CP_ME:
592 return "CP_ME";
593 case AMDGPU_UCODE_ID_CP_MEC1:
594 return "CP_MEC1";
595 case AMDGPU_UCODE_ID_CP_MEC1_JT:
596 return "CP_MEC1_JT";
597 case AMDGPU_UCODE_ID_CP_MEC2:
598 return "CP_MEC2";
599 case AMDGPU_UCODE_ID_CP_MEC2_JT:
600 return "CP_MEC2_JT";
601 case AMDGPU_UCODE_ID_CP_MES:
602 return "CP_MES";
603 case AMDGPU_UCODE_ID_CP_MES_DATA:
604 return "CP_MES_DATA";
619c94c3
LG		 605 case AMDGPU_UCODE_ID_CP_MES1:
606 return "CP_MES_KIQ";
607 case AMDGPU_UCODE_ID_CP_MES1_DATA:
608 return "CP_MES_KIQ_DATA";
aae435c6
LY		 609 case AMDGPU_UCODE_ID_RLC_RESTORE_LIST_CNTL:
610 return "RLC_RESTORE_LIST_CNTL";
611 case AMDGPU_UCODE_ID_RLC_RESTORE_LIST_GPM_MEM:
612 return "RLC_RESTORE_LIST_GPM_MEM";
613 case AMDGPU_UCODE_ID_RLC_RESTORE_LIST_SRM_MEM:
614 return "RLC_RESTORE_LIST_SRM_MEM";
615 case AMDGPU_UCODE_ID_RLC_IRAM:
616 return "RLC_IRAM";
617 case AMDGPU_UCODE_ID_RLC_DRAM:
618 return "RLC_DRAM";
619 case AMDGPU_UCODE_ID_RLC_G:
620 return "RLC_G";
619c94c3
LG		 621 case AMDGPU_UCODE_ID_RLC_P:
622 return "RLC_P";
623 case AMDGPU_UCODE_ID_RLC_V:
624 return "RLC_V";
2207efdd
CG		 625 case AMDGPU_UCODE_ID_GLOBAL_TAP_DELAYS:
626 return "GLOBAL_TAP_DELAYS";
627 case AMDGPU_UCODE_ID_SE0_TAP_DELAYS:
628 return "SE0_TAP_DELAYS";
629 case AMDGPU_UCODE_ID_SE1_TAP_DELAYS:
630 return "SE1_TAP_DELAYS";
631 case AMDGPU_UCODE_ID_SE2_TAP_DELAYS:
632 return "SE2_TAP_DELAYS";
633 case AMDGPU_UCODE_ID_SE3_TAP_DELAYS:
634 return "SE3_TAP_DELAYS";
619c94c3
LG		 635 case AMDGPU_UCODE_ID_IMU_I:
636 return "IMU_I";
637 case AMDGPU_UCODE_ID_IMU_D:
638 return "IMU_D";
aae435c6
LY		 639 case AMDGPU_UCODE_ID_STORAGE:
640 return "STORAGE";
641 case AMDGPU_UCODE_ID_SMC:
642 return "SMC";
b37c41f2
EQ		 643 case AMDGPU_UCODE_ID_PPTABLE:
644 return "PPTABLE";
aae435c6
LY		 645 case AMDGPU_UCODE_ID_UVD:
646 return "UVD";
647 case AMDGPU_UCODE_ID_UVD1:
648 return "UVD1";
649 case AMDGPU_UCODE_ID_VCE:
650 return "VCE";
651 case AMDGPU_UCODE_ID_VCN:
652 return "VCN";
653 case AMDGPU_UCODE_ID_VCN1:
654 return "VCN1";
655 case AMDGPU_UCODE_ID_DMCU_ERAM:
656 return "DMCU_ERAM";
657 case AMDGPU_UCODE_ID_DMCU_INTV:
658 return "DMCU_INTV";
659 case AMDGPU_UCODE_ID_VCN0_RAM:
660 return "VCN0_RAM";
661 case AMDGPU_UCODE_ID_VCN1_RAM:
662 return "VCN1_RAM";
663 case AMDGPU_UCODE_ID_DMCUB:
664 return "DMCUB";
3cd658de
BL		 665 case AMDGPU_UCODE_ID_CAP:
666 return "CAP";
4f949033
LY		 667 case AMDGPU_UCODE_ID_VPE_CTX:
668 return "VPE_CTX";
669 case AMDGPU_UCODE_ID_VPE_CTL:
670 return "VPE_CTL";
671 case AMDGPU_UCODE_ID_VPE:
672 return "VPE";
673 case AMDGPU_UCODE_ID_UMSCH_MM_UCODE:
674 return "UMSCH_MM_UCODE";
675 case AMDGPU_UCODE_ID_UMSCH_MM_DATA:
676 return "UMSCH_MM_DATA";
aae435c6
LY		 677 default:
678 return "UNKNOWN UCODE";
679 }
680}
681
b93fb0fe
LL		 682static inline int amdgpu_ucode_is_valid(uint32_t fw_version)
683{
684 if (!fw_version)
685 return -EINVAL;
686
687 return 0;
688}
689
5bb23532
OM		 690#define FW_VERSION_ATTR(name, mode, field) \
691static ssize_t show_##name(struct device *dev, \
b93fb0fe 692 struct device_attribute *attr, char *buf) \
5bb23532
OM		 693{ \
694 struct drm_device *ddev = dev_get_drvdata(dev); \
1348969a 695 struct amdgpu_device *adev = drm_to_adev(ddev); \
5bb23532 696 \
b93fb0fe
LL		 697 if (!buf) \
698 return amdgpu_ucode_is_valid(adev->field); \
699 \
700 return sysfs_emit(buf, "0x%08x\n", adev->field); \
5bb23532
OM		 701} \
702static DEVICE_ATTR(name, mode, show_##name, NULL)
703
704FW_VERSION_ATTR(vce_fw_version, 0444, vce.fw_version);
705FW_VERSION_ATTR(uvd_fw_version, 0444, uvd.fw_version);
706FW_VERSION_ATTR(mc_fw_version, 0444, gmc.fw_version);
707FW_VERSION_ATTR(me_fw_version, 0444, gfx.me_fw_version);
708FW_VERSION_ATTR(pfp_fw_version, 0444, gfx.pfp_fw_version);
709FW_VERSION_ATTR(ce_fw_version, 0444, gfx.ce_fw_version);
710FW_VERSION_ATTR(rlc_fw_version, 0444, gfx.rlc_fw_version);
711FW_VERSION_ATTR(rlc_srlc_fw_version, 0444, gfx.rlc_srlc_fw_version);
712FW_VERSION_ATTR(rlc_srlg_fw_version, 0444, gfx.rlc_srlg_fw_version);
713FW_VERSION_ATTR(rlc_srls_fw_version, 0444, gfx.rlc_srls_fw_version);
714FW_VERSION_ATTR(mec_fw_version, 0444, gfx.mec_fw_version);
715FW_VERSION_ATTR(mec2_fw_version, 0444, gfx.mec2_fw_version);
b7236296 716FW_VERSION_ATTR(imu_fw_version, 0444, gfx.imu_fw_version);
222e0a71 717FW_VERSION_ATTR(sos_fw_version, 0444, psp.sos.fw_version);
de3a1e33 718FW_VERSION_ATTR(asd_fw_version, 0444, psp.asd_context.bin_desc.fw_version);
4320e6f8
CL		 719FW_VERSION_ATTR(ta_ras_fw_version, 0444, psp.ras_context.context.bin_desc.fw_version);
720FW_VERSION_ATTR(ta_xgmi_fw_version, 0444, psp.xgmi_context.context.bin_desc.fw_version);
5bb23532
OM		 721FW_VERSION_ATTR(smc_fw_version, 0444, pm.fw_version);
722FW_VERSION_ATTR(sdma_fw_version, 0444, sdma.instance[0].fw_version);
723FW_VERSION_ATTR(sdma2_fw_version, 0444, sdma.instance[1].fw_version);
724FW_VERSION_ATTR(vcn_fw_version, 0444, vcn.fw_version);
725FW_VERSION_ATTR(dmcu_fw_version, 0444, dm.dmcu_fw_version);
557d466b
OM		 726FW_VERSION_ATTR(mes_fw_version, 0444, mes.sched_version & AMDGPU_MES_VERSION_MASK);
727FW_VERSION_ATTR(mes_kiq_fw_version, 0444, mes.kiq_version & AMDGPU_MES_VERSION_MASK);
5bb23532
OM		 728
729static struct attribute *fw_attrs[] = {
730 &dev_attr_vce_fw_version.attr, &dev_attr_uvd_fw_version.attr,
731 &dev_attr_mc_fw_version.attr, &dev_attr_me_fw_version.attr,
732 &dev_attr_pfp_fw_version.attr, &dev_attr_ce_fw_version.attr,
733 &dev_attr_rlc_fw_version.attr, &dev_attr_rlc_srlc_fw_version.attr,
734 &dev_attr_rlc_srlg_fw_version.attr, &dev_attr_rlc_srls_fw_version.attr,
735 &dev_attr_mec_fw_version.attr, &dev_attr_mec2_fw_version.attr,
736 &dev_attr_sos_fw_version.attr, &dev_attr_asd_fw_version.attr,
737 &dev_attr_ta_ras_fw_version.attr, &dev_attr_ta_xgmi_fw_version.attr,
738 &dev_attr_smc_fw_version.attr, &dev_attr_sdma_fw_version.attr,
739 &dev_attr_sdma2_fw_version.attr, &dev_attr_vcn_fw_version.attr,
b7236296 740 &dev_attr_dmcu_fw_version.attr, &dev_attr_imu_fw_version.attr,
557d466b 741 &dev_attr_mes_fw_version.attr, &dev_attr_mes_kiq_fw_version.attr,
b7236296 742 NULL
5bb23532
OM		 743};
744
b93fb0fe
LL		 745#define to_dev_attr(x) container_of(x, struct device_attribute, attr)
746
747static umode_t amdgpu_ucode_sys_visible(struct kobject *kobj,
748 struct attribute *attr, int idx)
749{
750 struct device_attribute *dev_attr = to_dev_attr(attr);
751 struct device *dev = kobj_to_dev(kobj);
752
753 if (dev_attr->show(dev, dev_attr, NULL) == -EINVAL)
754 return 0;
755
756 return attr->mode;
757}
758
5bb23532
OM		 759static const struct attribute_group fw_attr_group = {
760 .name = "fw_version",
b93fb0fe
LL		 761 .attrs = fw_attrs,
762 .is_visible = amdgpu_ucode_sys_visible
5bb23532
OM		 763};
764
765int amdgpu_ucode_sysfs_init(struct amdgpu_device *adev)
766{
767 return sysfs_create_group(&adev->dev->kobj, &fw_attr_group);
768}
769
770void amdgpu_ucode_sysfs_fini(struct amdgpu_device *adev)
771{
772 sysfs_remove_group(&adev->dev->kobj, &fw_attr_group);
773}
774
2445b227
HR		 775static int amdgpu_ucode_init_single_fw(struct amdgpu_device *adev,
776 struct amdgpu_firmware_info *ucode,
777 uint64_t mc_addr, void *kptr)
d38ceaf9
AD		 778{
779 const struct common_firmware_header *header = NULL;
2445b227 780 const struct gfx_firmware_header_v1_0 *cp_hdr = NULL;
14ab2924 781 const struct gfx_firmware_header_v2_0 *cpv2_hdr = NULL;
01fcfc83 782 const struct dmcu_firmware_header_v1_0 *dmcu_hdr = NULL;
02350f0b 783 const struct dmcub_firmware_header_v1_0 *dmcub_hdr = NULL;
aa1faaa1 784 const struct mes_firmware_header_v1_0 *mes_hdr = NULL;
6777c8cf 785 const struct sdma_firmware_header_v2_0 *sdma_hdr = NULL;
a32fa029 786 const struct imu_firmware_header_v1_0 *imu_hdr = NULL;
c5d67a0e 787 const struct vpe_firmware_header_v1_0 *vpe_hdr = NULL;
4f949033 788 const struct umsch_mm_firmware_header_v1_0 *umsch_mm_hdr = NULL;
02f958a2 789 u8 *ucode_addr;
d38ceaf9 790
e03f04b8 791 if (!ucode->fw)
d38ceaf9
AD		 792 return 0;
793
794 ucode->mc_addr = mc_addr;
795 ucode->kaddr = kptr;
796
bed5712e
ML		 797 if (ucode->ucode_id == AMDGPU_UCODE_ID_STORAGE)
798 return 0;
799
d38ceaf9 800 header = (const struct common_firmware_header *)ucode->fw->data;
2445b227 801 cp_hdr = (const struct gfx_firmware_header_v1_0 *)ucode->fw->data;
14ab2924 802 cpv2_hdr = (const struct gfx_firmware_header_v2_0 *)ucode->fw->data;
01fcfc83 803 dmcu_hdr = (const struct dmcu_firmware_header_v1_0 *)ucode->fw->data;
02350f0b 804 dmcub_hdr = (const struct dmcub_firmware_header_v1_0 *)ucode->fw->data;
aa1faaa1 805 mes_hdr = (const struct mes_firmware_header_v1_0 *)ucode->fw->data;
6777c8cf 806 sdma_hdr = (const struct sdma_firmware_header_v2_0 *)ucode->fw->data;
a32fa029 807 imu_hdr = (const struct imu_firmware_header_v1_0 *)ucode->fw->data;
c5d67a0e 808 vpe_hdr = (const struct vpe_firmware_header_v1_0 *)ucode->fw->data;
2445b227 809
02f958a2
LG		 810 if (adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) {
811 switch (ucode->ucode_id) {
6777c8cf 812 case AMDGPU_UCODE_ID_SDMA_UCODE_TH0:
aca670e4 813 ucode->ucode_size = le32_to_cpu(sdma_hdr->ctx_ucode_size_bytes);
6777c8cf
LG		 814 ucode_addr = (u8 *)ucode->fw->data +
815 le32_to_cpu(sdma_hdr->header.ucode_array_offset_bytes);
816 break;
817 case AMDGPU_UCODE_ID_SDMA_UCODE_TH1:
aca670e4 818 ucode->ucode_size = le32_to_cpu(sdma_hdr->ctl_ucode_size_bytes);
6777c8cf
LG		 819 ucode_addr = (u8 *)ucode->fw->data +
820 le32_to_cpu(sdma_hdr->ctl_ucode_offset);
821 break;
02f958a2
LG		 822 case AMDGPU_UCODE_ID_CP_MEC1:
823 case AMDGPU_UCODE_ID_CP_MEC2:
824 ucode->ucode_size = le32_to_cpu(header->ucode_size_bytes) -
825 le32_to_cpu(cp_hdr->jt_size) * 4;
826 ucode_addr = (u8 *)ucode->fw->data +
827 le32_to_cpu(header->ucode_array_offset_bytes);
828 break;
829 case AMDGPU_UCODE_ID_CP_MEC1_JT:
830 case AMDGPU_UCODE_ID_CP_MEC2_JT:
831 ucode->ucode_size = le32_to_cpu(cp_hdr->jt_size) * 4;
832 ucode_addr = (u8 *)ucode->fw->data +
833 le32_to_cpu(header->ucode_array_offset_bytes) +
834 le32_to_cpu(cp_hdr->jt_offset) * 4;
835 break;
836 case AMDGPU_UCODE_ID_RLC_RESTORE_LIST_CNTL:
837 ucode->ucode_size = adev->gfx.rlc.save_restore_list_cntl_size_bytes;
838 ucode_addr = adev->gfx.rlc.save_restore_list_cntl;
839 break;
840 case AMDGPU_UCODE_ID_RLC_RESTORE_LIST_GPM_MEM:
841 ucode->ucode_size = adev->gfx.rlc.save_restore_list_gpm_size_bytes;
842 ucode_addr = adev->gfx.rlc.save_restore_list_gpm;
843 break;
844 case AMDGPU_UCODE_ID_RLC_RESTORE_LIST_SRM_MEM:
845 ucode->ucode_size = adev->gfx.rlc.save_restore_list_srm_size_bytes;
846 ucode_addr = adev->gfx.rlc.save_restore_list_srm;
847 break;
848 case AMDGPU_UCODE_ID_RLC_IRAM:
849 ucode->ucode_size = adev->gfx.rlc.rlc_iram_ucode_size_bytes;
850 ucode_addr = adev->gfx.rlc.rlc_iram_ucode;
851 break;
852 case AMDGPU_UCODE_ID_RLC_DRAM:
853 ucode->ucode_size = adev->gfx.rlc.rlc_dram_ucode_size_bytes;
854 ucode_addr = adev->gfx.rlc.rlc_dram_ucode;
855 break;
a0fe38b4
LG		 856 case AMDGPU_UCODE_ID_RLC_P:
857 ucode->ucode_size = adev->gfx.rlc.rlcp_ucode_size_bytes;
858 ucode_addr = adev->gfx.rlc.rlcp_ucode;
859 break;
8e41a56a
LG		 860 case AMDGPU_UCODE_ID_RLC_V:
861 ucode->ucode_size = adev->gfx.rlc.rlcv_ucode_size_bytes;
862 ucode_addr = adev->gfx.rlc.rlcv_ucode;
863 break;
2207efdd
CG		 864 case AMDGPU_UCODE_ID_GLOBAL_TAP_DELAYS:
865 ucode->ucode_size = adev->gfx.rlc.global_tap_delays_ucode_size_bytes;
866 ucode_addr = adev->gfx.rlc.global_tap_delays_ucode;
867 break;
868 case AMDGPU_UCODE_ID_SE0_TAP_DELAYS:
869 ucode->ucode_size = adev->gfx.rlc.se0_tap_delays_ucode_size_bytes;
870 ucode_addr = adev->gfx.rlc.se0_tap_delays_ucode;
871 break;
872 case AMDGPU_UCODE_ID_SE1_TAP_DELAYS:
873 ucode->ucode_size = adev->gfx.rlc.se1_tap_delays_ucode_size_bytes;
874 ucode_addr = adev->gfx.rlc.se1_tap_delays_ucode;
875 break;
876 case AMDGPU_UCODE_ID_SE2_TAP_DELAYS:
877 ucode->ucode_size = adev->gfx.rlc.se2_tap_delays_ucode_size_bytes;
878 ucode_addr = adev->gfx.rlc.se2_tap_delays_ucode;
879 break;
880 case AMDGPU_UCODE_ID_SE3_TAP_DELAYS:
881 ucode->ucode_size = adev->gfx.rlc.se3_tap_delays_ucode_size_bytes;
882 ucode_addr = adev->gfx.rlc.se3_tap_delays_ucode;
883 break;
02f958a2
LG		 884 case AMDGPU_UCODE_ID_CP_MES:
885 ucode->ucode_size = le32_to_cpu(mes_hdr->mes_ucode_size_bytes);
886 ucode_addr = (u8 *)ucode->fw->data +
887 le32_to_cpu(mes_hdr->mes_ucode_offset_bytes);
888 break;
889 case AMDGPU_UCODE_ID_CP_MES_DATA:
890 ucode->ucode_size = le32_to_cpu(mes_hdr->mes_ucode_data_size_bytes);
891 ucode_addr = (u8 *)ucode->fw->data +
892 le32_to_cpu(mes_hdr->mes_ucode_data_offset_bytes);
893 break;
b0f34028
JX		 894 case AMDGPU_UCODE_ID_CP_MES1:
895 ucode->ucode_size = le32_to_cpu(mes_hdr->mes_ucode_size_bytes);
896 ucode_addr = (u8 *)ucode->fw->data +
897 le32_to_cpu(mes_hdr->mes_ucode_offset_bytes);
898 break;
899 case AMDGPU_UCODE_ID_CP_MES1_DATA:
900 ucode->ucode_size = le32_to_cpu(mes_hdr->mes_ucode_data_size_bytes);
901 ucode_addr = (u8 *)ucode->fw->data +
902 le32_to_cpu(mes_hdr->mes_ucode_data_offset_bytes);
903 break;
02f958a2
LG		 904 case AMDGPU_UCODE_ID_DMCU_ERAM:
905 ucode->ucode_size = le32_to_cpu(header->ucode_size_bytes) -
01fcfc83 906 le32_to_cpu(dmcu_hdr->intv_size_bytes);
02f958a2
LG		 907 ucode_addr = (u8 *)ucode->fw->data +
908 le32_to_cpu(header->ucode_array_offset_bytes);
909 break;
910 case AMDGPU_UCODE_ID_DMCU_INTV:
911 ucode->ucode_size = le32_to_cpu(dmcu_hdr->intv_size_bytes);
912 ucode_addr = (u8 *)ucode->fw->data +
913 le32_to_cpu(header->ucode_array_offset_bytes) +
914 le32_to_cpu(dmcu_hdr->intv_offset_bytes);
915 break;
916 case AMDGPU_UCODE_ID_DMCUB:
917 ucode->ucode_size = le32_to_cpu(dmcub_hdr->inst_const_bytes);
918 ucode_addr = (u8 *)ucode->fw->data +
919 le32_to_cpu(header->ucode_array_offset_bytes);
920 break;
b37c41f2
EQ		 921 case AMDGPU_UCODE_ID_PPTABLE:
922 ucode->ucode_size = ucode->fw->size;
923 ucode_addr = (u8 *)ucode->fw->data;
924 break;
a32fa029
LG		 925 case AMDGPU_UCODE_ID_IMU_I:
926 ucode->ucode_size = le32_to_cpu(imu_hdr->imu_iram_ucode_size_bytes);
927 ucode_addr = (u8 *)ucode->fw->data +
928 le32_to_cpu(imu_hdr->header.ucode_array_offset_bytes);
929 break;
930 case AMDGPU_UCODE_ID_IMU_D:
931 ucode->ucode_size = le32_to_cpu(imu_hdr->imu_dram_ucode_size_bytes);
932 ucode_addr = (u8 *)ucode->fw->data +
933 le32_to_cpu(imu_hdr->header.ucode_array_offset_bytes) +
934 le32_to_cpu(imu_hdr->imu_iram_ucode_size_bytes);
935 break;
14ab2924
LG		 936 case AMDGPU_UCODE_ID_CP_RS64_PFP:
937 ucode->ucode_size = le32_to_cpu(cpv2_hdr->ucode_size_bytes);
938 ucode_addr = (u8 *)ucode->fw->data +
939 le32_to_cpu(header->ucode_array_offset_bytes);
940 break;
941 case AMDGPU_UCODE_ID_CP_RS64_PFP_P0_STACK:
942 ucode->ucode_size = le32_to_cpu(cpv2_hdr->data_size_bytes);
943 ucode_addr = (u8 *)ucode->fw->data +
944 le32_to_cpu(cpv2_hdr->data_offset_bytes);
945 break;
946 case AMDGPU_UCODE_ID_CP_RS64_PFP_P1_STACK:
947 ucode->ucode_size = le32_to_cpu(cpv2_hdr->data_size_bytes);
948 ucode_addr = (u8 *)ucode->fw->data +
949 le32_to_cpu(cpv2_hdr->data_offset_bytes);
950 break;
951 case AMDGPU_UCODE_ID_CP_RS64_ME:
952 ucode->ucode_size = le32_to_cpu(cpv2_hdr->ucode_size_bytes);
953 ucode_addr = (u8 *)ucode->fw->data +
954 le32_to_cpu(header->ucode_array_offset_bytes);
955 break;
956 case AMDGPU_UCODE_ID_CP_RS64_ME_P0_STACK:
957 ucode->ucode_size = le32_to_cpu(cpv2_hdr->data_size_bytes);
958 ucode_addr = (u8 *)ucode->fw->data +
959 le32_to_cpu(cpv2_hdr->data_offset_bytes);
960 break;
961 case AMDGPU_UCODE_ID_CP_RS64_ME_P1_STACK:
962 ucode->ucode_size = le32_to_cpu(cpv2_hdr->data_size_bytes);
963 ucode_addr = (u8 *)ucode->fw->data +
964 le32_to_cpu(cpv2_hdr->data_offset_bytes);
965 break;
966 case AMDGPU_UCODE_ID_CP_RS64_MEC:
967 ucode->ucode_size = le32_to_cpu(cpv2_hdr->ucode_size_bytes);
968 ucode_addr = (u8 *)ucode->fw->data +
969 le32_to_cpu(header->ucode_array_offset_bytes);
970 break;
971 case AMDGPU_UCODE_ID_CP_RS64_MEC_P0_STACK:
972 ucode->ucode_size = le32_to_cpu(cpv2_hdr->data_size_bytes);
973 ucode_addr = (u8 *)ucode->fw->data +
974 le32_to_cpu(cpv2_hdr->data_offset_bytes);
975 break;
976 case AMDGPU_UCODE_ID_CP_RS64_MEC_P1_STACK:
977 ucode->ucode_size = le32_to_cpu(cpv2_hdr->data_size_bytes);
978 ucode_addr = (u8 *)ucode->fw->data +
979 le32_to_cpu(cpv2_hdr->data_offset_bytes);
980 break;
981 case AMDGPU_UCODE_ID_CP_RS64_MEC_P2_STACK:
982 ucode->ucode_size = le32_to_cpu(cpv2_hdr->data_size_bytes);
983 ucode_addr = (u8 *)ucode->fw->data +
984 le32_to_cpu(cpv2_hdr->data_offset_bytes);
985 break;
986 case AMDGPU_UCODE_ID_CP_RS64_MEC_P3_STACK:
987 ucode->ucode_size = le32_to_cpu(cpv2_hdr->data_size_bytes);
988 ucode_addr = (u8 *)ucode->fw->data +
989 le32_to_cpu(cpv2_hdr->data_offset_bytes);
990 break;
c5d67a0e
LY		 991 case AMDGPU_UCODE_ID_VPE_CTX:
992 ucode->ucode_size = le32_to_cpu(vpe_hdr->ctx_ucode_size_bytes);
993 ucode_addr = (u8 *)ucode->fw->data +
994 le32_to_cpu(vpe_hdr->header.ucode_array_offset_bytes);
995 break;
996 case AMDGPU_UCODE_ID_VPE_CTL:
997 ucode->ucode_size = le32_to_cpu(vpe_hdr->ctl_ucode_size_bytes);
998 ucode_addr = (u8 *)ucode->fw->data +
999 le32_to_cpu(vpe_hdr->ctl_ucode_offset);
1000 break;
4f949033
LY		 1001 case AMDGPU_UCODE_ID_UMSCH_MM_UCODE:
1002 ucode->ucode_size = le32_to_cpu(umsch_mm_hdr->umsch_mm_ucode_size_bytes);
1003 ucode_addr = (u8 *)ucode->fw->data +
1004 le32_to_cpu(umsch_mm_hdr->header.ucode_array_offset_bytes);
1005 break;
1006 case AMDGPU_UCODE_ID_UMSCH_MM_DATA:
1007 ucode->ucode_size = le32_to_cpu(umsch_mm_hdr->umsch_mm_ucode_data_size_bytes);
1008 ucode_addr = (u8 *)ucode->fw->data +
1009 le32_to_cpu(umsch_mm_hdr->umsch_mm_ucode_data_offset_bytes);
1010 break;
02f958a2
LG		 1011 default:
1012 ucode->ucode_size = le32_to_cpu(header->ucode_size_bytes);
1013 ucode_addr = (u8 *)ucode->fw->data +
1014 le32_to_cpu(header->ucode_array_offset_bytes);
1015 break;
1016 }
1017 } else {
1018 ucode->ucode_size = le32_to_cpu(header->ucode_size_bytes);
1019 ucode_addr = (u8 *)ucode->fw->data +
1020 le32_to_cpu(header->ucode_array_offset_bytes);
2445b227 1021 }
d38ceaf9 1022
02f958a2
LG		 1023 memcpy(ucode->kaddr, ucode_addr, ucode->ucode_size);
1024
d38ceaf9
AD		 1025 return 0;
1026}
1027
4c2b2453
ML		 1028static int amdgpu_ucode_patch_jt(struct amdgpu_firmware_info *ucode,
1029 uint64_t mc_addr, void *kptr)
1030{
1031 const struct gfx_firmware_header_v1_0 *header = NULL;
1032 const struct common_firmware_header *comm_hdr = NULL;
c4c5ae67
DV		 1033 uint8_t *src_addr = NULL;
1034 uint8_t *dst_addr = NULL;
4c2b2453 1035
e03f04b8 1036 if (!ucode->fw)
4c2b2453
ML		 1037 return 0;
1038
1039 comm_hdr = (const struct common_firmware_header *)ucode->fw->data;
1040 header = (const struct gfx_firmware_header_v1_0 *)ucode->fw->data;
1041 dst_addr = ucode->kaddr +
1042 ALIGN(le32_to_cpu(comm_hdr->ucode_size_bytes),
1043 PAGE_SIZE);
1044 src_addr = (uint8_t *)ucode->fw->data +
1045 le32_to_cpu(comm_hdr->ucode_array_offset_bytes) +
1046 (le32_to_cpu(header->jt_offset) * 4);
1047 memcpy(dst_addr, src_addr, le32_to_cpu(header->jt_size) * 4);
1048
1049 return 0;
1050}
1051
c8963ea4
RZ		 1052int amdgpu_ucode_create_bo(struct amdgpu_device *adev)
1053{
1054 if (adev->firmware.load_type != AMDGPU_FW_LOAD_DIRECT) {
1055 amdgpu_bo_create_kernel(adev, adev->firmware.fw_size, PAGE_SIZE,
1056 amdgpu_sriov_vf(adev) ? AMDGPU_GEM_DOMAIN_VRAM : AMDGPU_GEM_DOMAIN_GTT,
1057 &adev->firmware.fw_buf,
1058 &adev->firmware.fw_buf_mc,
1059 &adev->firmware.fw_buf_ptr);
1060 if (!adev->firmware.fw_buf) {
1061 dev_err(adev->dev, "failed to create kernel buffer for firmware.fw_buf\n");
1062 return -ENOMEM;
1063 } else if (amdgpu_sriov_vf(adev)) {
1064 memset(adev->firmware.fw_buf_ptr, 0, adev->firmware.fw_size);
1065 }
1066 }
1067 return 0;
1068}
1069
1070void amdgpu_ucode_free_bo(struct amdgpu_device *adev)
1071{
ab0cd4a9 1072 amdgpu_bo_free_kernel(&adev->firmware.fw_buf,
c8963ea4
RZ		 1073 &adev->firmware.fw_buf_mc,
1074 &adev->firmware.fw_buf_ptr);
1075}
1076
d38ceaf9
AD		 1077int amdgpu_ucode_init_bo(struct amdgpu_device *adev)
1078{
d38ceaf9 1079 uint64_t fw_offset = 0;
c8963ea4 1080 int i;
d38ceaf9 1081 struct amdgpu_firmware_info *ucode = NULL;
d38ceaf9 1082
c8963ea4 1083 /* for baremetal, the ucode is allocated in gtt, so don't need to fill the bo when reset/suspend */
53b3f8f4 1084 if (!amdgpu_sriov_vf(adev) && (amdgpu_in_reset(adev) || adev->in_suspend))
7504938f 1085 return 0;
e635ee07
HR		 1086 /*
1087 * if SMU loaded firmware, it needn't add SMC, UVD, and VCE
1088 * ucode info here
1089 */
bc108ec7
TH		 1090 if (adev->firmware.load_type != AMDGPU_FW_LOAD_PSP) {
1091 if (amdgpu_sriov_vf(adev))
1092 adev->firmware.max_ucodes = AMDGPU_UCODE_ID_MAXIMUM - 3;
1093 else
1094 adev->firmware.max_ucodes = AMDGPU_UCODE_ID_MAXIMUM - 4;
1095 } else {
2445b227 1096 adev->firmware.max_ucodes = AMDGPU_UCODE_ID_MAXIMUM;
bc108ec7 1097 }
e635ee07 1098
2445b227 1099 for (i = 0; i < adev->firmware.max_ucodes; i++) {
d38ceaf9
AD		 1100 ucode = &adev->firmware.ucode[i];
1101 if (ucode->fw) {
d59c026b
ML		 1102 amdgpu_ucode_init_single_fw(adev, ucode, adev->firmware.fw_buf_mc + fw_offset,
1103 adev->firmware.fw_buf_ptr + fw_offset);
2445b227
HR		 1104 if (i == AMDGPU_UCODE_ID_CP_MEC1 &&
1105 adev->firmware.load_type != AMDGPU_FW_LOAD_PSP) {
4c2b2453 1106 const struct gfx_firmware_header_v1_0 *cp_hdr;
e03f04b8 1107
4c2b2453 1108 cp_hdr = (const struct gfx_firmware_header_v1_0 *)ucode->fw->data;
d59c026b
ML		 1109 amdgpu_ucode_patch_jt(ucode, adev->firmware.fw_buf_mc + fw_offset,
1110 adev->firmware.fw_buf_ptr + fw_offset);
4c2b2453
ML		 1111 fw_offset += ALIGN(le32_to_cpu(cp_hdr->jt_size) << 2, PAGE_SIZE);
1112 }
2445b227 1113 fw_offset += ALIGN(ucode->ucode_size, PAGE_SIZE);
d38ceaf9
AD		 1114 }
1115 }
fd506558 1116 return 0;
d38ceaf9 1117}
1d5eee7d 1118
54a3e032
ML		 1119static const char *amdgpu_ucode_legacy_naming(struct amdgpu_device *adev, int block_type)
1120{
1121 if (block_type == MP0_HWIP) {
1122 switch (adev->ip_versions[MP0_HWIP][0]) {
1123 case IP_VERSION(9, 0, 0):
1124 switch (adev->asic_type) {
1125 case CHIP_VEGA10:
1126 return "vega10";
1127 case CHIP_VEGA12:
1128 return "vega12";
1129 default:
1130 return NULL;
1131 }
54a3e032
ML		 1132 case IP_VERSION(10, 0, 0):
1133 case IP_VERSION(10, 0, 1):
1134 if (adev->asic_type == CHIP_RAVEN) {
1135 if (adev->apu_flags & AMD_APU_IS_RAVEN2)
1136 return "raven2";
1137 else if (adev->apu_flags & AMD_APU_IS_PICASSO)
1138 return "picasso";
1139 return "raven";
1140 }
1141 break;
1142 case IP_VERSION(11, 0, 0):
1143 return "navi10";
1144 case IP_VERSION(11, 0, 2):
1145 return "vega20";
0604897b
ML		 1146 case IP_VERSION(11, 0, 3):
1147 return "renoir";
54a3e032
ML		 1148 case IP_VERSION(11, 0, 4):
1149 return "arcturus";
1150 case IP_VERSION(11, 0, 5):
1151 return "navi14";
1152 case IP_VERSION(11, 0, 7):
1153 return "sienna_cichlid";
1154 case IP_VERSION(11, 0, 9):
1155 return "navi12";
1156 case IP_VERSION(11, 0, 11):
1157 return "navy_flounder";
1158 case IP_VERSION(11, 0, 12):
1159 return "dimgrey_cavefish";
1160 case IP_VERSION(11, 0, 13):
1161 return "beige_goby";
1162 case IP_VERSION(11, 5, 0):
1163 return "vangogh";
1164 case IP_VERSION(12, 0, 1):
0604897b 1165 return "green_sardine";
54a3e032
ML		 1166 case IP_VERSION(13, 0, 2):
1167 return "aldebaran";
1168 case IP_VERSION(13, 0, 1):
1169 case IP_VERSION(13, 0, 3):
1170 return "yellow_carp";
1171 }
1172 } else if (block_type == MP1_HWIP) {
1173 switch (adev->ip_versions[MP1_HWIP][0]) {
1174 case IP_VERSION(9, 0, 0):
1175 case IP_VERSION(10, 0, 0):
1176 case IP_VERSION(10, 0, 1):
1177 case IP_VERSION(11, 0, 2):
1178 if (adev->asic_type == CHIP_ARCTURUS)
1179 return "arcturus_smc";
1180 return NULL;
1181 case IP_VERSION(11, 0, 0):
1182 return "navi10_smc";
1183 case IP_VERSION(11, 0, 5):
1184 return "navi14_smc";
1185 case IP_VERSION(11, 0, 9):
1186 return "navi12_smc";
1187 case IP_VERSION(11, 0, 7):
1188 return "sienna_cichlid_smc";
1189 case IP_VERSION(11, 0, 11):
1190 return "navy_flounder_smc";
1191 case IP_VERSION(11, 0, 12):
1192 return "dimgrey_cavefish_smc";
1193 case IP_VERSION(11, 0, 13):
1194 return "beige_goby_smc";
1195 case IP_VERSION(13, 0, 2):
1196 return "aldebaran_smc";
1197 }
1198 } else if (block_type == SDMA0_HWIP) {
1199 switch (adev->ip_versions[SDMA0_HWIP][0]) {
1200 case IP_VERSION(4, 0, 0):
1201 return "vega10_sdma";
1202 case IP_VERSION(4, 0, 1):
1203 return "vega12_sdma";
1204 case IP_VERSION(4, 1, 0):
1205 case IP_VERSION(4, 1, 1):
1206 if (adev->apu_flags & AMD_APU_IS_RAVEN2)
1207 return "raven2_sdma";
1208 else if (adev->apu_flags & AMD_APU_IS_PICASSO)
1209 return "picasso_sdma";
1210 return "raven_sdma";
1211 case IP_VERSION(4, 1, 2):
1212 if (adev->apu_flags & AMD_APU_IS_RENOIR)
1213 return "renoir_sdma";
1214 return "green_sardine_sdma";
1215 case IP_VERSION(4, 2, 0):
1216 return "vega20_sdma";
1217 case IP_VERSION(4, 2, 2):
1218 return "arcturus_sdma";
1219 case IP_VERSION(4, 4, 0):
1220 return "aldebaran_sdma";
1221 case IP_VERSION(5, 0, 0):
1222 return "navi10_sdma";
1223 case IP_VERSION(5, 0, 1):
1224 return "cyan_skillfish2_sdma";
1225 case IP_VERSION(5, 0, 2):
1226 return "navi14_sdma";
1227 case IP_VERSION(5, 0, 5):
1228 return "navi12_sdma";
1229 case IP_VERSION(5, 2, 0):
1230 return "sienna_cichlid_sdma";
1231 case IP_VERSION(5, 2, 2):
1232 return "navy_flounder_sdma";
1233 case IP_VERSION(5, 2, 4):
1234 return "dimgrey_cavefish_sdma";
1235 case IP_VERSION(5, 2, 5):
1236 return "beige_goby_sdma";
1237 case IP_VERSION(5, 2, 3):
1238 return "yellow_carp_sdma";
1239 case IP_VERSION(5, 2, 1):
1240 return "vangogh_sdma";
1241 }
1242 } else if (block_type == UVD_HWIP) {
1243 switch (adev->ip_versions[UVD_HWIP][0]) {
1244 case IP_VERSION(1, 0, 0):
1245 case IP_VERSION(1, 0, 1):
1246 if (adev->apu_flags & AMD_APU_IS_RAVEN2)
1247 return "raven2_vcn";
1248 else if (adev->apu_flags & AMD_APU_IS_PICASSO)
1249 return "picasso_vcn";
1250 return "raven_vcn";
1251 case IP_VERSION(2, 5, 0):
1252 return "arcturus_vcn";
1253 case IP_VERSION(2, 2, 0):
1254 if (adev->apu_flags & AMD_APU_IS_RENOIR)
1255 return "renoir_vcn";
1256 return "green_sardine_vcn";
1257 case IP_VERSION(2, 6, 0):
1258 return "aldebaran_vcn";
1259 case IP_VERSION(2, 0, 0):
1260 return "navi10_vcn";
1261 case IP_VERSION(2, 0, 2):
1262 if (adev->asic_type == CHIP_NAVI12)
1263 return "navi12_vcn";
1264 return "navi14_vcn";
1265 case IP_VERSION(3, 0, 0):
1266 case IP_VERSION(3, 0, 64):
1267 case IP_VERSION(3, 0, 192):
1268 if (adev->ip_versions[GC_HWIP][0] == IP_VERSION(10, 3, 0))
1269 return "sienna_cichlid_vcn";
1270 return "navy_flounder_vcn";
1271 case IP_VERSION(3, 0, 2):
1272 return "vangogh_vcn";
1273 case IP_VERSION(3, 0, 16):
1274 return "dimgrey_cavefish_vcn";
1275 case IP_VERSION(3, 0, 33):
1276 return "beige_goby_vcn";
1277 case IP_VERSION(3, 1, 1):
1278 return "yellow_carp_vcn";
1279 }
1280 } else if (block_type == GC_HWIP) {
1281 switch (adev->ip_versions[GC_HWIP][0]) {
1282 case IP_VERSION(9, 0, 1):
1283 return "vega10";
1284 case IP_VERSION(9, 2, 1):
1285 return "vega12";
1286 case IP_VERSION(9, 4, 0):
1287 return "vega20";
1288 case IP_VERSION(9, 2, 2):
1289 case IP_VERSION(9, 1, 0):
1290 if (adev->apu_flags & AMD_APU_IS_RAVEN2)
1291 return "raven2";
1292 else if (adev->apu_flags & AMD_APU_IS_PICASSO)
1293 return "picasso";
1294 return "raven";
1295 case IP_VERSION(9, 4, 1):
1296 return "arcturus";
1297 case IP_VERSION(9, 3, 0):
1298 if (adev->apu_flags & AMD_APU_IS_RENOIR)
1299 return "renoir";
1300 return "green_sardine";
1301 case IP_VERSION(9, 4, 2):
1302 return "aldebaran";
1303 case IP_VERSION(10, 1, 10):
1304 return "navi10";
1305 case IP_VERSION(10, 1, 1):
1306 return "navi14";
1307 case IP_VERSION(10, 1, 2):
1308 return "navi12";
1309 case IP_VERSION(10, 3, 0):
1310 return "sienna_cichlid";
1311 case IP_VERSION(10, 3, 2):
1312 return "navy_flounder";
1313 case IP_VERSION(10, 3, 1):
1314 return "vangogh";
1315 case IP_VERSION(10, 3, 4):
1316 return "dimgrey_cavefish";
1317 case IP_VERSION(10, 3, 5):
1318 return "beige_goby";
1319 case IP_VERSION(10, 3, 3):
1320 return "yellow_carp";
1321 case IP_VERSION(10, 1, 3):
1322 case IP_VERSION(10, 1, 4):
1323 return "cyan_skillfish2";
1324 }
1325 }
1326 return NULL;
1327}
1328
1d5eee7d
LG		 1329void amdgpu_ucode_ip_version_decode(struct amdgpu_device *adev, int block_type, char *ucode_prefix, int len)
1330{
1331 int maj, min, rev;
1332 char *ip_name;
54a3e032 1333 const char *legacy;
1d5eee7d
LG		 1334 uint32_t version = adev->ip_versions[block_type][0];
1335
54a3e032
ML		 1336 legacy = amdgpu_ucode_legacy_naming(adev, block_type);
1337 if (legacy) {
1338 snprintf(ucode_prefix, len, "%s", legacy);
1339 return;
1340 }
1341
1d5eee7d
LG		 1342 switch (block_type) {
1343 case GC_HWIP:
1344 ip_name = "gc";
1345 break;
1346 case SDMA0_HWIP:
1347 ip_name = "sdma";
1348 break;
1349 case MP0_HWIP:
1350 ip_name = "psp";
1351 break;
1352 case MP1_HWIP:
1353 ip_name = "smu";
1354 break;
1355 case UVD_HWIP:
1356 ip_name = "vcn";
1357 break;
ce7b59c1
LY		 1358 case VPE_HWIP:
1359 ip_name = "vpe";
1360 break;
1d5eee7d
LG		 1361 default:
1362 BUG();
1363 }
1364
1365 maj = IP_VERSION_MAJ(version);
1366 min = IP_VERSION_MIN(version);
1367 rev = IP_VERSION_REV(version);
1368
1369 snprintf(ucode_prefix, len, "%s_%d_%d_%d", ip_name, maj, min, rev);
1370}
2210af50
ML		 1371
1372/*
1373 * amdgpu_ucode_request - Fetch and validate amdgpu microcode
1374 *
1375 * @adev: amdgpu device
1376 * @fw: pointer to load firmware to
1377 * @fw_name: firmware to load
1378 *
1379 * This is a helper that will use request_firmware and amdgpu_ucode_validate
1380 * to load and run basic validation on firmware. If the load fails, remap
1381 * the error code to -ENODEV, so that early_init functions will fail to load.
1382 */
1383int amdgpu_ucode_request(struct amdgpu_device *adev, const struct firmware **fw,
1384 const char *fw_name)
1385{
1386 int err = request_firmware(fw, fw_name, adev->dev);
1387
1388 if (err)
1389 return -ENODEV;
1390 err = amdgpu_ucode_validate(*fw);
1391 if (err)
1392 dev_dbg(adev->dev, "\"%s\" failed to validate\n", fw_name);
1393
1394 return err;
1395}
1396
1397/*
1398 * amdgpu_ucode_release - Release firmware microcode
1399 *
1400 * @fw: pointer to firmware to release
1401 */
1402void amdgpu_ucode_release(const struct firmware **fw)
1403{
1404 release_firmware(*fw);
1405 *fw = NULL;
1406}
Linux 6.x block layer and io_uring tree(s)