projects / linux-2.6-block.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge tag 'for-v4.5-rc/omap-critical-fixes-a' of git://git.kernel.org/pub/scm/linux...
[linux-2.6-block.git] / drivers / gpu / drm / amd / amdgpu / amdgpu_ttm.c
CommitLineData
d38ceaf9
AD		 1/*
2 * Copyright 2009 Jerome Glisse.
3 * All Rights Reserved.
4 *
5 * Permission is hereby granted, free of charge, to any person obtaining a
6 * copy of this software and associated documentation files (the
7 * "Software"), to deal in the Software without restriction, including
8 * without limitation the rights to use, copy, modify, merge, publish,
9 * distribute, sub license, and/or sell copies of the Software, and to
10 * permit persons to whom the Software is furnished to do so, subject to
11 * the following conditions:
12 *
13 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
14 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
15 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
16 * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM,
17 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
18 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
19 * USE OR OTHER DEALINGS IN THE SOFTWARE.
20 *
21 * The above copyright notice and this permission notice (including the
22 * next paragraph) shall be included in all copies or substantial portions
23 * of the Software.
24 *
25 */
26/*
27 * Authors:
28 * Jerome Glisse <glisse@freedesktop.org>
29 * Thomas Hellstrom <thomas-at-tungstengraphics-dot-com>
30 * Dave Airlie
31 */
32#include <ttm/ttm_bo_api.h>
33#include <ttm/ttm_bo_driver.h>
34#include <ttm/ttm_placement.h>
35#include <ttm/ttm_module.h>
36#include <ttm/ttm_page_alloc.h>
37#include <drm/drmP.h>
38#include <drm/amdgpu_drm.h>
39#include <linux/seq_file.h>
40#include <linux/slab.h>
41#include <linux/swiotlb.h>
42#include <linux/swap.h>
43#include <linux/pagemap.h>
44#include <linux/debugfs.h>
45#include "amdgpu.h"
46#include "bif/bif_4_1_d.h"
47
48#define DRM_FILE_PAGE_OFFSET (0x100000000ULL >> PAGE_SHIFT)
49
50static int amdgpu_ttm_debugfs_init(struct amdgpu_device *adev);
51static void amdgpu_ttm_debugfs_fini(struct amdgpu_device *adev);
52
53static struct amdgpu_device *amdgpu_get_adev(struct ttm_bo_device *bdev)
54{
55 struct amdgpu_mman *mman;
56 struct amdgpu_device *adev;
57
58 mman = container_of(bdev, struct amdgpu_mman, bdev);
59 adev = container_of(mman, struct amdgpu_device, mman);
60 return adev;
61}
62
63
64/*
65 * Global memory.
66 */
67static int amdgpu_ttm_mem_global_init(struct drm_global_reference *ref)
68{
69 return ttm_mem_global_init(ref->object);
70}
71
72static void amdgpu_ttm_mem_global_release(struct drm_global_reference *ref)
73{
74 ttm_mem_global_release(ref->object);
75}
76
77static int amdgpu_ttm_global_init(struct amdgpu_device *adev)
78{
79 struct drm_global_reference *global_ref;
80 int r;
81
82 adev->mman.mem_global_referenced = false;
83 global_ref = &adev->mman.mem_global_ref;
84 global_ref->global_type = DRM_GLOBAL_TTM_MEM;
85 global_ref->size = sizeof(struct ttm_mem_global);
86 global_ref->init = &amdgpu_ttm_mem_global_init;
87 global_ref->release = &amdgpu_ttm_mem_global_release;
88 r = drm_global_item_ref(global_ref);
89 if (r != 0) {
90 DRM_ERROR("Failed setting up TTM memory accounting "
91 "subsystem.\n");
92 return r;
93 }
94
95 adev->mman.bo_global_ref.mem_glob =
96 adev->mman.mem_global_ref.object;
97 global_ref = &adev->mman.bo_global_ref.ref;
98 global_ref->global_type = DRM_GLOBAL_TTM_BO;
99 global_ref->size = sizeof(struct ttm_bo_global);
100 global_ref->init = &ttm_bo_global_init;
101 global_ref->release = &ttm_bo_global_release;
102 r = drm_global_item_ref(global_ref);
103 if (r != 0) {
104 DRM_ERROR("Failed setting up TTM BO subsystem.\n");
105 drm_global_item_unref(&adev->mman.mem_global_ref);
106 return r;
107 }
108
109 adev->mman.mem_global_referenced = true;
110 return 0;
111}
112
113static void amdgpu_ttm_global_fini(struct amdgpu_device *adev)
114{
115 if (adev->mman.mem_global_referenced) {
116 drm_global_item_unref(&adev->mman.bo_global_ref.ref);
117 drm_global_item_unref(&adev->mman.mem_global_ref);
118 adev->mman.mem_global_referenced = false;
119 }
120}
121
122static int amdgpu_invalidate_caches(struct ttm_bo_device *bdev, uint32_t flags)
123{
124 return 0;
125}
126
127static int amdgpu_init_mem_type(struct ttm_bo_device *bdev, uint32_t type,
128 struct ttm_mem_type_manager *man)
129{
130 struct amdgpu_device *adev;
131
132 adev = amdgpu_get_adev(bdev);
133
134 switch (type) {
135 case TTM_PL_SYSTEM:
136 /* System memory */
137 man->flags = TTM_MEMTYPE_FLAG_MAPPABLE;
138 man->available_caching = TTM_PL_MASK_CACHING;
139 man->default_caching = TTM_PL_FLAG_CACHED;
140 break;
141 case TTM_PL_TT:
142 man->func = &ttm_bo_manager_func;
143 man->gpu_offset = adev->mc.gtt_start;
144 man->available_caching = TTM_PL_MASK_CACHING;
145 man->default_caching = TTM_PL_FLAG_CACHED;
146 man->flags = TTM_MEMTYPE_FLAG_MAPPABLE | TTM_MEMTYPE_FLAG_CMA;
147 break;
148 case TTM_PL_VRAM:
149 /* "On-card" video ram */
150 man->func = &ttm_bo_manager_func;
151 man->gpu_offset = adev->mc.vram_start;
152 man->flags = TTM_MEMTYPE_FLAG_FIXED |
153 TTM_MEMTYPE_FLAG_MAPPABLE;
154 man->available_caching = TTM_PL_FLAG_UNCACHED | TTM_PL_FLAG_WC;
155 man->default_caching = TTM_PL_FLAG_WC;
156 break;
157 case AMDGPU_PL_GDS:
158 case AMDGPU_PL_GWS:
159 case AMDGPU_PL_OA:
160 /* On-chip GDS memory*/
161 man->func = &ttm_bo_manager_func;
162 man->gpu_offset = 0;
163 man->flags = TTM_MEMTYPE_FLAG_FIXED | TTM_MEMTYPE_FLAG_CMA;
164 man->available_caching = TTM_PL_FLAG_UNCACHED;
165 man->default_caching = TTM_PL_FLAG_UNCACHED;
166 break;
167 default:
168 DRM_ERROR("Unsupported memory type %u\n", (unsigned)type);
169 return -EINVAL;
170 }
171 return 0;
172}
173
174static void amdgpu_evict_flags(struct ttm_buffer_object *bo,
175 struct ttm_placement *placement)
176{
177 struct amdgpu_bo *rbo;
178 static struct ttm_place placements = {
179 .fpfn = 0,
180 .lpfn = 0,
181 .flags = TTM_PL_MASK_CACHING | TTM_PL_FLAG_SYSTEM
182 };
183
184 if (!amdgpu_ttm_bo_is_amdgpu_bo(bo)) {
185 placement->placement = &placements;
186 placement->busy_placement = &placements;
187 placement->num_placement = 1;
188 placement->num_busy_placement = 1;
189 return;
190 }
191 rbo = container_of(bo, struct amdgpu_bo, tbo);
192 switch (bo->mem.mem_type) {
193 case TTM_PL_VRAM:
194 if (rbo->adev->mman.buffer_funcs_ring->ready == false)
195 amdgpu_ttm_placement_from_domain(rbo, AMDGPU_GEM_DOMAIN_CPU);
196 else
197 amdgpu_ttm_placement_from_domain(rbo, AMDGPU_GEM_DOMAIN_GTT);
198 break;
199 case TTM_PL_TT:
200 default:
201 amdgpu_ttm_placement_from_domain(rbo, AMDGPU_GEM_DOMAIN_CPU);
202 }
203 *placement = rbo->placement;
204}
205
206static int amdgpu_verify_access(struct ttm_buffer_object *bo, struct file *filp)
207{
208 struct amdgpu_bo *rbo = container_of(bo, struct amdgpu_bo, tbo);
209
210 return drm_vma_node_verify_access(&rbo->gem_base.vma_node, filp);
211}
212
213static void amdgpu_move_null(struct ttm_buffer_object *bo,
214 struct ttm_mem_reg *new_mem)
215{
216 struct ttm_mem_reg *old_mem = &bo->mem;
217
218 BUG_ON(old_mem->mm_node != NULL);
219 *old_mem = *new_mem;
220 new_mem->mm_node = NULL;
221}
222
223static int amdgpu_move_blit(struct ttm_buffer_object *bo,
224 bool evict, bool no_wait_gpu,
225 struct ttm_mem_reg *new_mem,
226 struct ttm_mem_reg *old_mem)
227{
228 struct amdgpu_device *adev;
229 struct amdgpu_ring *ring;
230 uint64_t old_start, new_start;
c7ae72c0 231 struct fence *fence;
d38ceaf9
AD		 232 int r;
233
234 adev = amdgpu_get_adev(bo->bdev);
235 ring = adev->mman.buffer_funcs_ring;
236 old_start = old_mem->start << PAGE_SHIFT;
237 new_start = new_mem->start << PAGE_SHIFT;
238
239 switch (old_mem->mem_type) {
240 case TTM_PL_VRAM:
241 old_start += adev->mc.vram_start;
242 break;
243 case TTM_PL_TT:
244 old_start += adev->mc.gtt_start;
245 break;
246 default:
247 DRM_ERROR("Unknown placement %d\n", old_mem->mem_type);
248 return -EINVAL;
249 }
250 switch (new_mem->mem_type) {
251 case TTM_PL_VRAM:
252 new_start += adev->mc.vram_start;
253 break;
254 case TTM_PL_TT:
255 new_start += adev->mc.gtt_start;
256 break;
257 default:
258 DRM_ERROR("Unknown placement %d\n", old_mem->mem_type);
259 return -EINVAL;
260 }
261 if (!ring->ready) {
262 DRM_ERROR("Trying to move memory with ring turned off.\n");
263 return -EINVAL;
264 }
265
266 BUILD_BUG_ON((PAGE_SIZE % AMDGPU_GPU_PAGE_SIZE) != 0);
267
268 r = amdgpu_copy_buffer(ring, old_start, new_start,
269 new_mem->num_pages * PAGE_SIZE, /* bytes */
270 bo->resv, &fence);
271 /* FIXME: handle copy error */
c7ae72c0 272 r = ttm_bo_move_accel_cleanup(bo, fence,
d38ceaf9 273 evict, no_wait_gpu, new_mem);
c7ae72c0 274 fence_put(fence);
d38ceaf9
AD		 275 return r;
276}
277
278static int amdgpu_move_vram_ram(struct ttm_buffer_object *bo,
279 bool evict, bool interruptible,
280 bool no_wait_gpu,
281 struct ttm_mem_reg *new_mem)
282{
283 struct amdgpu_device *adev;
284 struct ttm_mem_reg *old_mem = &bo->mem;
285 struct ttm_mem_reg tmp_mem;
286 struct ttm_place placements;
287 struct ttm_placement placement;
288 int r;
289
290 adev = amdgpu_get_adev(bo->bdev);
291 tmp_mem = *new_mem;
292 tmp_mem.mm_node = NULL;
293 placement.num_placement = 1;
294 placement.placement = &placements;
295 placement.num_busy_placement = 1;
296 placement.busy_placement = &placements;
297 placements.fpfn = 0;
298 placements.lpfn = 0;
299 placements.flags = TTM_PL_MASK_CACHING | TTM_PL_FLAG_TT;
300 r = ttm_bo_mem_space(bo, &placement, &tmp_mem,
301 interruptible, no_wait_gpu);
302 if (unlikely(r)) {
303 return r;
304 }
305
306 r = ttm_tt_set_placement_caching(bo->ttm, tmp_mem.placement);
307 if (unlikely(r)) {
308 goto out_cleanup;
309 }
310
311 r = ttm_tt_bind(bo->ttm, &tmp_mem);
312 if (unlikely(r)) {
313 goto out_cleanup;
314 }
315 r = amdgpu_move_blit(bo, true, no_wait_gpu, &tmp_mem, old_mem);
316 if (unlikely(r)) {
317 goto out_cleanup;
318 }
319 r = ttm_bo_move_ttm(bo, true, no_wait_gpu, new_mem);
320out_cleanup:
321 ttm_bo_mem_put(bo, &tmp_mem);
322 return r;
323}
324
325static int amdgpu_move_ram_vram(struct ttm_buffer_object *bo,
326 bool evict, bool interruptible,
327 bool no_wait_gpu,
328 struct ttm_mem_reg *new_mem)
329{
330 struct amdgpu_device *adev;
331 struct ttm_mem_reg *old_mem = &bo->mem;
332 struct ttm_mem_reg tmp_mem;
333 struct ttm_placement placement;
334 struct ttm_place placements;
335 int r;
336
337 adev = amdgpu_get_adev(bo->bdev);
338 tmp_mem = *new_mem;
339 tmp_mem.mm_node = NULL;
340 placement.num_placement = 1;
341 placement.placement = &placements;
342 placement.num_busy_placement = 1;
343 placement.busy_placement = &placements;
344 placements.fpfn = 0;
345 placements.lpfn = 0;
346 placements.flags = TTM_PL_MASK_CACHING | TTM_PL_FLAG_TT;
347 r = ttm_bo_mem_space(bo, &placement, &tmp_mem,
348 interruptible, no_wait_gpu);
349 if (unlikely(r)) {
350 return r;
351 }
352 r = ttm_bo_move_ttm(bo, true, no_wait_gpu, &tmp_mem);
353 if (unlikely(r)) {
354 goto out_cleanup;
355 }
356 r = amdgpu_move_blit(bo, true, no_wait_gpu, new_mem, old_mem);
357 if (unlikely(r)) {
358 goto out_cleanup;
359 }
360out_cleanup:
361 ttm_bo_mem_put(bo, &tmp_mem);
362 return r;
363}
364
365static int amdgpu_bo_move(struct ttm_buffer_object *bo,
366 bool evict, bool interruptible,
367 bool no_wait_gpu,
368 struct ttm_mem_reg *new_mem)
369{
370 struct amdgpu_device *adev;
371 struct ttm_mem_reg *old_mem = &bo->mem;
372 int r;
373
374 adev = amdgpu_get_adev(bo->bdev);
375 if (old_mem->mem_type == TTM_PL_SYSTEM && bo->ttm == NULL) {
376 amdgpu_move_null(bo, new_mem);
377 return 0;
378 }
379 if ((old_mem->mem_type == TTM_PL_TT &&
380 new_mem->mem_type == TTM_PL_SYSTEM) ||
381 (old_mem->mem_type == TTM_PL_SYSTEM &&
382 new_mem->mem_type == TTM_PL_TT)) {
383 /* bind is enough */
384 amdgpu_move_null(bo, new_mem);
385 return 0;
386 }
387 if (adev->mman.buffer_funcs == NULL ||
388 adev->mman.buffer_funcs_ring == NULL ||
389 !adev->mman.buffer_funcs_ring->ready) {
390 /* use memcpy */
391 goto memcpy;
392 }
393
394 if (old_mem->mem_type == TTM_PL_VRAM &&
395 new_mem->mem_type == TTM_PL_SYSTEM) {
396 r = amdgpu_move_vram_ram(bo, evict, interruptible,
397 no_wait_gpu, new_mem);
398 } else if (old_mem->mem_type == TTM_PL_SYSTEM &&
399 new_mem->mem_type == TTM_PL_VRAM) {
400 r = amdgpu_move_ram_vram(bo, evict, interruptible,
401 no_wait_gpu, new_mem);
402 } else {
403 r = amdgpu_move_blit(bo, evict, no_wait_gpu, new_mem, old_mem);
404 }
405
406 if (r) {
407memcpy:
408 r = ttm_bo_move_memcpy(bo, evict, no_wait_gpu, new_mem);
409 if (r) {
410 return r;
411 }
412 }
413
414 /* update statistics */
415 atomic64_add((u64)bo->num_pages << PAGE_SHIFT, &adev->num_bytes_moved);
416 return 0;
417}
418
419static int amdgpu_ttm_io_mem_reserve(struct ttm_bo_device *bdev, struct ttm_mem_reg *mem)
420{
421 struct ttm_mem_type_manager *man = &bdev->man[mem->mem_type];
422 struct amdgpu_device *adev = amdgpu_get_adev(bdev);
423
424 mem->bus.addr = NULL;
425 mem->bus.offset = 0;
426 mem->bus.size = mem->num_pages << PAGE_SHIFT;
427 mem->bus.base = 0;
428 mem->bus.is_iomem = false;
429 if (!(man->flags & TTM_MEMTYPE_FLAG_MAPPABLE))
430 return -EINVAL;
431 switch (mem->mem_type) {
432 case TTM_PL_SYSTEM:
433 /* system memory */
434 return 0;
435 case TTM_PL_TT:
436 break;
437 case TTM_PL_VRAM:
438 mem->bus.offset = mem->start << PAGE_SHIFT;
439 /* check if it's visible */
440 if ((mem->bus.offset + mem->bus.size) > adev->mc.visible_vram_size)
441 return -EINVAL;
442 mem->bus.base = adev->mc.aper_base;
443 mem->bus.is_iomem = true;
444#ifdef __alpha__
445 /*
446 * Alpha: use bus.addr to hold the ioremap() return,
447 * so we can modify bus.base below.
448 */
449 if (mem->placement & TTM_PL_FLAG_WC)
450 mem->bus.addr =
451 ioremap_wc(mem->bus.base + mem->bus.offset,
452 mem->bus.size);
453 else
454 mem->bus.addr =
455 ioremap_nocache(mem->bus.base + mem->bus.offset,
456 mem->bus.size);
457
458 /*
459 * Alpha: Use just the bus offset plus
460 * the hose/domain memory base for bus.base.
461 * It then can be used to build PTEs for VRAM
462 * access, as done in ttm_bo_vm_fault().
463 */
464 mem->bus.base = (mem->bus.base & 0x0ffffffffUL) +
465 adev->ddev->hose->dense_mem_base;
466#endif
467 break;
468 default:
469 return -EINVAL;
470 }
471 return 0;
472}
473
474static void amdgpu_ttm_io_mem_free(struct ttm_bo_device *bdev, struct ttm_mem_reg *mem)
475{
476}
477
478/*
479 * TTM backend functions.
480 */
481struct amdgpu_ttm_tt {
482 struct ttm_dma_tt ttm;
483 struct amdgpu_device *adev;
484 u64 offset;
485 uint64_t userptr;
486 struct mm_struct *usermm;
487 uint32_t userflags;
488};
489
490/* prepare the sg table with the user pages */
491static int amdgpu_ttm_tt_pin_userptr(struct ttm_tt *ttm)
492{
493 struct amdgpu_device *adev = amdgpu_get_adev(ttm->bdev);
494 struct amdgpu_ttm_tt *gtt = (void *)ttm;
495 unsigned pinned = 0, nents;
496 int r;
497
498 int write = !(gtt->userflags & AMDGPU_GEM_USERPTR_READONLY);
499 enum dma_data_direction direction = write ?
500 DMA_BIDIRECTIONAL : DMA_TO_DEVICE;
501
502 if (current->mm != gtt->usermm)
503 return -EPERM;
504
505 if (gtt->userflags & AMDGPU_GEM_USERPTR_ANONONLY) {
506 /* check that we only pin down anonymous memory
507 to prevent problems with writeback */
508 unsigned long end = gtt->userptr + ttm->num_pages * PAGE_SIZE;
509 struct vm_area_struct *vma;
510
511 vma = find_vma(gtt->usermm, gtt->userptr);
512 if (!vma || vma->vm_file || vma->vm_end < end)
513 return -EPERM;
514 }
515
516 do {
517 unsigned num_pages = ttm->num_pages - pinned;
518 uint64_t userptr = gtt->userptr + pinned * PAGE_SIZE;
519 struct page **pages = ttm->pages + pinned;
520
521 r = get_user_pages(current, current->mm, userptr, num_pages,
522 write, 0, pages, NULL);
523 if (r < 0)
524 goto release_pages;
525
526 pinned += r;
527
528 } while (pinned < ttm->num_pages);
529
530 r = sg_alloc_table_from_pages(ttm->sg, ttm->pages, ttm->num_pages, 0,
531 ttm->num_pages << PAGE_SHIFT,
532 GFP_KERNEL);
533 if (r)
534 goto release_sg;
535
536 r = -ENOMEM;
537 nents = dma_map_sg(adev->dev, ttm->sg->sgl, ttm->sg->nents, direction);
538 if (nents != ttm->sg->nents)
539 goto release_sg;
540
541 drm_prime_sg_to_page_addr_arrays(ttm->sg, ttm->pages,
542 gtt->ttm.dma_address, ttm->num_pages);
543
544 return 0;
545
546release_sg:
547 kfree(ttm->sg);
548
549release_pages:
550 release_pages(ttm->pages, pinned, 0);
551 return r;
552}
553
554static void amdgpu_ttm_tt_unpin_userptr(struct ttm_tt *ttm)
555{
556 struct amdgpu_device *adev = amdgpu_get_adev(ttm->bdev);
557 struct amdgpu_ttm_tt *gtt = (void *)ttm;
dd08fae1 558 struct sg_page_iter sg_iter;
d38ceaf9
AD		 559
560 int write = !(gtt->userflags & AMDGPU_GEM_USERPTR_READONLY);
561 enum dma_data_direction direction = write ?
562 DMA_BIDIRECTIONAL : DMA_TO_DEVICE;
563
564 /* double check that we don't free the table twice */
565 if (!ttm->sg->sgl)
566 return;
567
568 /* free the sg table and pages again */
569 dma_unmap_sg(adev->dev, ttm->sg->sgl, ttm->sg->nents, direction);
570
dd08fae1 571 for_each_sg_page(ttm->sg->sgl, &sg_iter, ttm->sg->nents, 0) {
572 struct page *page = sg_page_iter_page(&sg_iter);
d38ceaf9
AD		 573 if (!(gtt->userflags & AMDGPU_GEM_USERPTR_READONLY))
574 set_page_dirty(page);
575
576 mark_page_accessed(page);
577 page_cache_release(page);
578 }
579
580 sg_free_table(ttm->sg);
581}
582
583static int amdgpu_ttm_backend_bind(struct ttm_tt *ttm,
584 struct ttm_mem_reg *bo_mem)
585{
586 struct amdgpu_ttm_tt *gtt = (void*)ttm;
587 uint32_t flags = amdgpu_ttm_tt_pte_flags(gtt->adev, ttm, bo_mem);
588 int r;
589
e2f784fa
CZ		 590 if (gtt->userptr) {
591 r = amdgpu_ttm_tt_pin_userptr(ttm);
592 if (r) {
593 DRM_ERROR("failed to pin userptr\n");
594 return r;
595 }
596 }
d38ceaf9
AD		 597 gtt->offset = (unsigned long)(bo_mem->start << PAGE_SHIFT);
598 if (!ttm->num_pages) {
599 WARN(1, "nothing to bind %lu pages for mreg %p back %p!\n",
600 ttm->num_pages, bo_mem, ttm);
601 }
602
603 if (bo_mem->mem_type == AMDGPU_PL_GDS ||
604 bo_mem->mem_type == AMDGPU_PL_GWS ||
605 bo_mem->mem_type == AMDGPU_PL_OA)
606 return -EINVAL;
607
608 r = amdgpu_gart_bind(gtt->adev, gtt->offset, ttm->num_pages,
609 ttm->pages, gtt->ttm.dma_address, flags);
610
611 if (r) {
612 DRM_ERROR("failed to bind %lu pages at 0x%08X\n",
613 ttm->num_pages, (unsigned)gtt->offset);
614 return r;
615 }
616 return 0;
617}
618
619static int amdgpu_ttm_backend_unbind(struct ttm_tt *ttm)
620{
621 struct amdgpu_ttm_tt *gtt = (void *)ttm;
622
623 /* unbind shouldn't be done for GDS/GWS/OA in ttm_bo_clean_mm */
624 if (gtt->adev->gart.ready)
625 amdgpu_gart_unbind(gtt->adev, gtt->offset, ttm->num_pages);
626
627 if (gtt->userptr)
628 amdgpu_ttm_tt_unpin_userptr(ttm);
629
630 return 0;
631}
632
633static void amdgpu_ttm_backend_destroy(struct ttm_tt *ttm)
634{
635 struct amdgpu_ttm_tt *gtt = (void *)ttm;
636
637 ttm_dma_tt_fini(&gtt->ttm);
638 kfree(gtt);
639}
640
641static struct ttm_backend_func amdgpu_backend_func = {
642 .bind = &amdgpu_ttm_backend_bind,
643 .unbind = &amdgpu_ttm_backend_unbind,
644 .destroy = &amdgpu_ttm_backend_destroy,
645};
646
647static struct ttm_tt *amdgpu_ttm_tt_create(struct ttm_bo_device *bdev,
648 unsigned long size, uint32_t page_flags,
649 struct page *dummy_read_page)
650{
651 struct amdgpu_device *adev;
652 struct amdgpu_ttm_tt *gtt;
653
654 adev = amdgpu_get_adev(bdev);
655
656 gtt = kzalloc(sizeof(struct amdgpu_ttm_tt), GFP_KERNEL);
657 if (gtt == NULL) {
658 return NULL;
659 }
660 gtt->ttm.ttm.func = &amdgpu_backend_func;
661 gtt->adev = adev;
662 if (ttm_dma_tt_init(&gtt->ttm, bdev, size, page_flags, dummy_read_page)) {
663 kfree(gtt);
664 return NULL;
665 }
666 return &gtt->ttm.ttm;
667}
668
669static int amdgpu_ttm_tt_populate(struct ttm_tt *ttm)
670{
671 struct amdgpu_device *adev;
672 struct amdgpu_ttm_tt *gtt = (void *)ttm;
673 unsigned i;
674 int r;
675 bool slave = !!(ttm->page_flags & TTM_PAGE_FLAG_SG);
676
677 if (ttm->state != tt_unpopulated)
678 return 0;
679
680 if (gtt && gtt->userptr) {
5f0b34cc 681 ttm->sg = kzalloc(sizeof(struct sg_table), GFP_KERNEL);
d38ceaf9
AD		 682 if (!ttm->sg)
683 return -ENOMEM;
684
685 ttm->page_flags |= TTM_PAGE_FLAG_SG;
686 ttm->state = tt_unbound;
687 return 0;
688 }
689
690 if (slave && ttm->sg) {
691 drm_prime_sg_to_page_addr_arrays(ttm->sg, ttm->pages,
692 gtt->ttm.dma_address, ttm->num_pages);
693 ttm->state = tt_unbound;
694 return 0;
695 }
696
697 adev = amdgpu_get_adev(ttm->bdev);
698
699#ifdef CONFIG_SWIOTLB
700 if (swiotlb_nr_tbl()) {
701 return ttm_dma_populate(&gtt->ttm, adev->dev);
702 }
703#endif
704
705 r = ttm_pool_populate(ttm);
706 if (r) {
707 return r;
708 }
709
710 for (i = 0; i < ttm->num_pages; i++) {
711 gtt->ttm.dma_address[i] = pci_map_page(adev->pdev, ttm->pages[i],
712 0, PAGE_SIZE,
713 PCI_DMA_BIDIRECTIONAL);
714 if (pci_dma_mapping_error(adev->pdev, gtt->ttm.dma_address[i])) {
09ccbb74 715 while (i--) {
d38ceaf9
AD		 716 pci_unmap_page(adev->pdev, gtt->ttm.dma_address[i],
717 PAGE_SIZE, PCI_DMA_BIDIRECTIONAL);
718 gtt->ttm.dma_address[i] = 0;
719 }
720 ttm_pool_unpopulate(ttm);
721 return -EFAULT;
722 }
723 }
724 return 0;
725}
726
727static void amdgpu_ttm_tt_unpopulate(struct ttm_tt *ttm)
728{
729 struct amdgpu_device *adev;
730 struct amdgpu_ttm_tt *gtt = (void *)ttm;
731 unsigned i;
732 bool slave = !!(ttm->page_flags & TTM_PAGE_FLAG_SG);
733
734 if (gtt && gtt->userptr) {
735 kfree(ttm->sg);
736 ttm->page_flags &= ~TTM_PAGE_FLAG_SG;
737 return;
738 }
739
740 if (slave)
741 return;
742
743 adev = amdgpu_get_adev(ttm->bdev);
744
745#ifdef CONFIG_SWIOTLB
746 if (swiotlb_nr_tbl()) {
747 ttm_dma_unpopulate(&gtt->ttm, adev->dev);
748 return;
749 }
750#endif
751
752 for (i = 0; i < ttm->num_pages; i++) {
753 if (gtt->ttm.dma_address[i]) {
754 pci_unmap_page(adev->pdev, gtt->ttm.dma_address[i],
755 PAGE_SIZE, PCI_DMA_BIDIRECTIONAL);
756 }
757 }
758
759 ttm_pool_unpopulate(ttm);
760}
761
762int amdgpu_ttm_tt_set_userptr(struct ttm_tt *ttm, uint64_t addr,
763 uint32_t flags)
764{
765 struct amdgpu_ttm_tt *gtt = (void *)ttm;
766
767 if (gtt == NULL)
768 return -EINVAL;
769
770 gtt->userptr = addr;
771 gtt->usermm = current->mm;
772 gtt->userflags = flags;
773 return 0;
774}
775
776bool amdgpu_ttm_tt_has_userptr(struct ttm_tt *ttm)
777{
778 struct amdgpu_ttm_tt *gtt = (void *)ttm;
779
780 if (gtt == NULL)
781 return false;
782
783 return !!gtt->userptr;
784}
785
cc1de6e8
CK		 786bool amdgpu_ttm_tt_affect_userptr(struct ttm_tt *ttm, unsigned long start,
787 unsigned long end)
788{
789 struct amdgpu_ttm_tt *gtt = (void *)ttm;
790 unsigned long size;
791
792 if (gtt == NULL)
793 return false;
794
795 if (gtt->ttm.ttm.state != tt_bound || !gtt->userptr)
796 return false;
797
798 size = (unsigned long)gtt->ttm.ttm.num_pages * PAGE_SIZE;
799 if (gtt->userptr > end || gtt->userptr + size <= start)
800 return false;
801
802 return true;
803}
804
d38ceaf9
AD		 805bool amdgpu_ttm_tt_is_readonly(struct ttm_tt *ttm)
806{
807 struct amdgpu_ttm_tt *gtt = (void *)ttm;
808
809 if (gtt == NULL)
810 return false;
811
812 return !!(gtt->userflags & AMDGPU_GEM_USERPTR_READONLY);
813}
814
815uint32_t amdgpu_ttm_tt_pte_flags(struct amdgpu_device *adev, struct ttm_tt *ttm,
816 struct ttm_mem_reg *mem)
817{
818 uint32_t flags = 0;
819
820 if (mem && mem->mem_type != TTM_PL_SYSTEM)
821 flags |= AMDGPU_PTE_VALID;
822
6d99905a 823 if (mem && mem->mem_type == TTM_PL_TT) {
d38ceaf9
AD		 824 flags |= AMDGPU_PTE_SYSTEM;
825
6d99905a
CK		 826 if (ttm->caching_state == tt_cached)
827 flags |= AMDGPU_PTE_SNOOPED;
828 }
d38ceaf9 829
8f3c1629 830 if (adev->asic_type >= CHIP_TONGA)
d38ceaf9
AD		 831 flags |= AMDGPU_PTE_EXECUTABLE;
832
833 flags |= AMDGPU_PTE_READABLE;
834
835 if (!amdgpu_ttm_tt_is_readonly(ttm))
836 flags |= AMDGPU_PTE_WRITEABLE;
837
838 return flags;
839}
840
841static struct ttm_bo_driver amdgpu_bo_driver = {
842 .ttm_tt_create = &amdgpu_ttm_tt_create,
843 .ttm_tt_populate = &amdgpu_ttm_tt_populate,
844 .ttm_tt_unpopulate = &amdgpu_ttm_tt_unpopulate,
845 .invalidate_caches = &amdgpu_invalidate_caches,
846 .init_mem_type = &amdgpu_init_mem_type,
847 .evict_flags = &amdgpu_evict_flags,
848 .move = &amdgpu_bo_move,
849 .verify_access = &amdgpu_verify_access,
850 .move_notify = &amdgpu_bo_move_notify,
851 .fault_reserve_notify = &amdgpu_bo_fault_reserve_notify,
852 .io_mem_reserve = &amdgpu_ttm_io_mem_reserve,
853 .io_mem_free = &amdgpu_ttm_io_mem_free,
854};
855
856int amdgpu_ttm_init(struct amdgpu_device *adev)
857{
858 int r;
859
860 r = amdgpu_ttm_global_init(adev);
861 if (r) {
862 return r;
863 }
864 /* No others user of address space so set it to 0 */
865 r = ttm_bo_device_init(&adev->mman.bdev,
866 adev->mman.bo_global_ref.ref.object,
867 &amdgpu_bo_driver,
868 adev->ddev->anon_inode->i_mapping,
869 DRM_FILE_PAGE_OFFSET,
870 adev->need_dma32);
871 if (r) {
872 DRM_ERROR("failed initializing buffer object driver(%d).\n", r);
873 return r;
874 }
875 adev->mman.initialized = true;
876 r = ttm_bo_init_mm(&adev->mman.bdev, TTM_PL_VRAM,
877 adev->mc.real_vram_size >> PAGE_SHIFT);
878 if (r) {
879 DRM_ERROR("Failed initializing VRAM heap.\n");
880 return r;
881 }
882 /* Change the size here instead of the init above so only lpfn is affected */
883 amdgpu_ttm_set_active_vram_size(adev, adev->mc.visible_vram_size);
884
885 r = amdgpu_bo_create(adev, 256 * 1024, PAGE_SIZE, true,
857d913d
AD		 886 AMDGPU_GEM_DOMAIN_VRAM,
887 AMDGPU_GEM_CREATE_CPU_ACCESS_REQUIRED,
72d7668b 888 NULL, NULL, &adev->stollen_vga_memory);
d38ceaf9
AD		 889 if (r) {
890 return r;
891 }
892 r = amdgpu_bo_reserve(adev->stollen_vga_memory, false);
893 if (r)
894 return r;
895 r = amdgpu_bo_pin(adev->stollen_vga_memory, AMDGPU_GEM_DOMAIN_VRAM, NULL);
896 amdgpu_bo_unreserve(adev->stollen_vga_memory);
897 if (r) {
898 amdgpu_bo_unref(&adev->stollen_vga_memory);
899 return r;
900 }
901 DRM_INFO("amdgpu: %uM of VRAM memory ready\n",
902 (unsigned) (adev->mc.real_vram_size / (1024 * 1024)));
903 r = ttm_bo_init_mm(&adev->mman.bdev, TTM_PL_TT,
904 adev->mc.gtt_size >> PAGE_SHIFT);
905 if (r) {
906 DRM_ERROR("Failed initializing GTT heap.\n");
907 return r;
908 }
909 DRM_INFO("amdgpu: %uM of GTT memory ready.\n",
910 (unsigned)(adev->mc.gtt_size / (1024 * 1024)));
911
912 adev->gds.mem.total_size = adev->gds.mem.total_size << AMDGPU_GDS_SHIFT;
913 adev->gds.mem.gfx_partition_size = adev->gds.mem.gfx_partition_size << AMDGPU_GDS_SHIFT;
914 adev->gds.mem.cs_partition_size = adev->gds.mem.cs_partition_size << AMDGPU_GDS_SHIFT;
915 adev->gds.gws.total_size = adev->gds.gws.total_size << AMDGPU_GWS_SHIFT;
916 adev->gds.gws.gfx_partition_size = adev->gds.gws.gfx_partition_size << AMDGPU_GWS_SHIFT;
917 adev->gds.gws.cs_partition_size = adev->gds.gws.cs_partition_size << AMDGPU_GWS_SHIFT;
918 adev->gds.oa.total_size = adev->gds.oa.total_size << AMDGPU_OA_SHIFT;
919 adev->gds.oa.gfx_partition_size = adev->gds.oa.gfx_partition_size << AMDGPU_OA_SHIFT;
920 adev->gds.oa.cs_partition_size = adev->gds.oa.cs_partition_size << AMDGPU_OA_SHIFT;
921 /* GDS Memory */
922 r = ttm_bo_init_mm(&adev->mman.bdev, AMDGPU_PL_GDS,
923 adev->gds.mem.total_size >> PAGE_SHIFT);
924 if (r) {
925 DRM_ERROR("Failed initializing GDS heap.\n");
926 return r;
927 }
928
929 /* GWS */
930 r = ttm_bo_init_mm(&adev->mman.bdev, AMDGPU_PL_GWS,
931 adev->gds.gws.total_size >> PAGE_SHIFT);
932 if (r) {
933 DRM_ERROR("Failed initializing gws heap.\n");
934 return r;
935 }
936
937 /* OA */
938 r = ttm_bo_init_mm(&adev->mman.bdev, AMDGPU_PL_OA,
939 adev->gds.oa.total_size >> PAGE_SHIFT);
940 if (r) {
941 DRM_ERROR("Failed initializing oa heap.\n");
942 return r;
943 }
944
945 r = amdgpu_ttm_debugfs_init(adev);
946 if (r) {
947 DRM_ERROR("Failed to init debugfs\n");
948 return r;
949 }
950 return 0;
951}
952
953void amdgpu_ttm_fini(struct amdgpu_device *adev)
954{
955 int r;
956
957 if (!adev->mman.initialized)
958 return;
959 amdgpu_ttm_debugfs_fini(adev);
960 if (adev->stollen_vga_memory) {
961 r = amdgpu_bo_reserve(adev->stollen_vga_memory, false);
962 if (r == 0) {
963 amdgpu_bo_unpin(adev->stollen_vga_memory);
964 amdgpu_bo_unreserve(adev->stollen_vga_memory);
965 }
966 amdgpu_bo_unref(&adev->stollen_vga_memory);
967 }
968 ttm_bo_clean_mm(&adev->mman.bdev, TTM_PL_VRAM);
969 ttm_bo_clean_mm(&adev->mman.bdev, TTM_PL_TT);
970 ttm_bo_clean_mm(&adev->mman.bdev, AMDGPU_PL_GDS);
971 ttm_bo_clean_mm(&adev->mman.bdev, AMDGPU_PL_GWS);
972 ttm_bo_clean_mm(&adev->mman.bdev, AMDGPU_PL_OA);
973 ttm_bo_device_release(&adev->mman.bdev);
974 amdgpu_gart_fini(adev);
975 amdgpu_ttm_global_fini(adev);
976 adev->mman.initialized = false;
977 DRM_INFO("amdgpu: ttm finalized\n");
978}
979
980/* this should only be called at bootup or when userspace
981 * isn't running */
982void amdgpu_ttm_set_active_vram_size(struct amdgpu_device *adev, u64 size)
983{
984 struct ttm_mem_type_manager *man;
985
986 if (!adev->mman.initialized)
987 return;
988
989 man = &adev->mman.bdev.man[TTM_PL_VRAM];
990 /* this just adjusts TTM size idea, which sets lpfn to the correct value */
991 man->size = size >> PAGE_SHIFT;
992}
993
d38ceaf9
AD		 994int amdgpu_mmap(struct file *filp, struct vm_area_struct *vma)
995{
996 struct drm_file *file_priv;
997 struct amdgpu_device *adev;
d38ceaf9 998
e176fe17 999 if (unlikely(vma->vm_pgoff < DRM_FILE_PAGE_OFFSET))
d38ceaf9 1000 return -EINVAL;
d38ceaf9
AD		 1001
1002 file_priv = filp->private_data;
1003 adev = file_priv->minor->dev->dev_private;
e176fe17 1004 if (adev == NULL)
d38ceaf9 1005 return -EINVAL;
e176fe17
CK		 1006
1007 return ttm_bo_mmap(filp, vma, &adev->mman.bdev);
d38ceaf9
AD		 1008}
1009
1010int amdgpu_copy_buffer(struct amdgpu_ring *ring,
1011 uint64_t src_offset,
1012 uint64_t dst_offset,
1013 uint32_t byte_count,
1014 struct reservation_object *resv,
c7ae72c0 1015 struct fence **fence)
d38ceaf9
AD		 1016{
1017 struct amdgpu_device *adev = ring->adev;
d38ceaf9
AD		 1018 uint32_t max_bytes;
1019 unsigned num_loops, num_dw;
c7ae72c0 1020 struct amdgpu_ib *ib;
d38ceaf9
AD		 1021 unsigned i;
1022 int r;
1023
d38ceaf9
AD		 1024 max_bytes = adev->mman.buffer_funcs->copy_max_bytes;
1025 num_loops = DIV_ROUND_UP(byte_count, max_bytes);
1026 num_dw = num_loops * adev->mman.buffer_funcs->copy_num_dw;
1027
c7ae72c0
CZ		 1028 /* for IB padding */
1029 while (num_dw & 0x7)
1030 num_dw++;
1031
1032 ib = kzalloc(sizeof(struct amdgpu_ib), GFP_KERNEL);
1033 if (!ib)
1034 return -ENOMEM;
d38ceaf9 1035
c7ae72c0 1036 r = amdgpu_ib_get(ring, NULL, num_dw * 4, ib);
9066b0c3 1037 if (r) {
c7ae72c0 1038 kfree(ib);
9066b0c3
CZ		 1039 return r;
1040 }
1041
c7ae72c0
CZ		 1042 ib->length_dw = 0;
1043
1044 if (resv) {
1045 r = amdgpu_sync_resv(adev, &ib->sync, resv,
1046 AMDGPU_FENCE_OWNER_UNDEFINED);
1047 if (r) {
1048 DRM_ERROR("sync failed (%d).\n", r);
1049 goto error_free;
1050 }
d38ceaf9 1051 }
d38ceaf9
AD		 1052
1053 for (i = 0; i < num_loops; i++) {
1054 uint32_t cur_size_in_bytes = min(byte_count, max_bytes);
1055
c7ae72c0 1056 amdgpu_emit_copy_buffer(adev, ib, src_offset, dst_offset,
d38ceaf9
AD		 1057 cur_size_in_bytes);
1058
1059 src_offset += cur_size_in_bytes;
1060 dst_offset += cur_size_in_bytes;
1061 byte_count -= cur_size_in_bytes;
1062 }
1063
c7ae72c0
CZ		 1064 amdgpu_vm_pad_ib(adev, ib);
1065 WARN_ON(ib->length_dw > num_dw);
1066 r = amdgpu_sched_ib_submit_kernel_helper(adev, ring, ib, 1,
1067 &amdgpu_vm_free_job,
7a91d6cb 1068 AMDGPU_FENCE_OWNER_UNDEFINED,
c7ae72c0
CZ		 1069 fence);
1070 if (r)
1071 goto error_free;
d38ceaf9 1072
c7ae72c0
CZ		 1073 if (!amdgpu_enable_scheduler) {
1074 amdgpu_ib_free(adev, ib);
1075 kfree(ib);
1076 }
d38ceaf9 1077 return 0;
c7ae72c0
CZ		 1078error_free:
1079 amdgpu_ib_free(adev, ib);
1080 kfree(ib);
1081 return r;
d38ceaf9
AD		 1082}
1083
1084#if defined(CONFIG_DEBUG_FS)
1085
1086static int amdgpu_mm_dump_table(struct seq_file *m, void *data)
1087{
1088 struct drm_info_node *node = (struct drm_info_node *)m->private;
1089 unsigned ttm_pl = *(int *)node->info_ent->data;
1090 struct drm_device *dev = node->minor->dev;
1091 struct amdgpu_device *adev = dev->dev_private;
1092 struct drm_mm *mm = (struct drm_mm *)adev->mman.bdev.man[ttm_pl].priv;
1093 int ret;
1094 struct ttm_bo_global *glob = adev->mman.bdev.glob;
1095
1096 spin_lock(&glob->lru_lock);
1097 ret = drm_mm_dump_table(m, mm);
1098 spin_unlock(&glob->lru_lock);
a2ef8a97 1099 if (ttm_pl == TTM_PL_VRAM)
e1b35f61 1100 seq_printf(m, "man size:%llu pages, ram usage:%lluMB, vis usage:%lluMB\n",
a2ef8a97 1101 adev->mman.bdev.man[ttm_pl].size,
e1b35f61
AB		 1102 (u64)atomic64_read(&adev->vram_usage) >> 20,
1103 (u64)atomic64_read(&adev->vram_vis_usage) >> 20);
d38ceaf9
AD		 1104 return ret;
1105}
1106
1107static int ttm_pl_vram = TTM_PL_VRAM;
1108static int ttm_pl_tt = TTM_PL_TT;
1109
1110static struct drm_info_list amdgpu_ttm_debugfs_list[] = {
1111 {"amdgpu_vram_mm", amdgpu_mm_dump_table, 0, &ttm_pl_vram},
1112 {"amdgpu_gtt_mm", amdgpu_mm_dump_table, 0, &ttm_pl_tt},
1113 {"ttm_page_pool", ttm_page_alloc_debugfs, 0, NULL},
1114#ifdef CONFIG_SWIOTLB
1115 {"ttm_dma_page_pool", ttm_dma_page_alloc_debugfs, 0, NULL}
1116#endif
1117};
1118
1119static ssize_t amdgpu_ttm_vram_read(struct file *f, char __user *buf,
1120 size_t size, loff_t *pos)
1121{
1122 struct amdgpu_device *adev = f->f_inode->i_private;
1123 ssize_t result = 0;
1124 int r;
1125
1126 if (size & 0x3 || *pos & 0x3)
1127 return -EINVAL;
1128
1129 while (size) {
1130 unsigned long flags;
1131 uint32_t value;
1132
1133 if (*pos >= adev->mc.mc_vram_size)
1134 return result;
1135
1136 spin_lock_irqsave(&adev->mmio_idx_lock, flags);
1137 WREG32(mmMM_INDEX, ((uint32_t)*pos) | 0x80000000);
1138 WREG32(mmMM_INDEX_HI, *pos >> 31);
1139 value = RREG32(mmMM_DATA);
1140 spin_unlock_irqrestore(&adev->mmio_idx_lock, flags);
1141
1142 r = put_user(value, (uint32_t *)buf);
1143 if (r)
1144 return r;
1145
1146 result += 4;
1147 buf += 4;
1148 *pos += 4;
1149 size -= 4;
1150 }
1151
1152 return result;
1153}
1154
1155static const struct file_operations amdgpu_ttm_vram_fops = {
1156 .owner = THIS_MODULE,
1157 .read = amdgpu_ttm_vram_read,
1158 .llseek = default_llseek
1159};
1160
1161static ssize_t amdgpu_ttm_gtt_read(struct file *f, char __user *buf,
1162 size_t size, loff_t *pos)
1163{
1164 struct amdgpu_device *adev = f->f_inode->i_private;
1165 ssize_t result = 0;
1166 int r;
1167
1168 while (size) {
1169 loff_t p = *pos / PAGE_SIZE;
1170 unsigned off = *pos & ~PAGE_MASK;
1171 size_t cur_size = min_t(size_t, size, PAGE_SIZE - off);
1172 struct page *page;
1173 void *ptr;
1174
1175 if (p >= adev->gart.num_cpu_pages)
1176 return result;
1177
1178 page = adev->gart.pages[p];
1179 if (page) {
1180 ptr = kmap(page);
1181 ptr += off;
1182
1183 r = copy_to_user(buf, ptr, cur_size);
1184 kunmap(adev->gart.pages[p]);
1185 } else
1186 r = clear_user(buf, cur_size);
1187
1188 if (r)
1189 return -EFAULT;
1190
1191 result += cur_size;
1192 buf += cur_size;
1193 *pos += cur_size;
1194 size -= cur_size;
1195 }
1196
1197 return result;
1198}
1199
1200static const struct file_operations amdgpu_ttm_gtt_fops = {
1201 .owner = THIS_MODULE,
1202 .read = amdgpu_ttm_gtt_read,
1203 .llseek = default_llseek
1204};
1205
1206#endif
1207
1208static int amdgpu_ttm_debugfs_init(struct amdgpu_device *adev)
1209{
1210#if defined(CONFIG_DEBUG_FS)
1211 unsigned count;
1212
1213 struct drm_minor *minor = adev->ddev->primary;
1214 struct dentry *ent, *root = minor->debugfs_root;
1215
1216 ent = debugfs_create_file("amdgpu_vram", S_IFREG | S_IRUGO, root,
1217 adev, &amdgpu_ttm_vram_fops);
1218 if (IS_ERR(ent))
1219 return PTR_ERR(ent);
1220 i_size_write(ent->d_inode, adev->mc.mc_vram_size);
1221 adev->mman.vram = ent;
1222
1223 ent = debugfs_create_file("amdgpu_gtt", S_IFREG | S_IRUGO, root,
1224 adev, &amdgpu_ttm_gtt_fops);
1225 if (IS_ERR(ent))
1226 return PTR_ERR(ent);
1227 i_size_write(ent->d_inode, adev->mc.gtt_size);
1228 adev->mman.gtt = ent;
1229
1230 count = ARRAY_SIZE(amdgpu_ttm_debugfs_list);
1231
1232#ifdef CONFIG_SWIOTLB
1233 if (!swiotlb_nr_tbl())
1234 --count;
1235#endif
1236
1237 return amdgpu_debugfs_add_files(adev, amdgpu_ttm_debugfs_list, count);
1238#else
1239
1240 return 0;
1241#endif
1242}
1243
1244static void amdgpu_ttm_debugfs_fini(struct amdgpu_device *adev)
1245{
1246#if defined(CONFIG_DEBUG_FS)
1247
1248 debugfs_remove(adev->mman.vram);
1249 adev->mman.vram = NULL;
1250
1251 debugfs_remove(adev->mman.gtt);
1252 adev->mman.gtt = NULL;
1253#endif
1254}
Linux 6.x block layer and io_uring tree(s)