Commit | Line | Data |
---|---|---|
d38ceaf9 AD |
1 | /* |
2 | * Copyright 2008 Advanced Micro Devices, Inc. | |
3 | * Copyright 2008 Red Hat Inc. | |
4 | * Copyright 2009 Jerome Glisse. | |
5 | * | |
6 | * Permission is hereby granted, free of charge, to any person obtaining a | |
7 | * copy of this software and associated documentation files (the "Software"), | |
8 | * to deal in the Software without restriction, including without limitation | |
9 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
10 | * and/or sell copies of the Software, and to permit persons to whom the | |
11 | * Software is furnished to do so, subject to the following conditions: | |
12 | * | |
13 | * The above copyright notice and this permission notice shall be included in | |
14 | * all copies or substantial portions of the Software. | |
15 | * | |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
19 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR | |
20 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | |
21 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
22 | * OTHER DEALINGS IN THE SOFTWARE. | |
23 | * | |
24 | * Authors: Dave Airlie | |
25 | * Alex Deucher | |
26 | * Jerome Glisse | |
27 | */ | |
fdf2f6c5 | 28 | |
d38ceaf9 AD |
29 | #include "amdgpu.h" |
30 | #include <drm/amdgpu_drm.h> | |
72c8c97b | 31 | #include <drm/drm_drv.h> |
45b64fd9 | 32 | #include <drm/drm_fb_helper.h> |
d38ceaf9 AD |
33 | #include "amdgpu_uvd.h" |
34 | #include "amdgpu_vce.h" | |
32d8c662 | 35 | #include "atom.h" |
d38ceaf9 AD |
36 | |
37 | #include <linux/vga_switcheroo.h> | |
38 | #include <linux/slab.h> | |
fdf2f6c5 SR |
39 | #include <linux/uaccess.h> |
40 | #include <linux/pci.h> | |
d38ceaf9 | 41 | #include <linux/pm_runtime.h> |
130e0371 | 42 | #include "amdgpu_amdkfd.h" |
2cddc50e | 43 | #include "amdgpu_gem.h" |
5df58525 | 44 | #include "amdgpu_display.h" |
5cb77114 | 45 | #include "amdgpu_ras.h" |
e3e84b0a | 46 | #include "amd_pcie.h" |
d38ceaf9 | 47 | |
fdafb359 | 48 | void amdgpu_unregister_gpu_instance(struct amdgpu_device *adev) |
62d73fbc EQ |
49 | { |
50 | struct amdgpu_gpu_instance *gpu_instance; | |
51 | int i; | |
52 | ||
53 | mutex_lock(&mgpu_info.mutex); | |
54 | ||
55 | for (i = 0; i < mgpu_info.num_gpu; i++) { | |
56 | gpu_instance = &(mgpu_info.gpu_ins[i]); | |
57 | if (gpu_instance->adev == adev) { | |
58 | mgpu_info.gpu_ins[i] = | |
59 | mgpu_info.gpu_ins[mgpu_info.num_gpu - 1]; | |
60 | mgpu_info.num_gpu--; | |
61 | if (adev->flags & AMD_IS_APU) | |
62 | mgpu_info.num_apu--; | |
63 | else | |
64 | mgpu_info.num_dgpu--; | |
65 | break; | |
66 | } | |
67 | } | |
68 | ||
69 | mutex_unlock(&mgpu_info.mutex); | |
70 | } | |
71 | ||
d38ceaf9 AD |
72 | /** |
73 | * amdgpu_driver_unload_kms - Main unload function for KMS. | |
74 | * | |
75 | * @dev: drm dev pointer | |
76 | * | |
77 | * This is the main unload function for KMS (all asics). | |
78 | * Returns 0 on success. | |
79 | */ | |
11b3c20b | 80 | void amdgpu_driver_unload_kms(struct drm_device *dev) |
d38ceaf9 | 81 | { |
1348969a | 82 | struct amdgpu_device *adev = drm_to_adev(dev); |
d38ceaf9 AD |
83 | |
84 | if (adev == NULL) | |
11b3c20b | 85 | return; |
d38ceaf9 | 86 | |
62d73fbc EQ |
87 | amdgpu_unregister_gpu_instance(adev); |
88 | ||
d38ceaf9 | 89 | if (adev->rmmio == NULL) |
8aba21b7 | 90 | return; |
d38ceaf9 | 91 | |
3fa8f89d S |
92 | if (amdgpu_acpi_smart_shift_update(dev, AMDGPU_SS_DRV_UNLOAD)) |
93 | DRM_WARN("smart shift update failed\n"); | |
94 | ||
d38ceaf9 | 95 | amdgpu_acpi_fini(adev); |
72c8c97b | 96 | amdgpu_device_fini_hw(adev); |
d38ceaf9 AD |
97 | } |
98 | ||
fdafb359 | 99 | void amdgpu_register_gpu_instance(struct amdgpu_device *adev) |
62d73fbc EQ |
100 | { |
101 | struct amdgpu_gpu_instance *gpu_instance; | |
102 | ||
103 | mutex_lock(&mgpu_info.mutex); | |
104 | ||
105 | if (mgpu_info.num_gpu >= MAX_GPU_INSTANCE) { | |
106 | DRM_ERROR("Cannot register more gpu instance\n"); | |
107 | mutex_unlock(&mgpu_info.mutex); | |
108 | return; | |
109 | } | |
110 | ||
111 | gpu_instance = &(mgpu_info.gpu_ins[mgpu_info.num_gpu]); | |
112 | gpu_instance->adev = adev; | |
113 | gpu_instance->mgpu_fan_enabled = 0; | |
114 | ||
115 | mgpu_info.num_gpu++; | |
116 | if (adev->flags & AMD_IS_APU) | |
117 | mgpu_info.num_apu++; | |
118 | else | |
119 | mgpu_info.num_dgpu++; | |
120 | ||
121 | mutex_unlock(&mgpu_info.mutex); | |
122 | } | |
123 | ||
d38ceaf9 AD |
124 | /** |
125 | * amdgpu_driver_load_kms - Main load function for KMS. | |
126 | * | |
8aba21b7 | 127 | * @adev: pointer to struct amdgpu_device |
d38ceaf9 AD |
128 | * @flags: device flags |
129 | * | |
130 | * This is the main load function for KMS (all asics). | |
131 | * Returns 0 on success, error on failure. | |
132 | */ | |
8aba21b7 | 133 | int amdgpu_driver_load_kms(struct amdgpu_device *adev, unsigned long flags) |
d38ceaf9 | 134 | { |
8aba21b7 | 135 | struct drm_device *dev; |
1daee8b4 | 136 | int r, acpi_status; |
d38ceaf9 | 137 | |
8aba21b7 | 138 | dev = adev_to_drm(adev); |
d38ceaf9 | 139 | |
d38ceaf9 AD |
140 | /* amdgpu_device_init should report only fatal error |
141 | * like memory allocation failure or iomapping failure, | |
142 | * or memory manager initialization failure, it must | |
143 | * properly initialize the GPU MC controller and permit | |
144 | * VRAM allocation | |
145 | */ | |
8aba21b7 | 146 | r = amdgpu_device_init(adev, flags); |
1daee8b4 | 147 | if (r) { |
8f66090b | 148 | dev_err(dev->dev, "Fatal error during GPU init\n"); |
d38ceaf9 AD |
149 | goto out; |
150 | } | |
151 | ||
9c913f38 | 152 | adev->pm.rpm_mode = AMDGPU_RUNPM_NONE; |
b98c6299 | 153 | if (amdgpu_device_supports_px(dev) && |
9c913f38 | 154 | (amdgpu_runtime_pm != 0)) { /* enable PX as runtime mode */ |
50fe04d4 | 155 | adev->pm.rpm_mode = AMDGPU_RUNPM_PX; |
d00a88ab | 156 | dev_info(adev->dev, "Using ATPX for runtime pm\n"); |
157e8306 | 157 | } else if (amdgpu_device_supports_boco(dev) && |
9c913f38 | 158 | (amdgpu_runtime_pm != 0)) { /* enable boco as runtime mode */ |
50fe04d4 | 159 | adev->pm.rpm_mode = AMDGPU_RUNPM_BOCO; |
d00a88ab | 160 | dev_info(adev->dev, "Using BOCO for runtime pm\n"); |
b38c6968 AD |
161 | } else if (amdgpu_device_supports_baco(dev) && |
162 | (amdgpu_runtime_pm != 0)) { | |
163 | switch (adev->asic_type) { | |
b38c6968 AD |
164 | case CHIP_VEGA20: |
165 | case CHIP_ARCTURUS: | |
9c913f38 | 166 | /* enable BACO as runpm mode if runpm=1 */ |
b38c6968 | 167 | if (amdgpu_runtime_pm > 0) |
9c913f38 | 168 | adev->pm.rpm_mode = AMDGPU_RUNPM_BACO; |
b38c6968 | 169 | break; |
cd527780 | 170 | case CHIP_VEGA10: |
9c913f38 | 171 | /* enable BACO as runpm mode if noretry=0 */ |
9b498efa | 172 | if (!adev->gmc.noretry) |
9c913f38 | 173 | adev->pm.rpm_mode = AMDGPU_RUNPM_BACO; |
cd527780 | 174 | break; |
b38c6968 | 175 | default: |
9c913f38 GC |
176 | /* enable BACO as runpm mode on CI+ */ |
177 | adev->pm.rpm_mode = AMDGPU_RUNPM_BACO; | |
b38c6968 AD |
178 | break; |
179 | } | |
d1acd68b | 180 | |
9c913f38 | 181 | if (adev->pm.rpm_mode == AMDGPU_RUNPM_BACO) |
d00a88ab | 182 | dev_info(adev->dev, "Using BACO for runtime pm\n"); |
b38c6968 | 183 | } |
72f058b7 | 184 | |
d38ceaf9 AD |
185 | /* Call ACPI methods: require modeset init |
186 | * but failure is not fatal | |
187 | */ | |
ad36d71b AP |
188 | |
189 | acpi_status = amdgpu_acpi_init(adev); | |
190 | if (acpi_status) | |
8f66090b | 191 | dev_dbg(dev->dev, "Error during ACPI methods call\n"); |
d38ceaf9 | 192 | |
3fa8f89d S |
193 | if (amdgpu_acpi_smart_shift_update(dev, AMDGPU_SS_DRV_LOAD)) |
194 | DRM_WARN("smart shift update failed\n"); | |
195 | ||
d38ceaf9 | 196 | out: |
d0d66b8c | 197 | if (r) |
d38ceaf9 | 198 | amdgpu_driver_unload_kms(dev); |
d38ceaf9 AD |
199 | |
200 | return r; | |
201 | } | |
202 | ||
000cab9a HR |
203 | static int amdgpu_firmware_info(struct drm_amdgpu_info_firmware *fw_info, |
204 | struct drm_amdgpu_query_fw *query_fw, | |
205 | struct amdgpu_device *adev) | |
206 | { | |
207 | switch (query_fw->fw_type) { | |
208 | case AMDGPU_INFO_FW_VCE: | |
209 | fw_info->ver = adev->vce.fw_version; | |
210 | fw_info->feature = adev->vce.fb_version; | |
211 | break; | |
212 | case AMDGPU_INFO_FW_UVD: | |
213 | fw_info->ver = adev->uvd.fw_version; | |
214 | fw_info->feature = 0; | |
215 | break; | |
3ac952b1 AD |
216 | case AMDGPU_INFO_FW_VCN: |
217 | fw_info->ver = adev->vcn.fw_version; | |
218 | fw_info->feature = 0; | |
219 | break; | |
000cab9a | 220 | case AMDGPU_INFO_FW_GMC: |
770d13b1 | 221 | fw_info->ver = adev->gmc.fw_version; |
000cab9a HR |
222 | fw_info->feature = 0; |
223 | break; | |
224 | case AMDGPU_INFO_FW_GFX_ME: | |
225 | fw_info->ver = adev->gfx.me_fw_version; | |
226 | fw_info->feature = adev->gfx.me_feature_version; | |
227 | break; | |
228 | case AMDGPU_INFO_FW_GFX_PFP: | |
229 | fw_info->ver = adev->gfx.pfp_fw_version; | |
230 | fw_info->feature = adev->gfx.pfp_feature_version; | |
231 | break; | |
232 | case AMDGPU_INFO_FW_GFX_CE: | |
233 | fw_info->ver = adev->gfx.ce_fw_version; | |
234 | fw_info->feature = adev->gfx.ce_feature_version; | |
235 | break; | |
236 | case AMDGPU_INFO_FW_GFX_RLC: | |
237 | fw_info->ver = adev->gfx.rlc_fw_version; | |
238 | fw_info->feature = adev->gfx.rlc_feature_version; | |
239 | break; | |
621a6318 HR |
240 | case AMDGPU_INFO_FW_GFX_RLC_RESTORE_LIST_CNTL: |
241 | fw_info->ver = adev->gfx.rlc_srlc_fw_version; | |
242 | fw_info->feature = adev->gfx.rlc_srlc_feature_version; | |
243 | break; | |
244 | case AMDGPU_INFO_FW_GFX_RLC_RESTORE_LIST_GPM_MEM: | |
245 | fw_info->ver = adev->gfx.rlc_srlg_fw_version; | |
246 | fw_info->feature = adev->gfx.rlc_srlg_feature_version; | |
247 | break; | |
248 | case AMDGPU_INFO_FW_GFX_RLC_RESTORE_LIST_SRM_MEM: | |
249 | fw_info->ver = adev->gfx.rlc_srls_fw_version; | |
250 | fw_info->feature = adev->gfx.rlc_srls_feature_version; | |
251 | break; | |
670c6edf HZ |
252 | case AMDGPU_INFO_FW_GFX_RLCP: |
253 | fw_info->ver = adev->gfx.rlcp_ucode_version; | |
254 | fw_info->feature = adev->gfx.rlcp_ucode_feature_version; | |
255 | break; | |
256 | case AMDGPU_INFO_FW_GFX_RLCV: | |
257 | fw_info->ver = adev->gfx.rlcv_ucode_version; | |
258 | fw_info->feature = adev->gfx.rlcv_ucode_feature_version; | |
259 | break; | |
000cab9a HR |
260 | case AMDGPU_INFO_FW_GFX_MEC: |
261 | if (query_fw->index == 0) { | |
262 | fw_info->ver = adev->gfx.mec_fw_version; | |
263 | fw_info->feature = adev->gfx.mec_feature_version; | |
264 | } else if (query_fw->index == 1) { | |
265 | fw_info->ver = adev->gfx.mec2_fw_version; | |
266 | fw_info->feature = adev->gfx.mec2_feature_version; | |
267 | } else | |
268 | return -EINVAL; | |
269 | break; | |
270 | case AMDGPU_INFO_FW_SMC: | |
271 | fw_info->ver = adev->pm.fw_version; | |
272 | fw_info->feature = 0; | |
273 | break; | |
9b9ca62d | 274 | case AMDGPU_INFO_FW_TA: |
f399d4de | 275 | switch (query_fw->index) { |
4d5ae731 | 276 | case TA_FW_TYPE_PSP_XGMI: |
4320e6f8 | 277 | fw_info->ver = adev->psp.xgmi_context.context.bin_desc.fw_version; |
de3a1e33 CL |
278 | fw_info->feature = adev->psp.xgmi_context.context |
279 | .bin_desc.feature_version; | |
f399d4de | 280 | break; |
4d5ae731 | 281 | case TA_FW_TYPE_PSP_RAS: |
4320e6f8 | 282 | fw_info->ver = adev->psp.ras_context.context.bin_desc.fw_version; |
de3a1e33 CL |
283 | fw_info->feature = adev->psp.ras_context.context |
284 | .bin_desc.feature_version; | |
f399d4de | 285 | break; |
4d5ae731 | 286 | case TA_FW_TYPE_PSP_HDCP: |
4320e6f8 | 287 | fw_info->ver = adev->psp.hdcp_context.context.bin_desc.fw_version; |
de3a1e33 CL |
288 | fw_info->feature = adev->psp.hdcp_context.context |
289 | .bin_desc.feature_version; | |
f399d4de | 290 | break; |
4d5ae731 | 291 | case TA_FW_TYPE_PSP_DTM: |
4320e6f8 | 292 | fw_info->ver = adev->psp.dtm_context.context.bin_desc.fw_version; |
de3a1e33 CL |
293 | fw_info->feature = adev->psp.dtm_context.context |
294 | .bin_desc.feature_version; | |
f399d4de | 295 | break; |
4d5ae731 | 296 | case TA_FW_TYPE_PSP_RAP: |
4320e6f8 | 297 | fw_info->ver = adev->psp.rap_context.context.bin_desc.fw_version; |
de3a1e33 CL |
298 | fw_info->feature = adev->psp.rap_context.context |
299 | .bin_desc.feature_version; | |
4890d4e9 | 300 | break; |
e7bdf00e | 301 | case TA_FW_TYPE_PSP_SECUREDISPLAY: |
4320e6f8 | 302 | fw_info->ver = adev->psp.securedisplay_context.context.bin_desc.fw_version; |
de3a1e33 CL |
303 | fw_info->feature = |
304 | adev->psp.securedisplay_context.context.bin_desc | |
305 | .feature_version; | |
e7bdf00e | 306 | break; |
f399d4de C |
307 | default: |
308 | return -EINVAL; | |
9b9ca62d | 309 | } |
310 | break; | |
000cab9a HR |
311 | case AMDGPU_INFO_FW_SDMA: |
312 | if (query_fw->index >= adev->sdma.num_instances) | |
313 | return -EINVAL; | |
314 | fw_info->ver = adev->sdma.instance[query_fw->index].fw_version; | |
315 | fw_info->feature = adev->sdma.instance[query_fw->index].feature_version; | |
316 | break; | |
6a7ed07e | 317 | case AMDGPU_INFO_FW_SOS: |
222e0a71 CL |
318 | fw_info->ver = adev->psp.sos.fw_version; |
319 | fw_info->feature = adev->psp.sos.feature_version; | |
6a7ed07e HR |
320 | break; |
321 | case AMDGPU_INFO_FW_ASD: | |
de3a1e33 CL |
322 | fw_info->ver = adev->psp.asd_context.bin_desc.fw_version; |
323 | fw_info->feature = adev->psp.asd_context.bin_desc.feature_version; | |
6a7ed07e | 324 | break; |
4d11b4b2 DF |
325 | case AMDGPU_INFO_FW_DMCU: |
326 | fw_info->ver = adev->dm.dmcu_fw_version; | |
327 | fw_info->feature = 0; | |
328 | break; | |
976e51a7 NK |
329 | case AMDGPU_INFO_FW_DMCUB: |
330 | fw_info->ver = adev->dm.dmcub_fw_version; | |
331 | fw_info->feature = 0; | |
332 | break; | |
5120cb54 | 333 | case AMDGPU_INFO_FW_TOC: |
222e0a71 CL |
334 | fw_info->ver = adev->psp.toc.fw_version; |
335 | fw_info->feature = adev->psp.toc.feature_version; | |
5120cb54 | 336 | break; |
c4381d0e BZ |
337 | case AMDGPU_INFO_FW_CAP: |
338 | fw_info->ver = adev->psp.cap_fw_version; | |
339 | fw_info->feature = adev->psp.cap_feature_version; | |
340 | break; | |
10faf078 | 341 | case AMDGPU_INFO_FW_MES_KIQ: |
1d522b51 GS |
342 | fw_info->ver = adev->mes.kiq_version & AMDGPU_MES_VERSION_MASK; |
343 | fw_info->feature = (adev->mes.kiq_version & AMDGPU_MES_FEAT_VERSION_MASK) | |
344 | >> AMDGPU_MES_FEAT_VERSION_SHIFT; | |
10faf078 YZ |
345 | break; |
346 | case AMDGPU_INFO_FW_MES: | |
1d522b51 GS |
347 | fw_info->ver = adev->mes.sched_version & AMDGPU_MES_VERSION_MASK; |
348 | fw_info->feature = (adev->mes.sched_version & AMDGPU_MES_FEAT_VERSION_MASK) | |
349 | >> AMDGPU_MES_FEAT_VERSION_SHIFT; | |
10faf078 | 350 | break; |
b7236296 DF |
351 | case AMDGPU_INFO_FW_IMU: |
352 | fw_info->ver = adev->gfx.imu_fw_version; | |
353 | fw_info->feature = 0; | |
354 | break; | |
000cab9a HR |
355 | default: |
356 | return -EINVAL; | |
357 | } | |
358 | return 0; | |
359 | } | |
360 | ||
a245daf3 CK |
361 | static int amdgpu_hw_ip_info(struct amdgpu_device *adev, |
362 | struct drm_amdgpu_info *info, | |
363 | struct drm_amdgpu_info_hw_ip *result) | |
364 | { | |
365 | uint32_t ib_start_alignment = 0; | |
366 | uint32_t ib_size_alignment = 0; | |
367 | enum amd_ip_block_type type; | |
1b1f2fec | 368 | unsigned int num_rings = 0; |
a245daf3 CK |
369 | unsigned int i, j; |
370 | ||
371 | if (info->query_hw_ip.ip_instance >= AMDGPU_HW_IP_INSTANCE_MAX_COUNT) | |
372 | return -EINVAL; | |
373 | ||
374 | switch (info->query_hw_ip.type) { | |
375 | case AMDGPU_HW_IP_GFX: | |
376 | type = AMD_IP_BLOCK_TYPE_GFX; | |
377 | for (i = 0; i < adev->gfx.num_gfx_rings; i++) | |
c66ed765 | 378 | if (adev->gfx.gfx_ring[i].sched.ready) |
1b1f2fec | 379 | ++num_rings; |
a245daf3 CK |
380 | ib_start_alignment = 32; |
381 | ib_size_alignment = 32; | |
382 | break; | |
383 | case AMDGPU_HW_IP_COMPUTE: | |
384 | type = AMD_IP_BLOCK_TYPE_GFX; | |
385 | for (i = 0; i < adev->gfx.num_compute_rings; i++) | |
c66ed765 | 386 | if (adev->gfx.compute_ring[i].sched.ready) |
1b1f2fec | 387 | ++num_rings; |
a245daf3 CK |
388 | ib_start_alignment = 32; |
389 | ib_size_alignment = 32; | |
390 | break; | |
391 | case AMDGPU_HW_IP_DMA: | |
392 | type = AMD_IP_BLOCK_TYPE_SDMA; | |
393 | for (i = 0; i < adev->sdma.num_instances; i++) | |
c66ed765 | 394 | if (adev->sdma.instance[i].ring.sched.ready) |
1b1f2fec | 395 | ++num_rings; |
a245daf3 CK |
396 | ib_start_alignment = 256; |
397 | ib_size_alignment = 4; | |
398 | break; | |
399 | case AMDGPU_HW_IP_UVD: | |
400 | type = AMD_IP_BLOCK_TYPE_UVD; | |
401 | for (i = 0; i < adev->uvd.num_uvd_inst; i++) { | |
402 | if (adev->uvd.harvest_config & (1 << i)) | |
403 | continue; | |
1b1f2fec | 404 | |
c66ed765 | 405 | if (adev->uvd.inst[i].ring.sched.ready) |
1b1f2fec | 406 | ++num_rings; |
a245daf3 CK |
407 | } |
408 | ib_start_alignment = 64; | |
409 | ib_size_alignment = 64; | |
410 | break; | |
411 | case AMDGPU_HW_IP_VCE: | |
412 | type = AMD_IP_BLOCK_TYPE_VCE; | |
413 | for (i = 0; i < adev->vce.num_rings; i++) | |
c66ed765 | 414 | if (adev->vce.ring[i].sched.ready) |
1b1f2fec | 415 | ++num_rings; |
a245daf3 CK |
416 | ib_start_alignment = 4; |
417 | ib_size_alignment = 1; | |
418 | break; | |
419 | case AMDGPU_HW_IP_UVD_ENC: | |
420 | type = AMD_IP_BLOCK_TYPE_UVD; | |
421 | for (i = 0; i < adev->uvd.num_uvd_inst; i++) { | |
422 | if (adev->uvd.harvest_config & (1 << i)) | |
423 | continue; | |
1b1f2fec | 424 | |
a245daf3 | 425 | for (j = 0; j < adev->uvd.num_enc_rings; j++) |
c66ed765 | 426 | if (adev->uvd.inst[i].ring_enc[j].sched.ready) |
1b1f2fec | 427 | ++num_rings; |
a245daf3 CK |
428 | } |
429 | ib_start_alignment = 64; | |
430 | ib_size_alignment = 64; | |
431 | break; | |
432 | case AMDGPU_HW_IP_VCN_DEC: | |
433 | type = AMD_IP_BLOCK_TYPE_VCN; | |
fa739f4b | 434 | for (i = 0; i < adev->vcn.num_vcn_inst; i++) { |
56ee5122 | 435 | if (adev->vcn.harvest_config & (1 << i)) |
cd1fd7b3 JZ |
436 | continue; |
437 | ||
fa739f4b JZ |
438 | if (adev->vcn.inst[i].ring_dec.sched.ready) |
439 | ++num_rings; | |
440 | } | |
a245daf3 CK |
441 | ib_start_alignment = 16; |
442 | ib_size_alignment = 16; | |
443 | break; | |
444 | case AMDGPU_HW_IP_VCN_ENC: | |
445 | type = AMD_IP_BLOCK_TYPE_VCN; | |
fa739f4b | 446 | for (i = 0; i < adev->vcn.num_vcn_inst; i++) { |
56ee5122 | 447 | if (adev->vcn.harvest_config & (1 << i)) |
cd1fd7b3 JZ |
448 | continue; |
449 | ||
fa739f4b JZ |
450 | for (j = 0; j < adev->vcn.num_enc_rings; j++) |
451 | if (adev->vcn.inst[i].ring_enc[j].sched.ready) | |
452 | ++num_rings; | |
453 | } | |
a245daf3 CK |
454 | ib_start_alignment = 64; |
455 | ib_size_alignment = 1; | |
456 | break; | |
457 | case AMDGPU_HW_IP_VCN_JPEG: | |
52f2e779 LL |
458 | type = (amdgpu_device_ip_get_ip_block(adev, AMD_IP_BLOCK_TYPE_JPEG)) ? |
459 | AMD_IP_BLOCK_TYPE_JPEG : AMD_IP_BLOCK_TYPE_VCN; | |
460 | ||
0388aee7 LL |
461 | for (i = 0; i < adev->jpeg.num_jpeg_inst; i++) { |
462 | if (adev->jpeg.harvest_config & (1 << i)) | |
cd1fd7b3 JZ |
463 | continue; |
464 | ||
bc224553 JZ |
465 | for (j = 0; j < adev->jpeg.num_jpeg_rings; j++) |
466 | if (adev->jpeg.inst[i].ring_dec[j].sched.ready) | |
467 | ++num_rings; | |
fa739f4b | 468 | } |
a245daf3 CK |
469 | ib_start_alignment = 16; |
470 | ib_size_alignment = 16; | |
471 | break; | |
472 | default: | |
473 | return -EINVAL; | |
474 | } | |
475 | ||
476 | for (i = 0; i < adev->num_ip_blocks; i++) | |
477 | if (adev->ip_blocks[i].version->type == type && | |
478 | adev->ip_blocks[i].status.valid) | |
479 | break; | |
480 | ||
481 | if (i == adev->num_ip_blocks) | |
482 | return 0; | |
483 | ||
1b1f2fec CK |
484 | num_rings = min(amdgpu_ctx_num_entities[info->query_hw_ip.type], |
485 | num_rings); | |
486 | ||
a245daf3 CK |
487 | result->hw_ip_version_major = adev->ip_blocks[i].version->major; |
488 | result->hw_ip_version_minor = adev->ip_blocks[i].version->minor; | |
af14e7c2 AD |
489 | |
490 | if (adev->asic_type >= CHIP_VEGA10) { | |
491 | switch (type) { | |
492 | case AMD_IP_BLOCK_TYPE_GFX: | |
493 | result->ip_discovery_version = adev->ip_versions[GC_HWIP][0]; | |
494 | break; | |
495 | case AMD_IP_BLOCK_TYPE_SDMA: | |
496 | result->ip_discovery_version = adev->ip_versions[SDMA0_HWIP][0]; | |
497 | break; | |
498 | case AMD_IP_BLOCK_TYPE_UVD: | |
499 | case AMD_IP_BLOCK_TYPE_VCN: | |
500 | case AMD_IP_BLOCK_TYPE_JPEG: | |
501 | result->ip_discovery_version = adev->ip_versions[UVD_HWIP][0]; | |
502 | break; | |
503 | case AMD_IP_BLOCK_TYPE_VCE: | |
504 | result->ip_discovery_version = adev->ip_versions[VCE_HWIP][0]; | |
505 | break; | |
506 | default: | |
507 | result->ip_discovery_version = 0; | |
508 | break; | |
509 | } | |
510 | } else { | |
511 | result->ip_discovery_version = 0; | |
512 | } | |
a245daf3 | 513 | result->capabilities_flags = 0; |
1b1f2fec | 514 | result->available_rings = (1 << num_rings) - 1; |
a245daf3 CK |
515 | result->ib_start_alignment = ib_start_alignment; |
516 | result->ib_size_alignment = ib_size_alignment; | |
517 | return 0; | |
518 | } | |
519 | ||
d38ceaf9 AD |
520 | /* |
521 | * Userspace get information ioctl | |
522 | */ | |
523 | /** | |
524 | * amdgpu_info_ioctl - answer a device specific request. | |
525 | * | |
8970b698 | 526 | * @dev: drm device pointer |
d38ceaf9 AD |
527 | * @data: request object |
528 | * @filp: drm filp | |
529 | * | |
530 | * This function is used to pass device specific parameters to the userspace | |
531 | * drivers. Examples include: pci device id, pipeline parms, tiling params, | |
532 | * etc. (all asics). | |
533 | * Returns 0 on success, -EINVAL on failure. | |
534 | */ | |
5088d657 | 535 | int amdgpu_info_ioctl(struct drm_device *dev, void *data, struct drm_file *filp) |
d38ceaf9 | 536 | { |
1348969a | 537 | struct amdgpu_device *adev = drm_to_adev(dev); |
d38ceaf9 AD |
538 | struct drm_amdgpu_info *info = data; |
539 | struct amdgpu_mode_info *minfo = &adev->mode_info; | |
ec2c467e | 540 | void __user *out = (void __user *)(uintptr_t)info->return_pointer; |
d38ceaf9 AD |
541 | uint32_t size = info->return_size; |
542 | struct drm_crtc *crtc; | |
543 | uint32_t ui32 = 0; | |
544 | uint64_t ui64 = 0; | |
a245daf3 | 545 | int i, found; |
5ebbac4b | 546 | int ui32_size = sizeof(ui32); |
d38ceaf9 AD |
547 | |
548 | if (!info->return_size || !info->return_pointer) | |
549 | return -EINVAL; | |
550 | ||
551 | switch (info->query) { | |
552 | case AMDGPU_INFO_ACCEL_WORKING: | |
553 | ui32 = adev->accel_working; | |
554 | return copy_to_user(out, &ui32, min(size, 4u)) ? -EFAULT : 0; | |
555 | case AMDGPU_INFO_CRTC_FROM_ID: | |
556 | for (i = 0, found = 0; i < adev->mode_info.num_crtc; i++) { | |
557 | crtc = (struct drm_crtc *)minfo->crtcs[i]; | |
558 | if (crtc && crtc->base.id == info->mode_crtc.id) { | |
559 | struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc); | |
a0cc8e15 | 560 | |
d38ceaf9 AD |
561 | ui32 = amdgpu_crtc->crtc_id; |
562 | found = 1; | |
563 | break; | |
564 | } | |
565 | } | |
566 | if (!found) { | |
567 | DRM_DEBUG_KMS("unknown crtc id %d\n", info->mode_crtc.id); | |
568 | return -EINVAL; | |
569 | } | |
570 | return copy_to_user(out, &ui32, min(size, 4u)) ? -EFAULT : 0; | |
571 | case AMDGPU_INFO_HW_IP_INFO: { | |
572 | struct drm_amdgpu_info_hw_ip ip = {}; | |
a245daf3 | 573 | int ret; |
d38ceaf9 | 574 | |
a245daf3 CK |
575 | ret = amdgpu_hw_ip_info(adev, info, &ip); |
576 | if (ret) | |
577 | return ret; | |
d38ceaf9 | 578 | |
a0cc8e15 | 579 | ret = copy_to_user(out, &ip, min_t(size_t, size, sizeof(ip))); |
a245daf3 | 580 | return ret ? -EFAULT : 0; |
d38ceaf9 AD |
581 | } |
582 | case AMDGPU_INFO_HW_IP_COUNT: { | |
5fc3aeeb | 583 | enum amd_ip_block_type type; |
d38ceaf9 AD |
584 | uint32_t count = 0; |
585 | ||
586 | switch (info->query_hw_ip.type) { | |
587 | case AMDGPU_HW_IP_GFX: | |
5fc3aeeb | 588 | type = AMD_IP_BLOCK_TYPE_GFX; |
d38ceaf9 AD |
589 | break; |
590 | case AMDGPU_HW_IP_COMPUTE: | |
5fc3aeeb | 591 | type = AMD_IP_BLOCK_TYPE_GFX; |
d38ceaf9 AD |
592 | break; |
593 | case AMDGPU_HW_IP_DMA: | |
5fc3aeeb | 594 | type = AMD_IP_BLOCK_TYPE_SDMA; |
d38ceaf9 AD |
595 | break; |
596 | case AMDGPU_HW_IP_UVD: | |
5fc3aeeb | 597 | type = AMD_IP_BLOCK_TYPE_UVD; |
d38ceaf9 AD |
598 | break; |
599 | case AMDGPU_HW_IP_VCE: | |
5fc3aeeb | 600 | type = AMD_IP_BLOCK_TYPE_VCE; |
d38ceaf9 | 601 | break; |
63defd3f LL |
602 | case AMDGPU_HW_IP_UVD_ENC: |
603 | type = AMD_IP_BLOCK_TYPE_UVD; | |
604 | break; | |
bdc799e5 | 605 | case AMDGPU_HW_IP_VCN_DEC: |
cefbc598 | 606 | case AMDGPU_HW_IP_VCN_ENC: |
bdc799e5 LL |
607 | type = AMD_IP_BLOCK_TYPE_VCN; |
608 | break; | |
52f2e779 LL |
609 | case AMDGPU_HW_IP_VCN_JPEG: |
610 | type = (amdgpu_device_ip_get_ip_block(adev, AMD_IP_BLOCK_TYPE_JPEG)) ? | |
611 | AMD_IP_BLOCK_TYPE_JPEG : AMD_IP_BLOCK_TYPE_VCN; | |
612 | break; | |
d38ceaf9 AD |
613 | default: |
614 | return -EINVAL; | |
615 | } | |
616 | ||
617 | for (i = 0; i < adev->num_ip_blocks; i++) | |
a1255107 AD |
618 | if (adev->ip_blocks[i].version->type == type && |
619 | adev->ip_blocks[i].status.valid && | |
d38ceaf9 AD |
620 | count < AMDGPU_HW_IP_INSTANCE_MAX_COUNT) |
621 | count++; | |
622 | ||
623 | return copy_to_user(out, &count, min(size, 4u)) ? -EFAULT : 0; | |
624 | } | |
625 | case AMDGPU_INFO_TIMESTAMP: | |
b95e31fd | 626 | ui64 = amdgpu_gfx_get_gpu_clock_counter(adev); |
d38ceaf9 AD |
627 | return copy_to_user(out, &ui64, min(size, 8u)) ? -EFAULT : 0; |
628 | case AMDGPU_INFO_FW_VERSION: { | |
629 | struct drm_amdgpu_info_firmware fw_info; | |
000cab9a | 630 | int ret; |
d38ceaf9 AD |
631 | |
632 | /* We only support one instance of each IP block right now. */ | |
633 | if (info->query_fw.ip_instance != 0) | |
634 | return -EINVAL; | |
635 | ||
000cab9a HR |
636 | ret = amdgpu_firmware_info(&fw_info, &info->query_fw, adev); |
637 | if (ret) | |
638 | return ret; | |
639 | ||
d38ceaf9 AD |
640 | return copy_to_user(out, &fw_info, |
641 | min((size_t)size, sizeof(fw_info))) ? -EFAULT : 0; | |
642 | } | |
643 | case AMDGPU_INFO_NUM_BYTES_MOVED: | |
644 | ui64 = atomic64_read(&adev->num_bytes_moved); | |
645 | return copy_to_user(out, &ui64, min(size, 8u)) ? -EFAULT : 0; | |
83a59b63 MO |
646 | case AMDGPU_INFO_NUM_EVICTIONS: |
647 | ui64 = atomic64_read(&adev->num_evictions); | |
648 | return copy_to_user(out, &ui64, min(size, 8u)) ? -EFAULT : 0; | |
68e2c5ff MO |
649 | case AMDGPU_INFO_NUM_VRAM_CPU_PAGE_FAULTS: |
650 | ui64 = atomic64_read(&adev->num_vram_cpu_page_faults); | |
651 | return copy_to_user(out, &ui64, min(size, 8u)) ? -EFAULT : 0; | |
d38ceaf9 | 652 | case AMDGPU_INFO_VRAM_USAGE: |
7db47b83 | 653 | ui64 = ttm_resource_manager_usage(&adev->mman.vram_mgr.manager); |
d38ceaf9 AD |
654 | return copy_to_user(out, &ui64, min(size, 8u)) ? -EFAULT : 0; |
655 | case AMDGPU_INFO_VIS_VRAM_USAGE: | |
ec6aae97 | 656 | ui64 = amdgpu_vram_mgr_vis_usage(&adev->mman.vram_mgr); |
d38ceaf9 AD |
657 | return copy_to_user(out, &ui64, min(size, 8u)) ? -EFAULT : 0; |
658 | case AMDGPU_INFO_GTT_USAGE: | |
dfa714b8 | 659 | ui64 = ttm_resource_manager_usage(&adev->mman.gtt_mgr.manager); |
d38ceaf9 AD |
660 | return copy_to_user(out, &ui64, min(size, 8u)) ? -EFAULT : 0; |
661 | case AMDGPU_INFO_GDS_CONFIG: { | |
662 | struct drm_amdgpu_info_gds gds_info; | |
663 | ||
c92b90cc | 664 | memset(&gds_info, 0, sizeof(gds_info)); |
dca29491 CK |
665 | gds_info.compute_partition_size = adev->gds.gds_size; |
666 | gds_info.gds_total_size = adev->gds.gds_size; | |
667 | gds_info.gws_per_compute_partition = adev->gds.gws_size; | |
668 | gds_info.oa_per_compute_partition = adev->gds.oa_size; | |
d38ceaf9 AD |
669 | return copy_to_user(out, &gds_info, |
670 | min((size_t)size, sizeof(gds_info))) ? -EFAULT : 0; | |
671 | } | |
672 | case AMDGPU_INFO_VRAM_GTT: { | |
673 | struct drm_amdgpu_info_vram_gtt vram_gtt; | |
674 | ||
a5ccfe5c | 675 | vram_gtt.vram_size = adev->gmc.real_vram_size - |
9d1b3c78 CK |
676 | atomic64_read(&adev->vram_pin_size) - |
677 | AMDGPU_VM_RESERVED_VRAM; | |
678 | vram_gtt.vram_cpu_accessible_size = | |
679 | min(adev->gmc.visible_vram_size - | |
680 | atomic64_read(&adev->visible_pin_size), | |
681 | vram_gtt.vram_size); | |
6c28aed6 | 682 | vram_gtt.gtt_size = ttm_manager_type(&adev->mman.bdev, TTM_PL_TT)->size; |
a5ccfe5c | 683 | vram_gtt.gtt_size -= atomic64_read(&adev->gart_pin_size); |
d38ceaf9 AD |
684 | return copy_to_user(out, &vram_gtt, |
685 | min((size_t)size, sizeof(vram_gtt))) ? -EFAULT : 0; | |
686 | } | |
e0adf6c8 JZ |
687 | case AMDGPU_INFO_MEMORY: { |
688 | struct drm_amdgpu_memory_info mem; | |
9de59bc2 | 689 | struct ttm_resource_manager *gtt_man = |
dfa714b8 | 690 | &adev->mman.gtt_mgr.manager; |
7db47b83 CK |
691 | struct ttm_resource_manager *vram_man = |
692 | &adev->mman.vram_mgr.manager; | |
dfa714b8 | 693 | |
e0adf6c8 | 694 | memset(&mem, 0, sizeof(mem)); |
770d13b1 | 695 | mem.vram.total_heap_size = adev->gmc.real_vram_size; |
a5ccfe5c | 696 | mem.vram.usable_heap_size = adev->gmc.real_vram_size - |
9d1b3c78 CK |
697 | atomic64_read(&adev->vram_pin_size) - |
698 | AMDGPU_VM_RESERVED_VRAM; | |
3c848bb3 | 699 | mem.vram.heap_usage = |
7db47b83 | 700 | ttm_resource_manager_usage(vram_man); |
e0adf6c8 JZ |
701 | mem.vram.max_allocation = mem.vram.usable_heap_size * 3 / 4; |
702 | ||
703 | mem.cpu_accessible_vram.total_heap_size = | |
770d13b1 | 704 | adev->gmc.visible_vram_size; |
9d1b3c78 CK |
705 | mem.cpu_accessible_vram.usable_heap_size = |
706 | min(adev->gmc.visible_vram_size - | |
707 | atomic64_read(&adev->visible_pin_size), | |
708 | mem.vram.usable_heap_size); | |
e0adf6c8 | 709 | mem.cpu_accessible_vram.heap_usage = |
ec6aae97 | 710 | amdgpu_vram_mgr_vis_usage(&adev->mman.vram_mgr); |
e0adf6c8 JZ |
711 | mem.cpu_accessible_vram.max_allocation = |
712 | mem.cpu_accessible_vram.usable_heap_size * 3 / 4; | |
713 | ||
6c28aed6 | 714 | mem.gtt.total_heap_size = gtt_man->size; |
a5ccfe5c MD |
715 | mem.gtt.usable_heap_size = mem.gtt.total_heap_size - |
716 | atomic64_read(&adev->gart_pin_size); | |
dfa714b8 | 717 | mem.gtt.heap_usage = ttm_resource_manager_usage(gtt_man); |
e0adf6c8 JZ |
718 | mem.gtt.max_allocation = mem.gtt.usable_heap_size * 3 / 4; |
719 | ||
720 | return copy_to_user(out, &mem, | |
721 | min((size_t)size, sizeof(mem))) | |
cfa32556 JZ |
722 | ? -EFAULT : 0; |
723 | } | |
d38ceaf9 | 724 | case AMDGPU_INFO_READ_MMR_REG: { |
a0cc8e15 | 725 | unsigned int n, alloc_size; |
d38ceaf9 | 726 | uint32_t *regs; |
a0cc8e15 | 727 | unsigned int se_num = (info->read_mmr_reg.instance >> |
d38ceaf9 AD |
728 | AMDGPU_INFO_MMR_SE_INDEX_SHIFT) & |
729 | AMDGPU_INFO_MMR_SE_INDEX_MASK; | |
a0cc8e15 | 730 | unsigned int sh_num = (info->read_mmr_reg.instance >> |
d38ceaf9 AD |
731 | AMDGPU_INFO_MMR_SH_INDEX_SHIFT) & |
732 | AMDGPU_INFO_MMR_SH_INDEX_MASK; | |
733 | ||
734 | /* set full masks if the userspace set all bits | |
a0cc8e15 SS |
735 | * in the bitfields |
736 | */ | |
d38ceaf9 AD |
737 | if (se_num == AMDGPU_INFO_MMR_SE_INDEX_MASK) |
738 | se_num = 0xffffffff; | |
b5b97cab AD |
739 | else if (se_num >= AMDGPU_GFX_MAX_SE) |
740 | return -EINVAL; | |
d38ceaf9 AD |
741 | if (sh_num == AMDGPU_INFO_MMR_SH_INDEX_MASK) |
742 | sh_num = 0xffffffff; | |
b5b97cab AD |
743 | else if (sh_num >= AMDGPU_GFX_MAX_SH_PER_SE) |
744 | return -EINVAL; | |
d38ceaf9 | 745 | |
73d8e6c7 T |
746 | if (info->read_mmr_reg.count > 128) |
747 | return -EINVAL; | |
748 | ||
0d2edd37 | 749 | regs = kmalloc_array(info->read_mmr_reg.count, sizeof(*regs), GFP_KERNEL); |
d38ceaf9 AD |
750 | if (!regs) |
751 | return -ENOMEM; | |
0d2edd37 | 752 | alloc_size = info->read_mmr_reg.count * sizeof(*regs); |
d38ceaf9 | 753 | |
ca9317b9 AD |
754 | amdgpu_gfx_off_ctrl(adev, false); |
755 | for (i = 0; i < info->read_mmr_reg.count; i++) { | |
d38ceaf9 AD |
756 | if (amdgpu_asic_read_register(adev, se_num, sh_num, |
757 | info->read_mmr_reg.dword_offset + i, | |
758 | ®s[i])) { | |
759 | DRM_DEBUG_KMS("unallowed offset %#x\n", | |
760 | info->read_mmr_reg.dword_offset + i); | |
761 | kfree(regs); | |
ca9317b9 | 762 | amdgpu_gfx_off_ctrl(adev, true); |
d38ceaf9 AD |
763 | return -EFAULT; |
764 | } | |
ca9317b9 AD |
765 | } |
766 | amdgpu_gfx_off_ctrl(adev, true); | |
d38ceaf9 AD |
767 | n = copy_to_user(out, regs, min(size, alloc_size)); |
768 | kfree(regs); | |
769 | return n ? -EFAULT : 0; | |
770 | } | |
771 | case AMDGPU_INFO_DEV_INFO: { | |
a5a52a43 | 772 | struct drm_amdgpu_info_device *dev_info; |
5b565e0e | 773 | uint64_t vm_size; |
e3e84b0a | 774 | uint32_t pcie_gen_mask; |
a5a52a43 LJ |
775 | int ret; |
776 | ||
777 | dev_info = kzalloc(sizeof(*dev_info), GFP_KERNEL); | |
778 | if (!dev_info) | |
779 | return -ENOMEM; | |
d38ceaf9 | 780 | |
8f66090b | 781 | dev_info->device_id = adev->pdev->device; |
a5a52a43 LJ |
782 | dev_info->chip_rev = adev->rev_id; |
783 | dev_info->external_rev = adev->external_rev_id; | |
8f66090b | 784 | dev_info->pci_rev = adev->pdev->revision; |
a5a52a43 LJ |
785 | dev_info->family = adev->family; |
786 | dev_info->num_shader_engines = adev->gfx.config.max_shader_engines; | |
787 | dev_info->num_shader_arrays_per_engine = adev->gfx.config.max_sh_per_se; | |
d38ceaf9 | 788 | /* return all clocks in KHz */ |
a5a52a43 | 789 | dev_info->gpu_counter_freq = amdgpu_asic_get_xclk(adev) * 10; |
32bf7106 | 790 | if (adev->pm.dpm_enabled) { |
a5a52a43 LJ |
791 | dev_info->max_engine_clock = amdgpu_dpm_get_sclk(adev, false) * 10; |
792 | dev_info->max_memory_clock = amdgpu_dpm_get_mclk(adev, false) * 10; | |
88347fa1 EQ |
793 | dev_info->min_engine_clock = amdgpu_dpm_get_sclk(adev, true) * 10; |
794 | dev_info->min_memory_clock = amdgpu_dpm_get_mclk(adev, true) * 10; | |
32bf7106 | 795 | } else { |
88347fa1 EQ |
796 | dev_info->max_engine_clock = |
797 | dev_info->min_engine_clock = | |
798 | adev->clock.default_sclk * 10; | |
799 | dev_info->max_memory_clock = | |
800 | dev_info->min_memory_clock = | |
801 | adev->clock.default_mclk * 10; | |
32bf7106 | 802 | } |
a5a52a43 LJ |
803 | dev_info->enabled_rb_pipes_mask = adev->gfx.config.backend_enable_mask; |
804 | dev_info->num_rb_pipes = adev->gfx.config.max_backends_per_se * | |
0b10029d | 805 | adev->gfx.config.max_shader_engines; |
a5a52a43 | 806 | dev_info->num_hw_gfx_contexts = adev->gfx.config.max_hw_contexts; |
a5a52a43 | 807 | dev_info->ids_flags = 0; |
2f7d10b3 | 808 | if (adev->flags & AMD_IS_APU) |
a5a52a43 | 809 | dev_info->ids_flags |= AMDGPU_IDS_FLAGS_FUSION; |
02ff519e | 810 | if (adev->gfx.mcbp) |
a5a52a43 | 811 | dev_info->ids_flags |= AMDGPU_IDS_FLAGS_PREEMPTION; |
16c642ec | 812 | if (amdgpu_is_tmz(adev)) |
a5a52a43 | 813 | dev_info->ids_flags |= AMDGPU_IDS_FLAGS_TMZ; |
b299221f MO |
814 | if (adev->gfx.config.ta_cntl2_truncate_coord_mode) |
815 | dev_info->ids_flags |= AMDGPU_IDS_FLAGS_CONFORMANT_TRUNC_COORD; | |
5b565e0e CK |
816 | |
817 | vm_size = adev->vm_manager.max_pfn * AMDGPU_GPU_PAGE_SIZE; | |
a3e9a15a | 818 | vm_size -= AMDGPU_VA_RESERVED_SIZE; |
6b034e25 CK |
819 | |
820 | /* Older VCE FW versions are buggy and can handle only 40bits */ | |
09b6f25b CK |
821 | if (adev->vce.fw_version && |
822 | adev->vce.fw_version < AMDGPU_VCE_FW_53_45) | |
6b034e25 CK |
823 | vm_size = min(vm_size, 1ULL << 40); |
824 | ||
a5a52a43 LJ |
825 | dev_info->virtual_address_offset = AMDGPU_VA_RESERVED_SIZE; |
826 | dev_info->virtual_address_max = | |
ad9a5b78 | 827 | min(vm_size, AMDGPU_GMC_HOLE_START); |
5b565e0e | 828 | |
ad9a5b78 | 829 | if (vm_size > AMDGPU_GMC_HOLE_START) { |
a5a52a43 LJ |
830 | dev_info->high_va_offset = AMDGPU_GMC_HOLE_END; |
831 | dev_info->high_va_max = AMDGPU_GMC_HOLE_END | vm_size; | |
5b565e0e | 832 | } |
f4d3da72 | 833 | dev_info->virtual_address_alignment = max_t(u32, PAGE_SIZE, AMDGPU_GPU_PAGE_SIZE); |
a5a52a43 | 834 | dev_info->pte_fragment_size = (1 << adev->vm_manager.fragment_size) * AMDGPU_GPU_PAGE_SIZE; |
f4d3da72 | 835 | dev_info->gart_page_size = max_t(u32, PAGE_SIZE, AMDGPU_GPU_PAGE_SIZE); |
a5a52a43 LJ |
836 | dev_info->cu_active_number = adev->gfx.cu_info.number; |
837 | dev_info->cu_ao_mask = adev->gfx.cu_info.ao_cu_mask; | |
838 | dev_info->ce_ram_size = adev->gfx.ce_ram_size; | |
839 | memcpy(&dev_info->cu_ao_bitmap[0], &adev->gfx.cu_info.ao_cu_bitmap[0], | |
dbfe85ea | 840 | sizeof(adev->gfx.cu_info.ao_cu_bitmap)); |
a5a52a43 | 841 | memcpy(&dev_info->cu_bitmap[0], &adev->gfx.cu_info.bitmap[0], |
7dae69a2 | 842 | sizeof(adev->gfx.cu_info.bitmap)); |
a5a52a43 LJ |
843 | dev_info->vram_type = adev->gmc.vram_type; |
844 | dev_info->vram_bit_width = adev->gmc.vram_width; | |
845 | dev_info->vce_harvest_config = adev->vce.harvest_config; | |
846 | dev_info->gc_double_offchip_lds_buf = | |
df6e2c4a | 847 | adev->gfx.config.double_offchip_lds_buf; |
a5a52a43 LJ |
848 | dev_info->wave_front_size = adev->gfx.cu_info.wave_front_size; |
849 | dev_info->num_shader_visible_vgprs = adev->gfx.config.max_gprs; | |
850 | dev_info->num_cu_per_sh = adev->gfx.config.max_cu_per_sh; | |
851 | dev_info->num_tcc_blocks = adev->gfx.config.max_texture_channel_caches; | |
852 | dev_info->gs_vgt_table_depth = adev->gfx.config.gs_vgt_table_depth; | |
853 | dev_info->gs_prim_buffer_depth = adev->gfx.config.gs_prim_buffer_depth; | |
854 | dev_info->max_gs_waves_per_vgt = adev->gfx.config.max_gs_threads; | |
bce23e00 | 855 | |
be9250fb | 856 | if (adev->family >= AMDGPU_FAMILY_NV) |
a5a52a43 | 857 | dev_info->pa_sc_tile_steering_override = |
be9250fb HZ |
858 | adev->gfx.config.pa_sc_tile_steering_override; |
859 | ||
a5a52a43 | 860 | dev_info->tcc_disabled_mask = adev->gfx.config.tcc_disabled_mask; |
815fb4c9 | 861 | |
e3e84b0a MO |
862 | /* Combine the chip gen mask with the platform (CPU/mobo) mask. */ |
863 | pcie_gen_mask = adev->pm.pcie_gen_mask & (adev->pm.pcie_gen_mask >> 16); | |
864 | dev_info->pcie_gen = fls(pcie_gen_mask); | |
865 | dev_info->pcie_num_lanes = | |
866 | adev->pm.pcie_mlw_mask & CAIL_PCIE_LINK_WIDTH_SUPPORT_X32 ? 32 : | |
867 | adev->pm.pcie_mlw_mask & CAIL_PCIE_LINK_WIDTH_SUPPORT_X16 ? 16 : | |
868 | adev->pm.pcie_mlw_mask & CAIL_PCIE_LINK_WIDTH_SUPPORT_X12 ? 12 : | |
869 | adev->pm.pcie_mlw_mask & CAIL_PCIE_LINK_WIDTH_SUPPORT_X8 ? 8 : | |
870 | adev->pm.pcie_mlw_mask & CAIL_PCIE_LINK_WIDTH_SUPPORT_X4 ? 4 : | |
871 | adev->pm.pcie_mlw_mask & CAIL_PCIE_LINK_WIDTH_SUPPORT_X2 ? 2 : 1; | |
872 | ||
b299221f MO |
873 | dev_info->tcp_cache_size = adev->gfx.config.gc_tcp_l1_size; |
874 | dev_info->num_sqc_per_wgp = adev->gfx.config.gc_num_sqc_per_wgp; | |
875 | dev_info->sqc_data_cache_size = adev->gfx.config.gc_l1_data_cache_size_per_sqc; | |
876 | dev_info->sqc_inst_cache_size = adev->gfx.config.gc_l1_instruction_cache_size_per_sqc; | |
877 | dev_info->gl1c_cache_size = adev->gfx.config.gc_gl1c_size_per_instance * | |
878 | adev->gfx.config.gc_gl1c_per_sa; | |
879 | dev_info->gl2c_cache_size = adev->gfx.config.gc_gl2c_per_gpu; | |
880 | dev_info->mall_size = adev->gmc.mall_size; | |
881 | ||
1ba91b54 AD |
882 | |
883 | if (adev->gfx.funcs->get_gfx_shadow_info) { | |
884 | struct amdgpu_gfx_shadow_info shadow_info; | |
885 | ||
886 | ret = amdgpu_gfx_get_gfx_shadow_info(adev, &shadow_info); | |
887 | if (!ret) { | |
888 | dev_info->shadow_size = shadow_info.shadow_size; | |
889 | dev_info->shadow_alignment = shadow_info.shadow_alignment; | |
890 | dev_info->csa_size = shadow_info.csa_size; | |
891 | dev_info->csa_alignment = shadow_info.csa_alignment; | |
892 | } | |
893 | } | |
894 | ||
a5a52a43 LJ |
895 | ret = copy_to_user(out, dev_info, |
896 | min((size_t)size, sizeof(*dev_info))) ? -EFAULT : 0; | |
897 | kfree(dev_info); | |
898 | return ret; | |
d38ceaf9 | 899 | } |
07fecde5 | 900 | case AMDGPU_INFO_VCE_CLOCK_TABLE: { |
a0cc8e15 | 901 | unsigned int i; |
07fecde5 AD |
902 | struct drm_amdgpu_info_vce_clock_table vce_clk_table = {}; |
903 | struct amd_vce_state *vce_state; | |
904 | ||
905 | for (i = 0; i < AMDGPU_VCE_CLOCK_TABLE_ENTRIES; i++) { | |
906 | vce_state = amdgpu_dpm_get_vce_clock_state(adev, i); | |
907 | if (vce_state) { | |
908 | vce_clk_table.entries[i].sclk = vce_state->sclk; | |
909 | vce_clk_table.entries[i].mclk = vce_state->mclk; | |
910 | vce_clk_table.entries[i].eclk = vce_state->evclk; | |
911 | vce_clk_table.num_valid_entries++; | |
912 | } | |
913 | } | |
914 | ||
915 | return copy_to_user(out, &vce_clk_table, | |
916 | min((size_t)size, sizeof(vce_clk_table))) ? -EFAULT : 0; | |
917 | } | |
40ee5888 EQ |
918 | case AMDGPU_INFO_VBIOS: { |
919 | uint32_t bios_size = adev->bios_size; | |
920 | ||
921 | switch (info->vbios_info.type) { | |
922 | case AMDGPU_INFO_VBIOS_SIZE: | |
923 | return copy_to_user(out, &bios_size, | |
924 | min((size_t)size, sizeof(bios_size))) | |
925 | ? -EFAULT : 0; | |
926 | case AMDGPU_INFO_VBIOS_IMAGE: { | |
927 | uint8_t *bios; | |
928 | uint32_t bios_offset = info->vbios_info.offset; | |
929 | ||
930 | if (bios_offset >= bios_size) | |
931 | return -EINVAL; | |
932 | ||
933 | bios = adev->bios + bios_offset; | |
934 | return copy_to_user(out, bios, | |
935 | min((size_t)size, (size_t)(bios_size - bios_offset))) | |
936 | ? -EFAULT : 0; | |
937 | } | |
29b4c589 JG |
938 | case AMDGPU_INFO_VBIOS_INFO: { |
939 | struct drm_amdgpu_info_vbios vbios_info = {}; | |
940 | struct atom_context *atom_context; | |
941 | ||
942 | atom_context = adev->mode_info.atom_context; | |
943 | memcpy(vbios_info.name, atom_context->name, sizeof(atom_context->name)); | |
944 | memcpy(vbios_info.vbios_pn, atom_context->vbios_pn, sizeof(atom_context->vbios_pn)); | |
945 | vbios_info.version = atom_context->version; | |
946 | memcpy(vbios_info.vbios_ver_str, atom_context->vbios_ver_str, | |
947 | sizeof(atom_context->vbios_ver_str)); | |
948 | memcpy(vbios_info.date, atom_context->date, sizeof(atom_context->date)); | |
949 | ||
950 | return copy_to_user(out, &vbios_info, | |
951 | min((size_t)size, sizeof(vbios_info))) ? -EFAULT : 0; | |
952 | } | |
40ee5888 EQ |
953 | default: |
954 | DRM_DEBUG_KMS("Invalid request %d\n", | |
955 | info->vbios_info.type); | |
956 | return -EINVAL; | |
957 | } | |
958 | } | |
44879b62 AN |
959 | case AMDGPU_INFO_NUM_HANDLES: { |
960 | struct drm_amdgpu_info_num_handles handle; | |
961 | ||
962 | switch (info->query_hw_ip.type) { | |
963 | case AMDGPU_HW_IP_UVD: | |
964 | /* Starting Polaris, we support unlimited UVD handles */ | |
965 | if (adev->asic_type < CHIP_POLARIS10) { | |
966 | handle.uvd_max_handles = adev->uvd.max_handles; | |
967 | handle.uvd_used_handles = amdgpu_uvd_used_handles(adev); | |
968 | ||
969 | return copy_to_user(out, &handle, | |
970 | min((size_t)size, sizeof(handle))) ? -EFAULT : 0; | |
971 | } else { | |
972 | return -ENODATA; | |
973 | } | |
974 | ||
975 | break; | |
976 | default: | |
977 | return -EINVAL; | |
978 | } | |
979 | } | |
5ebbac4b | 980 | case AMDGPU_INFO_SENSOR: { |
b13aa109 | 981 | if (!adev->pm.dpm_enabled) |
5ebbac4b AD |
982 | return -ENOENT; |
983 | ||
984 | switch (info->sensor_info.type) { | |
985 | case AMDGPU_INFO_SENSOR_GFX_SCLK: | |
986 | /* get sclk in Mhz */ | |
987 | if (amdgpu_dpm_read_sensor(adev, | |
988 | AMDGPU_PP_SENSOR_GFX_SCLK, | |
989 | (void *)&ui32, &ui32_size)) { | |
990 | return -EINVAL; | |
991 | } | |
992 | ui32 /= 100; | |
993 | break; | |
994 | case AMDGPU_INFO_SENSOR_GFX_MCLK: | |
995 | /* get mclk in Mhz */ | |
996 | if (amdgpu_dpm_read_sensor(adev, | |
997 | AMDGPU_PP_SENSOR_GFX_MCLK, | |
998 | (void *)&ui32, &ui32_size)) { | |
999 | return -EINVAL; | |
1000 | } | |
1001 | ui32 /= 100; | |
1002 | break; | |
1003 | case AMDGPU_INFO_SENSOR_GPU_TEMP: | |
1004 | /* get temperature in millidegrees C */ | |
1005 | if (amdgpu_dpm_read_sensor(adev, | |
1006 | AMDGPU_PP_SENSOR_GPU_TEMP, | |
1007 | (void *)&ui32, &ui32_size)) { | |
1008 | return -EINVAL; | |
1009 | } | |
1010 | break; | |
1011 | case AMDGPU_INFO_SENSOR_GPU_LOAD: | |
1012 | /* get GPU load */ | |
1013 | if (amdgpu_dpm_read_sensor(adev, | |
1014 | AMDGPU_PP_SENSOR_GPU_LOAD, | |
1015 | (void *)&ui32, &ui32_size)) { | |
1016 | return -EINVAL; | |
1017 | } | |
1018 | break; | |
1019 | case AMDGPU_INFO_SENSOR_GPU_AVG_POWER: | |
1020 | /* get average GPU power */ | |
1021 | if (amdgpu_dpm_read_sensor(adev, | |
1022 | AMDGPU_PP_SENSOR_GPU_POWER, | |
5b79d048 | 1023 | (void *)&ui32, &ui32_size)) { |
5ebbac4b AD |
1024 | return -EINVAL; |
1025 | } | |
5b79d048 | 1026 | ui32 >>= 8; |
5ebbac4b AD |
1027 | break; |
1028 | case AMDGPU_INFO_SENSOR_VDDNB: | |
1029 | /* get VDDNB in millivolts */ | |
1030 | if (amdgpu_dpm_read_sensor(adev, | |
1031 | AMDGPU_PP_SENSOR_VDDNB, | |
1032 | (void *)&ui32, &ui32_size)) { | |
1033 | return -EINVAL; | |
1034 | } | |
1035 | break; | |
1036 | case AMDGPU_INFO_SENSOR_VDDGFX: | |
1037 | /* get VDDGFX in millivolts */ | |
1038 | if (amdgpu_dpm_read_sensor(adev, | |
1039 | AMDGPU_PP_SENSOR_VDDGFX, | |
1040 | (void *)&ui32, &ui32_size)) { | |
1041 | return -EINVAL; | |
1042 | } | |
1043 | break; | |
60bbade2 RZ |
1044 | case AMDGPU_INFO_SENSOR_STABLE_PSTATE_GFX_SCLK: |
1045 | /* get stable pstate sclk in Mhz */ | |
1046 | if (amdgpu_dpm_read_sensor(adev, | |
1047 | AMDGPU_PP_SENSOR_STABLE_PSTATE_SCLK, | |
1048 | (void *)&ui32, &ui32_size)) { | |
1049 | return -EINVAL; | |
1050 | } | |
1051 | ui32 /= 100; | |
1052 | break; | |
1053 | case AMDGPU_INFO_SENSOR_STABLE_PSTATE_GFX_MCLK: | |
1054 | /* get stable pstate mclk in Mhz */ | |
1055 | if (amdgpu_dpm_read_sensor(adev, | |
1056 | AMDGPU_PP_SENSOR_STABLE_PSTATE_MCLK, | |
1057 | (void *)&ui32, &ui32_size)) { | |
1058 | return -EINVAL; | |
1059 | } | |
1060 | ui32 /= 100; | |
1061 | break; | |
5cfd9784 EQ |
1062 | case AMDGPU_INFO_SENSOR_PEAK_PSTATE_GFX_SCLK: |
1063 | /* get peak pstate sclk in Mhz */ | |
1064 | if (amdgpu_dpm_read_sensor(adev, | |
1065 | AMDGPU_PP_SENSOR_PEAK_PSTATE_SCLK, | |
1066 | (void *)&ui32, &ui32_size)) { | |
1067 | return -EINVAL; | |
1068 | } | |
1069 | ui32 /= 100; | |
1070 | break; | |
1071 | case AMDGPU_INFO_SENSOR_PEAK_PSTATE_GFX_MCLK: | |
1072 | /* get peak pstate mclk in Mhz */ | |
1073 | if (amdgpu_dpm_read_sensor(adev, | |
1074 | AMDGPU_PP_SENSOR_PEAK_PSTATE_MCLK, | |
1075 | (void *)&ui32, &ui32_size)) { | |
1076 | return -EINVAL; | |
1077 | } | |
1078 | ui32 /= 100; | |
1079 | break; | |
5ebbac4b AD |
1080 | default: |
1081 | DRM_DEBUG_KMS("Invalid request %d\n", | |
1082 | info->sensor_info.type); | |
1083 | return -EINVAL; | |
1084 | } | |
1085 | return copy_to_user(out, &ui32, min(size, 4u)) ? -EFAULT : 0; | |
1086 | } | |
1f7251b7 CK |
1087 | case AMDGPU_INFO_VRAM_LOST_COUNTER: |
1088 | ui32 = atomic_read(&adev->vram_lost_counter); | |
1089 | return copy_to_user(out, &ui32, min(size, 4u)) ? -EFAULT : 0; | |
5cb77114 | 1090 | case AMDGPU_INFO_RAS_ENABLED_FEATURES: { |
1091 | struct amdgpu_ras *ras = amdgpu_ras_get_context(adev); | |
1febb00e | 1092 | uint64_t ras_mask; |
5cb77114 | 1093 | |
1094 | if (!ras) | |
1095 | return -EINVAL; | |
8ab0d6f0 | 1096 | ras_mask = (uint64_t)adev->ras_enabled << 32 | ras->features; |
1febb00e | 1097 | |
1098 | return copy_to_user(out, &ras_mask, | |
1099 | min_t(u64, size, sizeof(ras_mask))) ? | |
5cb77114 | 1100 | -EFAULT : 0; |
1101 | } | |
f35e9bdb AD |
1102 | case AMDGPU_INFO_VIDEO_CAPS: { |
1103 | const struct amdgpu_video_codecs *codecs; | |
1104 | struct drm_amdgpu_info_video_caps *caps; | |
1105 | int r; | |
1106 | ||
bc8ba5f2 AD |
1107 | if (!adev->asic_funcs->query_video_codecs) |
1108 | return -EINVAL; | |
1109 | ||
f35e9bdb AD |
1110 | switch (info->video_cap.type) { |
1111 | case AMDGPU_INFO_VIDEO_CAPS_DECODE: | |
1112 | r = amdgpu_asic_query_video_codecs(adev, false, &codecs); | |
1113 | if (r) | |
1114 | return -EINVAL; | |
1115 | break; | |
1116 | case AMDGPU_INFO_VIDEO_CAPS_ENCODE: | |
1117 | r = amdgpu_asic_query_video_codecs(adev, true, &codecs); | |
1118 | if (r) | |
1119 | return -EINVAL; | |
1120 | break; | |
1121 | default: | |
1122 | DRM_DEBUG_KMS("Invalid request %d\n", | |
1123 | info->video_cap.type); | |
1124 | return -EINVAL; | |
1125 | } | |
1126 | ||
1127 | caps = kzalloc(sizeof(*caps), GFP_KERNEL); | |
1128 | if (!caps) | |
1129 | return -ENOMEM; | |
1130 | ||
1131 | for (i = 0; i < codecs->codec_count; i++) { | |
1132 | int idx = codecs->codec_array[i].codec_type; | |
1133 | ||
1134 | switch (idx) { | |
6f786950 AD |
1135 | case AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG2: |
1136 | case AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4: | |
1137 | case AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VC1: | |
1138 | case AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_MPEG4_AVC: | |
1139 | case AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_HEVC: | |
1140 | case AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_JPEG: | |
1141 | case AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_VP9: | |
1142 | case AMDGPU_INFO_VIDEO_CAPS_CODEC_IDX_AV1: | |
f35e9bdb AD |
1143 | caps->codec_info[idx].valid = 1; |
1144 | caps->codec_info[idx].max_width = | |
1145 | codecs->codec_array[i].max_width; | |
1146 | caps->codec_info[idx].max_height = | |
1147 | codecs->codec_array[i].max_height; | |
1148 | caps->codec_info[idx].max_pixels_per_frame = | |
1149 | codecs->codec_array[i].max_pixels_per_frame; | |
1150 | caps->codec_info[idx].max_level = | |
1151 | codecs->codec_array[i].max_level; | |
1152 | break; | |
1153 | default: | |
1154 | break; | |
1155 | } | |
1156 | } | |
1157 | r = copy_to_user(out, caps, | |
1158 | min((size_t)size, sizeof(*caps))) ? -EFAULT : 0; | |
1159 | kfree(caps); | |
1160 | return r; | |
1161 | } | |
4f18b9a6 BN |
1162 | case AMDGPU_INFO_MAX_IBS: { |
1163 | uint32_t max_ibs[AMDGPU_HW_IP_NUM]; | |
1164 | ||
1165 | for (i = 0; i < AMDGPU_HW_IP_NUM; ++i) | |
1166 | max_ibs[i] = amdgpu_ring_max_ibs(i); | |
1167 | ||
1168 | return copy_to_user(out, max_ibs, | |
1169 | min((size_t)size, sizeof(max_ibs))) ? -EFAULT : 0; | |
1170 | } | |
d38ceaf9 AD |
1171 | default: |
1172 | DRM_DEBUG_KMS("Invalid request %d\n", info->query); | |
1173 | return -EINVAL; | |
1174 | } | |
1175 | return 0; | |
1176 | } | |
1177 | ||
1178 | ||
1179 | /* | |
1180 | * Outdated mess for old drm with Xorg being in charge (void function now). | |
1181 | */ | |
1182 | /** | |
8b7530b1 | 1183 | * amdgpu_driver_lastclose_kms - drm callback for last close |
d38ceaf9 AD |
1184 | * |
1185 | * @dev: drm dev pointer | |
1186 | * | |
1694467b | 1187 | * Switch vga_switcheroo state after last close (all asics). |
d38ceaf9 AD |
1188 | */ |
1189 | void amdgpu_driver_lastclose_kms(struct drm_device *dev) | |
1190 | { | |
ab77e02c | 1191 | drm_fb_helper_lastclose(dev); |
d38ceaf9 AD |
1192 | vga_switcheroo_process_delayed_switch(); |
1193 | } | |
1194 | ||
1195 | /** | |
1196 | * amdgpu_driver_open_kms - drm callback for open | |
1197 | * | |
1198 | * @dev: drm dev pointer | |
1199 | * @file_priv: drm file | |
1200 | * | |
1201 | * On device open, init vm on cayman+ (all asics). | |
1202 | * Returns 0 on success, error on failure. | |
1203 | */ | |
1204 | int amdgpu_driver_open_kms(struct drm_device *dev, struct drm_file *file_priv) | |
1205 | { | |
1348969a | 1206 | struct amdgpu_device *adev = drm_to_adev(dev); |
d38ceaf9 | 1207 | struct amdgpu_fpriv *fpriv; |
5c2ff9a6 | 1208 | int r, pasid; |
d38ceaf9 | 1209 | |
2c486cc4 | 1210 | /* Ensure IB tests are run on ring */ |
beff74bc | 1211 | flush_delayed_work(&adev->delayed_init_work); |
2c486cc4 | 1212 | |
7c6e68c7 AG |
1213 | |
1214 | if (amdgpu_ras_intr_triggered()) { | |
1215 | DRM_ERROR("RAS Intr triggered, device disabled!!"); | |
1216 | return -EHWPOISON; | |
1217 | } | |
1218 | ||
d38ceaf9 AD |
1219 | file_priv->driver_priv = NULL; |
1220 | ||
1221 | r = pm_runtime_get_sync(dev->dev); | |
1222 | if (r < 0) | |
9ba8923c | 1223 | goto pm_put; |
d38ceaf9 AD |
1224 | |
1225 | fpriv = kzalloc(sizeof(*fpriv), GFP_KERNEL); | |
dc08267a AD |
1226 | if (unlikely(!fpriv)) { |
1227 | r = -ENOMEM; | |
1228 | goto out_suspend; | |
1229 | } | |
d38ceaf9 | 1230 | |
5c2ff9a6 CK |
1231 | pasid = amdgpu_pasid_alloc(16); |
1232 | if (pasid < 0) { | |
1233 | dev_warn(adev->dev, "No more PASIDs available!"); | |
1234 | pasid = 0; | |
dc08267a | 1235 | } |
a35455d0 | 1236 | |
50e63308 | 1237 | r = amdgpu_xcp_open_device(adev, fpriv, file_priv); |
5c2ff9a6 CK |
1238 | if (r) |
1239 | goto error_pasid; | |
d38ceaf9 | 1240 | |
5003ca63 | 1241 | r = amdgpu_vm_init(adev, &fpriv->vm, fpriv->xcp_id); |
934deb64 | 1242 | if (r) |
50e63308 | 1243 | goto error_pasid; |
934deb64 | 1244 | |
88f7f881 ND |
1245 | r = amdgpu_vm_set_pasid(adev, &fpriv->vm, pasid); |
1246 | if (r) | |
1247 | goto error_vm; | |
1248 | ||
b85891bd JZ |
1249 | fpriv->prt_va = amdgpu_vm_bo_add(adev, &fpriv->vm, NULL); |
1250 | if (!fpriv->prt_va) { | |
1251 | r = -ENOMEM; | |
5c2ff9a6 | 1252 | goto error_vm; |
b85891bd JZ |
1253 | } |
1254 | ||
02ff519e | 1255 | if (adev->gfx.mcbp) { |
1e256e27 RZ |
1256 | uint64_t csa_addr = amdgpu_csa_vaddr(adev) & AMDGPU_GMC_HOLE_MASK; |
1257 | ||
1258 | r = amdgpu_map_static_csa(adev, &fpriv->vm, adev->virt.csa_obj, | |
1259 | &fpriv->csa_va, csa_addr, AMDGPU_CSA_SIZE); | |
5c2ff9a6 CK |
1260 | if (r) |
1261 | goto error_vm; | |
2493664f ML |
1262 | } |
1263 | ||
d38ceaf9 | 1264 | mutex_init(&fpriv->bo_list_lock); |
c4f306e3 | 1265 | idr_init_base(&fpriv->bo_list_handles, 1); |
d38ceaf9 | 1266 | |
69493c03 | 1267 | amdgpu_ctx_mgr_init(&fpriv->ctx_mgr, adev); |
d38ceaf9 AD |
1268 | |
1269 | file_priv->driver_priv = fpriv; | |
5c2ff9a6 CK |
1270 | goto out_suspend; |
1271 | ||
1272 | error_vm: | |
1273 | amdgpu_vm_fini(adev, &fpriv->vm); | |
1274 | ||
1275 | error_pasid: | |
88f7f881 | 1276 | if (pasid) { |
5c2ff9a6 | 1277 | amdgpu_pasid_free(pasid); |
88f7f881 ND |
1278 | amdgpu_vm_set_pasid(adev, &fpriv->vm, 0); |
1279 | } | |
5c2ff9a6 CK |
1280 | |
1281 | kfree(fpriv); | |
d38ceaf9 | 1282 | |
dc08267a | 1283 | out_suspend: |
d38ceaf9 | 1284 | pm_runtime_mark_last_busy(dev->dev); |
9ba8923c | 1285 | pm_put: |
d38ceaf9 | 1286 | pm_runtime_put_autosuspend(dev->dev); |
d38ceaf9 AD |
1287 | |
1288 | return r; | |
1289 | } | |
1290 | ||
1291 | /** | |
1292 | * amdgpu_driver_postclose_kms - drm callback for post close | |
1293 | * | |
1294 | * @dev: drm dev pointer | |
1295 | * @file_priv: drm file | |
1296 | * | |
1297 | * On device post close, tear down vm on cayman+ (all asics). | |
1298 | */ | |
1299 | void amdgpu_driver_postclose_kms(struct drm_device *dev, | |
1300 | struct drm_file *file_priv) | |
1301 | { | |
1348969a | 1302 | struct amdgpu_device *adev = drm_to_adev(dev); |
d38ceaf9 AD |
1303 | struct amdgpu_fpriv *fpriv = file_priv->driver_priv; |
1304 | struct amdgpu_bo_list *list; | |
5c2ff9a6 | 1305 | struct amdgpu_bo *pd; |
c7b6bac9 | 1306 | u32 pasid; |
d38ceaf9 AD |
1307 | int handle; |
1308 | ||
1309 | if (!fpriv) | |
1310 | return; | |
1311 | ||
04e30c9c | 1312 | pm_runtime_get_sync(dev->dev); |
02537d63 | 1313 | |
44876ae2 | 1314 | if (amdgpu_device_ip_get_ip_block(adev, AMD_IP_BLOCK_TYPE_UVD) != NULL) |
ef80d30b | 1315 | amdgpu_uvd_free_handles(adev, file_priv); |
44876ae2 | 1316 | if (amdgpu_device_ip_get_ip_block(adev, AMD_IP_BLOCK_TYPE_VCE) != NULL) |
ef80d30b | 1317 | amdgpu_vce_free_handles(adev, file_priv); |
cd437e37 | 1318 | |
5daff15c LY |
1319 | if (fpriv->csa_va) { |
1320 | uint64_t csa_addr = amdgpu_csa_vaddr(adev) & AMDGPU_GMC_HOLE_MASK; | |
1321 | ||
1322 | WARN_ON(amdgpu_unmap_static_csa(adev, &fpriv->vm, adev->virt.csa_obj, | |
1323 | fpriv->csa_va, csa_addr)); | |
0f4b3c68 | 1324 | fpriv->csa_va = NULL; |
2493664f ML |
1325 | } |
1326 | ||
5c2ff9a6 | 1327 | pasid = fpriv->vm.pasid; |
391629bd | 1328 | pd = amdgpu_bo_ref(fpriv->vm.root.bo); |
b6fba4ec CK |
1329 | if (!WARN_ON(amdgpu_bo_reserve(pd, true))) { |
1330 | amdgpu_vm_bo_del(adev, fpriv->prt_va); | |
1331 | amdgpu_bo_unreserve(pd); | |
1332 | } | |
5c2ff9a6 | 1333 | |
8ee3a52e | 1334 | amdgpu_ctx_mgr_fini(&fpriv->ctx_mgr); |
6ffb6b7f | 1335 | amdgpu_vm_fini(adev, &fpriv->vm); |
8ee3a52e | 1336 | |
5c2ff9a6 | 1337 | if (pasid) |
5a5011a7 | 1338 | amdgpu_pasid_free_delayed(pd->tbo.base.resv, pasid); |
5c2ff9a6 | 1339 | amdgpu_bo_unref(&pd); |
d38ceaf9 AD |
1340 | |
1341 | idr_for_each_entry(&fpriv->bo_list_handles, list, handle) | |
a0f20845 | 1342 | amdgpu_bo_list_put(list); |
d38ceaf9 AD |
1343 | |
1344 | idr_destroy(&fpriv->bo_list_handles); | |
1345 | mutex_destroy(&fpriv->bo_list_lock); | |
1346 | ||
d38ceaf9 AD |
1347 | kfree(fpriv); |
1348 | file_priv->driver_priv = NULL; | |
d6bda7b4 AD |
1349 | |
1350 | pm_runtime_mark_last_busy(dev->dev); | |
1351 | pm_runtime_put_autosuspend(dev->dev); | |
d38ceaf9 AD |
1352 | } |
1353 | ||
72c8c97b AG |
1354 | |
1355 | void amdgpu_driver_release_kms(struct drm_device *dev) | |
1356 | { | |
1357 | struct amdgpu_device *adev = drm_to_adev(dev); | |
1358 | ||
1359 | amdgpu_device_fini_sw(adev); | |
1360 | pci_set_drvdata(adev->pdev, NULL); | |
1361 | } | |
1362 | ||
d38ceaf9 AD |
1363 | /* |
1364 | * VBlank related functions. | |
1365 | */ | |
1366 | /** | |
1367 | * amdgpu_get_vblank_counter_kms - get frame count | |
1368 | * | |
e3eff4b5 | 1369 | * @crtc: crtc to get the frame count from |
d38ceaf9 AD |
1370 | * |
1371 | * Gets the frame count on the requested crtc (all asics). | |
1372 | * Returns frame count on success, -EINVAL on failure. | |
1373 | */ | |
e3eff4b5 | 1374 | u32 amdgpu_get_vblank_counter_kms(struct drm_crtc *crtc) |
d38ceaf9 | 1375 | { |
e3eff4b5 TZ |
1376 | struct drm_device *dev = crtc->dev; |
1377 | unsigned int pipe = crtc->index; | |
1348969a | 1378 | struct amdgpu_device *adev = drm_to_adev(dev); |
8e36f9d3 AD |
1379 | int vpos, hpos, stat; |
1380 | u32 count; | |
d38ceaf9 | 1381 | |
88e72717 TR |
1382 | if (pipe >= adev->mode_info.num_crtc) { |
1383 | DRM_ERROR("Invalid crtc %u\n", pipe); | |
d38ceaf9 AD |
1384 | return -EINVAL; |
1385 | } | |
1386 | ||
8e36f9d3 AD |
1387 | /* The hw increments its frame counter at start of vsync, not at start |
1388 | * of vblank, as is required by DRM core vblank counter handling. | |
1389 | * Cook the hw count here to make it appear to the caller as if it | |
1390 | * incremented at start of vblank. We measure distance to start of | |
1391 | * vblank in vpos. vpos therefore will be >= 0 between start of vblank | |
1392 | * and start of vsync, so vpos >= 0 means to bump the hw frame counter | |
1393 | * result by 1 to give the proper appearance to caller. | |
1394 | */ | |
1395 | if (adev->mode_info.crtcs[pipe]) { | |
1396 | /* Repeat readout if needed to provide stable result if | |
1397 | * we cross start of vsync during the queries. | |
1398 | */ | |
1399 | do { | |
1400 | count = amdgpu_display_vblank_get_counter(adev, pipe); | |
aa8e286a SL |
1401 | /* Ask amdgpu_display_get_crtc_scanoutpos to return |
1402 | * vpos as distance to start of vblank, instead of | |
1403 | * regular vertical scanout pos. | |
8e36f9d3 | 1404 | */ |
aa8e286a | 1405 | stat = amdgpu_display_get_crtc_scanoutpos( |
8e36f9d3 AD |
1406 | dev, pipe, GET_DISTANCE_TO_VBLANKSTART, |
1407 | &vpos, &hpos, NULL, NULL, | |
1408 | &adev->mode_info.crtcs[pipe]->base.hwmode); | |
1409 | } while (count != amdgpu_display_vblank_get_counter(adev, pipe)); | |
1410 | ||
1411 | if (((stat & (DRM_SCANOUTPOS_VALID | DRM_SCANOUTPOS_ACCURATE)) != | |
1412 | (DRM_SCANOUTPOS_VALID | DRM_SCANOUTPOS_ACCURATE))) { | |
1413 | DRM_DEBUG_VBL("Query failed! stat %d\n", stat); | |
1414 | } else { | |
1415 | DRM_DEBUG_VBL("crtc %d: dist from vblank start %d\n", | |
1416 | pipe, vpos); | |
1417 | ||
1418 | /* Bump counter if we are at >= leading edge of vblank, | |
1419 | * but before vsync where vpos would turn negative and | |
1420 | * the hw counter really increments. | |
1421 | */ | |
1422 | if (vpos >= 0) | |
1423 | count++; | |
1424 | } | |
1425 | } else { | |
1426 | /* Fallback to use value as is. */ | |
1427 | count = amdgpu_display_vblank_get_counter(adev, pipe); | |
1428 | DRM_DEBUG_VBL("NULL mode info! Returned count may be wrong.\n"); | |
1429 | } | |
1430 | ||
1431 | return count; | |
d38ceaf9 AD |
1432 | } |
1433 | ||
1434 | /** | |
1435 | * amdgpu_enable_vblank_kms - enable vblank interrupt | |
1436 | * | |
e3eff4b5 | 1437 | * @crtc: crtc to enable vblank interrupt for |
d38ceaf9 AD |
1438 | * |
1439 | * Enable the interrupt on the requested crtc (all asics). | |
1440 | * Returns 0 on success, -EINVAL on failure. | |
1441 | */ | |
e3eff4b5 | 1442 | int amdgpu_enable_vblank_kms(struct drm_crtc *crtc) |
d38ceaf9 | 1443 | { |
e3eff4b5 TZ |
1444 | struct drm_device *dev = crtc->dev; |
1445 | unsigned int pipe = crtc->index; | |
1348969a | 1446 | struct amdgpu_device *adev = drm_to_adev(dev); |
734dd01d | 1447 | int idx = amdgpu_display_crtc_idx_to_irq_type(adev, pipe); |
d38ceaf9 AD |
1448 | |
1449 | return amdgpu_irq_get(adev, &adev->crtc_irq, idx); | |
1450 | } | |
1451 | ||
1452 | /** | |
1453 | * amdgpu_disable_vblank_kms - disable vblank interrupt | |
1454 | * | |
e3eff4b5 | 1455 | * @crtc: crtc to disable vblank interrupt for |
d38ceaf9 AD |
1456 | * |
1457 | * Disable the interrupt on the requested crtc (all asics). | |
1458 | */ | |
e3eff4b5 | 1459 | void amdgpu_disable_vblank_kms(struct drm_crtc *crtc) |
d38ceaf9 | 1460 | { |
e3eff4b5 TZ |
1461 | struct drm_device *dev = crtc->dev; |
1462 | unsigned int pipe = crtc->index; | |
1348969a | 1463 | struct amdgpu_device *adev = drm_to_adev(dev); |
734dd01d | 1464 | int idx = amdgpu_display_crtc_idx_to_irq_type(adev, pipe); |
d38ceaf9 AD |
1465 | |
1466 | amdgpu_irq_put(adev, &adev->crtc_irq, idx); | |
1467 | } | |
1468 | ||
50ab2533 HR |
1469 | /* |
1470 | * Debugfs info | |
1471 | */ | |
1472 | #if defined(CONFIG_DEBUG_FS) | |
1473 | ||
98d28ac2 | 1474 | static int amdgpu_debugfs_firmware_info_show(struct seq_file *m, void *unused) |
50ab2533 | 1475 | { |
109b4d8c | 1476 | struct amdgpu_device *adev = m->private; |
50ab2533 HR |
1477 | struct drm_amdgpu_info_firmware fw_info; |
1478 | struct drm_amdgpu_query_fw query_fw; | |
32d8c662 | 1479 | struct atom_context *ctx = adev->mode_info.atom_context; |
82890466 | 1480 | uint8_t smu_program, smu_major, smu_minor, smu_debug; |
50ab2533 HR |
1481 | int ret, i; |
1482 | ||
4d5ae731 | 1483 | static const char *ta_fw_name[TA_FW_TYPE_MAX_INDEX] = { |
5c65a4b8 | 1484 | #define TA_FW_NAME(type)[TA_FW_TYPE_PSP_##type] = #type |
4d5ae731 KW |
1485 | TA_FW_NAME(XGMI), |
1486 | TA_FW_NAME(RAS), | |
1487 | TA_FW_NAME(HDCP), | |
1488 | TA_FW_NAME(DTM), | |
1489 | TA_FW_NAME(RAP), | |
e7bdf00e | 1490 | TA_FW_NAME(SECUREDISPLAY), |
4d5ae731 KW |
1491 | #undef TA_FW_NAME |
1492 | }; | |
1493 | ||
50ab2533 HR |
1494 | /* VCE */ |
1495 | query_fw.fw_type = AMDGPU_INFO_FW_VCE; | |
1496 | ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); | |
1497 | if (ret) | |
1498 | return ret; | |
1499 | seq_printf(m, "VCE feature version: %u, firmware version: 0x%08x\n", | |
1500 | fw_info.feature, fw_info.ver); | |
1501 | ||
1502 | /* UVD */ | |
1503 | query_fw.fw_type = AMDGPU_INFO_FW_UVD; | |
1504 | ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); | |
1505 | if (ret) | |
1506 | return ret; | |
1507 | seq_printf(m, "UVD feature version: %u, firmware version: 0x%08x\n", | |
1508 | fw_info.feature, fw_info.ver); | |
1509 | ||
1510 | /* GMC */ | |
1511 | query_fw.fw_type = AMDGPU_INFO_FW_GMC; | |
1512 | ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); | |
1513 | if (ret) | |
1514 | return ret; | |
1515 | seq_printf(m, "MC feature version: %u, firmware version: 0x%08x\n", | |
1516 | fw_info.feature, fw_info.ver); | |
1517 | ||
1518 | /* ME */ | |
1519 | query_fw.fw_type = AMDGPU_INFO_FW_GFX_ME; | |
1520 | ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); | |
1521 | if (ret) | |
1522 | return ret; | |
1523 | seq_printf(m, "ME feature version: %u, firmware version: 0x%08x\n", | |
1524 | fw_info.feature, fw_info.ver); | |
1525 | ||
1526 | /* PFP */ | |
1527 | query_fw.fw_type = AMDGPU_INFO_FW_GFX_PFP; | |
1528 | ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); | |
1529 | if (ret) | |
1530 | return ret; | |
1531 | seq_printf(m, "PFP feature version: %u, firmware version: 0x%08x\n", | |
1532 | fw_info.feature, fw_info.ver); | |
1533 | ||
1534 | /* CE */ | |
1535 | query_fw.fw_type = AMDGPU_INFO_FW_GFX_CE; | |
1536 | ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); | |
1537 | if (ret) | |
1538 | return ret; | |
1539 | seq_printf(m, "CE feature version: %u, firmware version: 0x%08x\n", | |
1540 | fw_info.feature, fw_info.ver); | |
1541 | ||
1542 | /* RLC */ | |
1543 | query_fw.fw_type = AMDGPU_INFO_FW_GFX_RLC; | |
1544 | ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); | |
1545 | if (ret) | |
1546 | return ret; | |
1547 | seq_printf(m, "RLC feature version: %u, firmware version: 0x%08x\n", | |
1548 | fw_info.feature, fw_info.ver); | |
1549 | ||
621a6318 HR |
1550 | /* RLC SAVE RESTORE LIST CNTL */ |
1551 | query_fw.fw_type = AMDGPU_INFO_FW_GFX_RLC_RESTORE_LIST_CNTL; | |
1552 | ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); | |
1553 | if (ret) | |
1554 | return ret; | |
1555 | seq_printf(m, "RLC SRLC feature version: %u, firmware version: 0x%08x\n", | |
1556 | fw_info.feature, fw_info.ver); | |
1557 | ||
1558 | /* RLC SAVE RESTORE LIST GPM MEM */ | |
1559 | query_fw.fw_type = AMDGPU_INFO_FW_GFX_RLC_RESTORE_LIST_GPM_MEM; | |
1560 | ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); | |
1561 | if (ret) | |
1562 | return ret; | |
1563 | seq_printf(m, "RLC SRLG feature version: %u, firmware version: 0x%08x\n", | |
1564 | fw_info.feature, fw_info.ver); | |
1565 | ||
1566 | /* RLC SAVE RESTORE LIST SRM MEM */ | |
1567 | query_fw.fw_type = AMDGPU_INFO_FW_GFX_RLC_RESTORE_LIST_SRM_MEM; | |
1568 | ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); | |
1569 | if (ret) | |
1570 | return ret; | |
1571 | seq_printf(m, "RLC SRLS feature version: %u, firmware version: 0x%08x\n", | |
1572 | fw_info.feature, fw_info.ver); | |
1573 | ||
670c6edf HZ |
1574 | /* RLCP */ |
1575 | query_fw.fw_type = AMDGPU_INFO_FW_GFX_RLCP; | |
1576 | ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); | |
1577 | if (ret) | |
1578 | return ret; | |
1579 | seq_printf(m, "RLCP feature version: %u, firmware version: 0x%08x\n", | |
1580 | fw_info.feature, fw_info.ver); | |
1581 | ||
1582 | /* RLCV */ | |
5c65a4b8 | 1583 | query_fw.fw_type = AMDGPU_INFO_FW_GFX_RLCV; |
670c6edf HZ |
1584 | ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); |
1585 | if (ret) | |
1586 | return ret; | |
1587 | seq_printf(m, "RLCV feature version: %u, firmware version: 0x%08x\n", | |
1588 | fw_info.feature, fw_info.ver); | |
1589 | ||
50ab2533 HR |
1590 | /* MEC */ |
1591 | query_fw.fw_type = AMDGPU_INFO_FW_GFX_MEC; | |
1592 | query_fw.index = 0; | |
1593 | ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); | |
1594 | if (ret) | |
1595 | return ret; | |
1596 | seq_printf(m, "MEC feature version: %u, firmware version: 0x%08x\n", | |
1597 | fw_info.feature, fw_info.ver); | |
1598 | ||
1599 | /* MEC2 */ | |
d7aca4f0 | 1600 | if (adev->gfx.mec2_fw) { |
50ab2533 HR |
1601 | query_fw.index = 1; |
1602 | ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); | |
1603 | if (ret) | |
1604 | return ret; | |
1605 | seq_printf(m, "MEC2 feature version: %u, firmware version: 0x%08x\n", | |
1606 | fw_info.feature, fw_info.ver); | |
1607 | } | |
1608 | ||
b7236296 DF |
1609 | /* IMU */ |
1610 | query_fw.fw_type = AMDGPU_INFO_FW_IMU; | |
1611 | query_fw.index = 0; | |
1612 | ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); | |
1613 | if (ret) | |
1614 | return ret; | |
1615 | seq_printf(m, "IMU feature version: %u, firmware version: 0x%08x\n", | |
1616 | fw_info.feature, fw_info.ver); | |
1617 | ||
6a7ed07e HR |
1618 | /* PSP SOS */ |
1619 | query_fw.fw_type = AMDGPU_INFO_FW_SOS; | |
1620 | ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); | |
1621 | if (ret) | |
1622 | return ret; | |
1623 | seq_printf(m, "SOS feature version: %u, firmware version: 0x%08x\n", | |
1624 | fw_info.feature, fw_info.ver); | |
1625 | ||
1626 | ||
1627 | /* PSP ASD */ | |
1628 | query_fw.fw_type = AMDGPU_INFO_FW_ASD; | |
1629 | ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); | |
1630 | if (ret) | |
1631 | return ret; | |
1632 | seq_printf(m, "ASD feature version: %u, firmware version: 0x%08x\n", | |
1633 | fw_info.feature, fw_info.ver); | |
1634 | ||
9b9ca62d | 1635 | query_fw.fw_type = AMDGPU_INFO_FW_TA; |
4d5ae731 | 1636 | for (i = TA_FW_TYPE_PSP_XGMI; i < TA_FW_TYPE_MAX_INDEX; i++) { |
9b9ca62d | 1637 | query_fw.index = i; |
1638 | ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); | |
1639 | if (ret) | |
1640 | continue; | |
4d5ae731 KW |
1641 | |
1642 | seq_printf(m, "TA %s feature version: 0x%08x, firmware version: 0x%08x\n", | |
1643 | ta_fw_name[i], fw_info.feature, fw_info.ver); | |
9b9ca62d | 1644 | } |
1645 | ||
50ab2533 HR |
1646 | /* SMC */ |
1647 | query_fw.fw_type = AMDGPU_INFO_FW_SMC; | |
1648 | ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); | |
1649 | if (ret) | |
1650 | return ret; | |
82890466 ML |
1651 | smu_program = (fw_info.ver >> 24) & 0xff; |
1652 | smu_major = (fw_info.ver >> 16) & 0xff; | |
c92f9096 ML |
1653 | smu_minor = (fw_info.ver >> 8) & 0xff; |
1654 | smu_debug = (fw_info.ver >> 0) & 0xff; | |
82890466 ML |
1655 | seq_printf(m, "SMC feature version: %u, program: %d, firmware version: 0x%08x (%d.%d.%d)\n", |
1656 | fw_info.feature, smu_program, fw_info.ver, smu_major, smu_minor, smu_debug); | |
50ab2533 HR |
1657 | |
1658 | /* SDMA */ | |
1659 | query_fw.fw_type = AMDGPU_INFO_FW_SDMA; | |
1660 | for (i = 0; i < adev->sdma.num_instances; i++) { | |
1661 | query_fw.index = i; | |
1662 | ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); | |
1663 | if (ret) | |
1664 | return ret; | |
1665 | seq_printf(m, "SDMA%d feature version: %u, firmware version: 0x%08x\n", | |
1666 | i, fw_info.feature, fw_info.ver); | |
1667 | } | |
1668 | ||
3ac952b1 AD |
1669 | /* VCN */ |
1670 | query_fw.fw_type = AMDGPU_INFO_FW_VCN; | |
1671 | ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); | |
1672 | if (ret) | |
1673 | return ret; | |
1674 | seq_printf(m, "VCN feature version: %u, firmware version: 0x%08x\n", | |
1675 | fw_info.feature, fw_info.ver); | |
1676 | ||
4d11b4b2 DF |
1677 | /* DMCU */ |
1678 | query_fw.fw_type = AMDGPU_INFO_FW_DMCU; | |
1679 | ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); | |
1680 | if (ret) | |
1681 | return ret; | |
1682 | seq_printf(m, "DMCU feature version: %u, firmware version: 0x%08x\n", | |
1683 | fw_info.feature, fw_info.ver); | |
1684 | ||
976e51a7 NK |
1685 | /* DMCUB */ |
1686 | query_fw.fw_type = AMDGPU_INFO_FW_DMCUB; | |
1687 | ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); | |
1688 | if (ret) | |
1689 | return ret; | |
1690 | seq_printf(m, "DMCUB feature version: %u, firmware version: 0x%08x\n", | |
1691 | fw_info.feature, fw_info.ver); | |
1692 | ||
5120cb54 HR |
1693 | /* TOC */ |
1694 | query_fw.fw_type = AMDGPU_INFO_FW_TOC; | |
1695 | ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); | |
1696 | if (ret) | |
1697 | return ret; | |
1698 | seq_printf(m, "TOC feature version: %u, firmware version: 0x%08x\n", | |
1699 | fw_info.feature, fw_info.ver); | |
32d8c662 | 1700 | |
c4381d0e BZ |
1701 | /* CAP */ |
1702 | if (adev->psp.cap_fw) { | |
1703 | query_fw.fw_type = AMDGPU_INFO_FW_CAP; | |
1704 | ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); | |
1705 | if (ret) | |
1706 | return ret; | |
1707 | seq_printf(m, "CAP feature version: %u, firmware version: 0x%08x\n", | |
1708 | fw_info.feature, fw_info.ver); | |
1709 | } | |
1710 | ||
10faf078 YZ |
1711 | /* MES_KIQ */ |
1712 | query_fw.fw_type = AMDGPU_INFO_FW_MES_KIQ; | |
1713 | ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); | |
1714 | if (ret) | |
1715 | return ret; | |
1716 | seq_printf(m, "MES_KIQ feature version: %u, firmware version: 0x%08x\n", | |
1717 | fw_info.feature, fw_info.ver); | |
1718 | ||
1719 | /* MES */ | |
1720 | query_fw.fw_type = AMDGPU_INFO_FW_MES; | |
1721 | ret = amdgpu_firmware_info(&fw_info, &query_fw, adev); | |
1722 | if (ret) | |
1723 | return ret; | |
1724 | seq_printf(m, "MES feature version: %u, firmware version: 0x%08x\n", | |
1725 | fw_info.feature, fw_info.ver); | |
1726 | ||
adf64e21 | 1727 | seq_printf(m, "VBIOS version: %s\n", ctx->vbios_pn); |
32d8c662 | 1728 | |
50ab2533 HR |
1729 | return 0; |
1730 | } | |
1731 | ||
98d28ac2 ND |
1732 | DEFINE_SHOW_ATTRIBUTE(amdgpu_debugfs_firmware_info); |
1733 | ||
50ab2533 HR |
1734 | #endif |
1735 | ||
98d28ac2 | 1736 | void amdgpu_debugfs_firmware_init(struct amdgpu_device *adev) |
50ab2533 HR |
1737 | { |
1738 | #if defined(CONFIG_DEBUG_FS) | |
98d28ac2 ND |
1739 | struct drm_minor *minor = adev_to_drm(adev)->primary; |
1740 | struct dentry *root = minor->debugfs_root; | |
1741 | ||
1742 | debugfs_create_file("amdgpu_firmware_info", 0444, root, | |
1743 | adev, &amdgpu_debugfs_firmware_info_fops); | |
1744 | ||
50ab2533 HR |
1745 | #endif |
1746 | } |