[linux-2.6-block.git] / drivers / gpu / drm / amd / amdgpu / amdgpu_ih.c

/*
 * Copyright 2014 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 */

#include <drm/drmP.h>
#include "amdgpu.h"
#include "amdgpu_ih.h"
#include "amdgpu_amdkfd.h"

/**
 * amdgpu_ih_ring_alloc - allocate memory for the IH ring
 *
 * @adev: amdgpu_device pointer
 *
 * Allocate a ring buffer for the interrupt controller.
 * Returns 0 for success, errors for failure.
 */
static int amdgpu_ih_ring_alloc(struct amdgpu_device *adev)
{
	int r;

	/* Allocate ring buffer */
	if (adev->irq.ih.ring_obj == NULL) {
		r = amdgpu_bo_create_kernel(adev, adev->irq.ih.ring_size,
					    PAGE_SIZE, AMDGPU_GEM_DOMAIN_GTT,
					    &adev->irq.ih.ring_obj,
					    &adev->irq.ih.gpu_addr,
					    (void **)&adev->irq.ih.ring);
		if (r) {
			DRM_ERROR("amdgpu: failed to create ih ring buffer (%d).\n", r);
			return r;
		}
	}
	return 0;
}

/**
 * amdgpu_ih_ring_init - initialize the IH state
 *
 * @adev: amdgpu_device pointer
 *
 * Initializes the IH state and allocates a buffer
 * for the IH ring buffer.
 * Returns 0 for success, errors for failure.
 */
int amdgpu_ih_ring_init(struct amdgpu_device *adev, unsigned ring_size,
			bool use_bus_addr)
{
	u32 rb_bufsz;
	int r;

	/* Align ring size */
	rb_bufsz = order_base_2(ring_size / 4);
	ring_size = (1 << rb_bufsz) * 4;
	adev->irq.ih.ring_size = ring_size;
	adev->irq.ih.ptr_mask = adev->irq.ih.ring_size - 1;
	adev->irq.ih.rptr = 0;
	adev->irq.ih.use_bus_addr = use_bus_addr;

	if (adev->irq.ih.use_bus_addr) {
		if (!adev->irq.ih.ring) {
			/* add 8 bytes for the rptr/wptr shadows and
			 * add them to the end of the ring allocation.
			 */
			adev->irq.ih.ring = pci_alloc_consistent(adev->pdev,
								 adev->irq.ih.ring_size + 8,
								 &adev->irq.ih.rb_dma_addr);
			if (adev->irq.ih.ring == NULL)
				return -ENOMEM;
			memset((void *)adev->irq.ih.ring, 0, adev->irq.ih.ring_size + 8);
			adev->irq.ih.wptr_offs = (adev->irq.ih.ring_size / 4) + 0;
			adev->irq.ih.rptr_offs = (adev->irq.ih.ring_size / 4) + 1;
		}
		return 0;
	} else {
		r = amdgpu_wb_get(adev, &adev->irq.ih.wptr_offs);
		if (r) {
			dev_err(adev->dev, "(%d) ih wptr_offs wb alloc failed\n", r);
			return r;
		}

		r = amdgpu_wb_get(adev, &adev->irq.ih.rptr_offs);
		if (r) {
			amdgpu_wb_free(adev, adev->irq.ih.wptr_offs);
			dev_err(adev->dev, "(%d) ih rptr_offs wb alloc failed\n", r);
			return r;
		}

		return amdgpu_ih_ring_alloc(adev);
	}
}

/**
 * amdgpu_ih_ring_fini - tear down the IH state
 *
 * @adev: amdgpu_device pointer
 *
 * Tears down the IH state and frees buffer
 * used for the IH ring buffer.
 */
void amdgpu_ih_ring_fini(struct amdgpu_device *adev)
{
	if (adev->irq.ih.use_bus_addr) {
		if (adev->irq.ih.ring) {
			/* add 8 bytes for the rptr/wptr shadows and
			 * add them to the end of the ring allocation.
			 */
			pci_free_consistent(adev->pdev, adev->irq.ih.ring_size + 8,
					    (void *)adev->irq.ih.ring,
					    adev->irq.ih.rb_dma_addr);
			adev->irq.ih.ring = NULL;
		}
	} else {
		amdgpu_bo_free_kernel(&adev->irq.ih.ring_obj,
				      &adev->irq.ih.gpu_addr,
				      (void **)&adev->irq.ih.ring);
		amdgpu_wb_free(adev, adev->irq.ih.wptr_offs);
		amdgpu_wb_free(adev, adev->irq.ih.rptr_offs);
	}
}

/**
 * amdgpu_ih_process - interrupt handler
 *
 * @adev: amdgpu_device pointer
 *
 * Interrupt hander (VI), walk the IH ring.
 * Returns irq process return code.
 */
int amdgpu_ih_process(struct amdgpu_device *adev)
{
	struct amdgpu_iv_entry entry;
	u32 wptr;

	if (!adev->irq.ih.enabled || adev->shutdown)
		return IRQ_NONE;

	wptr = amdgpu_ih_get_wptr(adev);

restart_ih:
	/* is somebody else already processing irqs? */
	if (atomic_xchg(&adev->irq.ih.lock, 1))
		return IRQ_NONE;

	DRM_DEBUG("%s: rptr %d, wptr %d\n", __func__, adev->irq.ih.rptr, wptr);

	/* Order reading of wptr vs. reading of IH ring data */
	rmb();

	while (adev->irq.ih.rptr != wptr) {
		u32 ring_index = adev->irq.ih.rptr >> 2;

		/* Prescreening of high-frequency interrupts */
		if (!amdgpu_ih_prescreen_iv(adev)) {
			adev->irq.ih.rptr &= adev->irq.ih.ptr_mask;
			continue;
		}

		/* Before dispatching irq to IP blocks, send it to amdkfd */
		amdgpu_amdkfd_interrupt(adev,
				(const void *) &adev->irq.ih.ring[ring_index]);

		entry.iv_entry = (const uint32_t *)
			&adev->irq.ih.ring[ring_index];
		amdgpu_ih_decode_iv(adev, &entry);
		adev->irq.ih.rptr &= adev->irq.ih.ptr_mask;

		amdgpu_irq_dispatch(adev, &entry);
	}
	amdgpu_ih_set_rptr(adev);
	atomic_set(&adev->irq.ih.lock, 0);

	/* make sure wptr hasn't changed while processing */
	wptr = amdgpu_ih_get_wptr(adev);
	if (wptr != adev->irq.ih.rptr)
		goto restart_ih;

	return IRQ_HANDLED;
}

/**
 * amdgpu_ih_add_fault - Add a page fault record
 *
 * @adev: amdgpu device pointer
 * @key: 64-bit encoding of PASID and address
 *
 * This should be called when a retry page fault interrupt is
 * received. If this is a new page fault, it will be added to a hash
 * table. The return value indicates whether this is a new fault, or
 * a fault that was already known and is already being handled.
 *
 * If there are too many pending page faults, this will fail. Retry
 * interrupts should be ignored in this case until there is enough
 * free space.
 *
 * Returns 0 if the fault was added, 1 if the fault was already known,
 * -ENOSPC if there are too many pending faults.
 */
int amdgpu_ih_add_fault(struct amdgpu_device *adev, u64 key)
{
	unsigned long flags;
	int r = -ENOSPC;

	if (WARN_ON_ONCE(!adev->irq.ih.faults))
		/* Should be allocated in <IP>_ih_sw_init on GPUs that
		 * support retry faults and require retry filtering.
		 */
		return r;

	spin_lock_irqsave(&adev->irq.ih.faults->lock, flags);

	/* Only let the hash table fill up to 50% for best performance */
	if (adev->irq.ih.faults->count >= (1 << (AMDGPU_PAGEFAULT_HASH_BITS-1)))
		goto unlock_out;

	r = chash_table_copy_in(&adev->irq.ih.faults->hash, key, NULL);
	if (!r)
		adev->irq.ih.faults->count++;

	/* chash_table_copy_in should never fail unless we're losing count */
	WARN_ON_ONCE(r < 0);

unlock_out:
	spin_unlock_irqrestore(&adev->irq.ih.faults->lock, flags);
	return r;
}

/**
 * amdgpu_ih_clear_fault - Remove a page fault record
 *
 * @adev: amdgpu device pointer
 * @key: 64-bit encoding of PASID and address
 *
 * This should be called when a page fault has been handled. Any
 * future interrupt with this key will be processed as a new
 * page fault.
 */
void amdgpu_ih_clear_fault(struct amdgpu_device *adev, u64 key)
{
	unsigned long flags;
	int r;

	if (!adev->irq.ih.faults)
		return;

	spin_lock_irqsave(&adev->irq.ih.faults->lock, flags);

	r = chash_table_remove(&adev->irq.ih.faults->hash, key, NULL);
	if (!WARN_ON_ONCE(r < 0)) {
		adev->irq.ih.faults->count--;
		WARN_ON_ONCE(adev->irq.ih.faults->count < 0);
	}

	spin_unlock_irqrestore(&adev->irq.ih.faults->lock, flags);
}
Commit	Line	Data
d38ceaf9 AD	1	/*
	2	* Copyright 2014 Advanced Micro Devices, Inc.
	3	*
	4	* Permission is hereby granted, free of charge, to any person obtaining a
	5	* copy of this software and associated documentation files (the "Software"),
	6	* to deal in the Software without restriction, including without limitation
	7	* the rights to use, copy, modify, merge, publish, distribute, sublicense,
	8	* and/or sell copies of the Software, and to permit persons to whom the
	9	* Software is furnished to do so, subject to the following conditions:
	10	*
	11	* The above copyright notice and this permission notice shall be included in
	12	* all copies or substantial portions of the Software.
	13	*
	14	* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
	15	* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
	16	* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
	17	* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
	18	* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
	19	* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
	20	* OTHER DEALINGS IN THE SOFTWARE.
	21	*
	22	*/
	23
	24	#include <drm/drmP.h>
	25	#include "amdgpu.h"
	26	#include "amdgpu_ih.h"
130e0371	27	#include "amdgpu_amdkfd.h"
d38ceaf9 AD	28
	29	/**
	30	* amdgpu_ih_ring_alloc - allocate memory for the IH ring
	31	*
	32	* @adev: amdgpu_device pointer
	33	*
	34	* Allocate a ring buffer for the interrupt controller.
	35	* Returns 0 for success, errors for failure.
	36	*/
	37	static int amdgpu_ih_ring_alloc(struct amdgpu_device *adev)
	38	{
	39	int r;
	40
	41	/* Allocate ring buffer */
	42	if (adev->irq.ih.ring_obj == NULL) {
c6f4439c CK	43	r = amdgpu_bo_create_kernel(adev, adev->irq.ih.ring_size,
	44	PAGE_SIZE, AMDGPU_GEM_DOMAIN_GTT,
	45	&adev->irq.ih.ring_obj,
	46	&adev->irq.ih.gpu_addr,
	47	(void **)&adev->irq.ih.ring);
d38ceaf9 AD	48	if (r) {
	49	DRM_ERROR("amdgpu: failed to create ih ring buffer (%d).\n", r);
	50	return r;
	51	}
d38ceaf9 AD	52	}
	53	return 0;
	54	}
	55
	56	/**
	57	* amdgpu_ih_ring_init - initialize the IH state
	58	*
	59	* @adev: amdgpu_device pointer
	60	*
	61	* Initializes the IH state and allocates a buffer
	62	* for the IH ring buffer.
	63	* Returns 0 for success, errors for failure.
	64	*/
	65	int amdgpu_ih_ring_init(struct amdgpu_device *adev, unsigned ring_size,
	66	bool use_bus_addr)
	67	{
	68	u32 rb_bufsz;
	69	int r;
	70
	71	/* Align ring size */
	72	rb_bufsz = order_base_2(ring_size / 4);
	73	ring_size = (1 << rb_bufsz) * 4;
	74	adev->irq.ih.ring_size = ring_size;
	75	adev->irq.ih.ptr_mask = adev->irq.ih.ring_size - 1;
	76	adev->irq.ih.rptr = 0;
	77	adev->irq.ih.use_bus_addr = use_bus_addr;
	78
	79	if (adev->irq.ih.use_bus_addr) {
	80	if (!adev->irq.ih.ring) {
	81	/* add 8 bytes for the rptr/wptr shadows and
	82	* add them to the end of the ring allocation.
	83	*/
52293c67 AD	84	adev->irq.ih.ring = pci_alloc_consistent(adev->pdev,
	85	adev->irq.ih.ring_size + 8,
	86	&adev->irq.ih.rb_dma_addr);
d38ceaf9 AD	87	if (adev->irq.ih.ring == NULL)
d38ceaf9 AD	88	return -ENOMEM;
52293c67	89	memset((void *)adev->irq.ih.ring, 0, adev->irq.ih.ring_size + 8);
d38ceaf9 AD	90	adev->irq.ih.wptr_offs = (adev->irq.ih.ring_size / 4) + 0;
	91	adev->irq.ih.rptr_offs = (adev->irq.ih.ring_size / 4) + 1;
	92	}
	93	return 0;
	94	} else {
	95	r = amdgpu_wb_get(adev, &adev->irq.ih.wptr_offs);
	96	if (r) {
	97	dev_err(adev->dev, "(%d) ih wptr_offs wb alloc failed\n", r);
	98	return r;
	99	}
	100
	101	r = amdgpu_wb_get(adev, &adev->irq.ih.rptr_offs);
	102	if (r) {
	103	amdgpu_wb_free(adev, adev->irq.ih.wptr_offs);
	104	dev_err(adev->dev, "(%d) ih rptr_offs wb alloc failed\n", r);
	105	return r;
	106	}
	107
	108	return amdgpu_ih_ring_alloc(adev);
	109	}
	110	}
	111
	112	/**
	113	* amdgpu_ih_ring_fini - tear down the IH state
	114	*
	115	* @adev: amdgpu_device pointer
	116	*
	117	* Tears down the IH state and frees buffer
	118	* used for the IH ring buffer.
	119	*/
	120	void amdgpu_ih_ring_fini(struct amdgpu_device *adev)
	121	{
d38ceaf9 AD	122	if (adev->irq.ih.use_bus_addr) {
	123	if (adev->irq.ih.ring) {
	124	/* add 8 bytes for the rptr/wptr shadows and
	125	* add them to the end of the ring allocation.
	126	*/
52293c67 AD	127	pci_free_consistent(adev->pdev, adev->irq.ih.ring_size + 8,
	128	(void *)adev->irq.ih.ring,
	129	adev->irq.ih.rb_dma_addr);
d38ceaf9 AD	130	adev->irq.ih.ring = NULL;
	131	}
	132	} else {
8640faed JZ	133	amdgpu_bo_free_kernel(&adev->irq.ih.ring_obj,
	134	&adev->irq.ih.gpu_addr,
	135	(void **)&adev->irq.ih.ring);
d38ceaf9 AD	136	amdgpu_wb_free(adev, adev->irq.ih.wptr_offs);
	137	amdgpu_wb_free(adev, adev->irq.ih.rptr_offs);
	138	}
	139	}
	140
	141	/**
	142	* amdgpu_ih_process - interrupt handler
	143	*
	144	* @adev: amdgpu_device pointer
	145	*
	146	* Interrupt hander (VI), walk the IH ring.
	147	* Returns irq process return code.
	148	*/
	149	int amdgpu_ih_process(struct amdgpu_device *adev)
	150	{
	151	struct amdgpu_iv_entry entry;
	152	u32 wptr;
	153
	154	if (!adev->irq.ih.enabled \|\| adev->shutdown)
	155	return IRQ_NONE;
	156
	157	wptr = amdgpu_ih_get_wptr(adev);
	158
	159	restart_ih:
	160	/* is somebody else already processing irqs? */
	161	if (atomic_xchg(&adev->irq.ih.lock, 1))
	162	return IRQ_NONE;
	163
	164	DRM_DEBUG("%s: rptr %d, wptr %d\n", __func__, adev->irq.ih.rptr, wptr);
	165
	166	/* Order reading of wptr vs. reading of IH ring data */
	167	rmb();
	168
	169	while (adev->irq.ih.rptr != wptr) {
130e0371 OG	170	u32 ring_index = adev->irq.ih.rptr >> 2;
130e0371 OG	171
00ecd8a2 FK	172	/* Prescreening of high-frequency interrupts */
	173	if (!amdgpu_ih_prescreen_iv(adev)) {
	174	adev->irq.ih.rptr &= adev->irq.ih.ptr_mask;
	175	continue;
	176	}
	177
130e0371 OG	178	/* Before dispatching irq to IP blocks, send it to amdkfd */
	179	amdgpu_amdkfd_interrupt(adev,
	180	(const void *) &adev->irq.ih.ring[ring_index]);
	181
0cf3be21 AD	182	entry.iv_entry = (const uint32_t *)
0cf3be21 AD	183	&adev->irq.ih.ring[ring_index];
d38ceaf9 AD	184	amdgpu_ih_decode_iv(adev, &entry);
	185	adev->irq.ih.rptr &= adev->irq.ih.ptr_mask;
	186
	187	amdgpu_irq_dispatch(adev, &entry);
	188	}
	189	amdgpu_ih_set_rptr(adev);
	190	atomic_set(&adev->irq.ih.lock, 0);
	191
	192	/* make sure wptr hasn't changed while processing */
	193	wptr = amdgpu_ih_get_wptr(adev);
	194	if (wptr != adev->irq.ih.rptr)
	195	goto restart_ih;
	196
	197	return IRQ_HANDLED;
	198	}
a2f14820 FK	199
	200	/**
	201	* amdgpu_ih_add_fault - Add a page fault record
	202	*
	203	* @adev: amdgpu device pointer
	204	* @key: 64-bit encoding of PASID and address
	205	*
	206	* This should be called when a retry page fault interrupt is
	207	* received. If this is a new page fault, it will be added to a hash
	208	* table. The return value indicates whether this is a new fault, or
	209	* a fault that was already known and is already being handled.
	210	*
	211	* If there are too many pending page faults, this will fail. Retry
	212	* interrupts should be ignored in this case until there is enough
	213	* free space.
	214	*
	215	* Returns 0 if the fault was added, 1 if the fault was already known,
	216	* -ENOSPC if there are too many pending faults.
	217	*/
	218	int amdgpu_ih_add_fault(struct amdgpu_device *adev, u64 key)
	219	{
	220	unsigned long flags;
	221	int r = -ENOSPC;
	222
	223	if (WARN_ON_ONCE(!adev->irq.ih.faults))
	224	/* Should be allocated in <IP>_ih_sw_init on GPUs that
	225	* support retry faults and require retry filtering.
	226	*/
	227	return r;
	228
	229	spin_lock_irqsave(&adev->irq.ih.faults->lock, flags);
	230
	231	/* Only let the hash table fill up to 50% for best performance */
	232	if (adev->irq.ih.faults->count >= (1 << (AMDGPU_PAGEFAULT_HASH_BITS-1)))
	233	goto unlock_out;
	234
	235	r = chash_table_copy_in(&adev->irq.ih.faults->hash, key, NULL);
	236	if (!r)
	237	adev->irq.ih.faults->count++;
	238
	239	/* chash_table_copy_in should never fail unless we're losing count */
	240	WARN_ON_ONCE(r < 0);
	241
	242	unlock_out:
	243	spin_unlock_irqrestore(&adev->irq.ih.faults->lock, flags);
	244	return r;
	245	}
	246
	247	/**
	248	* amdgpu_ih_clear_fault - Remove a page fault record
	249	*
	250	* @adev: amdgpu device pointer
	251	* @key: 64-bit encoding of PASID and address
	252	*
	253	* This should be called when a page fault has been handled. Any
	254	* future interrupt with this key will be processed as a new
	255	* page fault.
	256	*/
	257	void amdgpu_ih_clear_fault(struct amdgpu_device *adev, u64 key)
	258	{
	259	unsigned long flags;
	260	int r;
	261
	262	if (!adev->irq.ih.faults)
263	return;
264
265	spin_lock_irqsave(&adev->irq.ih.faults->lock, flags);
266
267	r = chash_table_remove(&adev->irq.ih.faults->hash, key, NULL);
268	if (!WARN_ON_ONCE(r < 0)) {
269	adev->irq.ih.faults->count--;
270	WARN_ON_ONCE(adev->irq.ih.faults->count < 0);
271	}
272
273	spin_unlock_irqrestore(&adev->irq.ih.faults->lock, flags);
274	}