Commit | Line | Data |
---|---|---|
d38ceaf9 AD |
1 | /** |
2 | * \file amdgpu_drv.c | |
3 | * AMD Amdgpu driver | |
4 | * | |
5 | * \author Gareth Hughes <gareth@valinux.com> | |
6 | */ | |
7 | ||
8 | /* | |
9 | * Copyright 2000 VA Linux Systems, Inc., Sunnyvale, California. | |
10 | * All Rights Reserved. | |
11 | * | |
12 | * Permission is hereby granted, free of charge, to any person obtaining a | |
13 | * copy of this software and associated documentation files (the "Software"), | |
14 | * to deal in the Software without restriction, including without limitation | |
15 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
16 | * and/or sell copies of the Software, and to permit persons to whom the | |
17 | * Software is furnished to do so, subject to the following conditions: | |
18 | * | |
19 | * The above copyright notice and this permission notice (including the next | |
20 | * paragraph) shall be included in all copies or substantial portions of the | |
21 | * Software. | |
22 | * | |
23 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
24 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
25 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
26 | * VA LINUX SYSTEMS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR | |
27 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | |
28 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
29 | * OTHER DEALINGS IN THE SOFTWARE. | |
30 | */ | |
31 | ||
32 | #include <drm/drmP.h> | |
33 | #include <drm/amdgpu_drm.h> | |
34 | #include <drm/drm_gem.h> | |
35 | #include "amdgpu_drv.h" | |
36 | ||
37 | #include <drm/drm_pciids.h> | |
38 | #include <linux/console.h> | |
39 | #include <linux/module.h> | |
40 | #include <linux/pm_runtime.h> | |
41 | #include <linux/vga_switcheroo.h> | |
248a1d6f | 42 | #include <drm/drm_crtc_helper.h> |
d38ceaf9 AD |
43 | |
44 | #include "amdgpu.h" | |
45 | #include "amdgpu_irq.h" | |
46 | ||
130e0371 OG |
47 | #include "amdgpu_amdkfd.h" |
48 | ||
d38ceaf9 AD |
49 | /* |
50 | * KMS wrapper. | |
51 | * - 3.0.0 - initial driver | |
6055f37a | 52 | * - 3.1.0 - allow reading more status registers (GRBM, SRBM, SDMA, CP) |
f84e63f2 MO |
53 | * - 3.2.0 - GFX8: Uses EOP_TC_WB_ACTION_EN, so UMDs don't have to do the same |
54 | * at the end of IBs. | |
d347ce66 | 55 | * - 3.3.0 - Add VM support for UVD on supported hardware. |
83a59b63 | 56 | * - 3.4.0 - Add AMDGPU_INFO_NUM_EVICTIONS. |
8dd31d74 | 57 | * - 3.5.0 - Add support for new UVD_NO_OP register. |
753ad49c | 58 | * - 3.6.0 - kmd involves use CONTEXT_CONTROL in ring buffer. |
9cee3c1f | 59 | * - 3.7.0 - Add support for VCE clock list packet |
b62b5931 | 60 | * - 3.8.0 - Add support raster config init in the kernel |
ef704318 | 61 | * - 3.9.0 - Add support for memory query info about VRAM and GTT. |
a5b11dac | 62 | * - 3.10.0 - Add support for new fences ioctl, new gem ioctl flags |
5ebbac4b | 63 | * - 3.11.0 - Add support for sensor query info (clocks, temp, etc). |
dfe38bd8 | 64 | * - 3.12.0 - Add query for double offchip LDS buffers |
8eafd505 | 65 | * - 3.13.0 - Add PRT support |
203eb0cb | 66 | * - 3.14.0 - Fix race in amdgpu_ctx_get_fence() and note new functionality |
44eb8c1b | 67 | * - 3.15.0 - Export more gpu info for gfx9 |
b98b8dbc | 68 | * - 3.16.0 - Add reserved vmid support |
68e2c5ff | 69 | * - 3.17.0 - Add AMDGPU_NUM_VRAM_CPU_PAGE_FAULTS. |
dbfe85ea | 70 | * - 3.18.0 - Export gpu always on cu bitmap |
33476319 | 71 | * - 3.19.0 - Add support for UVD MJPEG decode |
fd8bf087 | 72 | * - 3.20.0 - Add support for local BOs |
7ca24cf2 | 73 | * - 3.21.0 - Add DRM_AMDGPU_FENCE_TO_HANDLE ioctl |
b285f1db | 74 | * - 3.22.0 - Add DRM_AMDGPU_SCHED ioctl |
c057c114 | 75 | * - 3.23.0 - Add query for VRAM lost counter |
f8e3e0ee | 76 | * - 3.24.0 - Add high priority compute support for gfx9 |
d38ceaf9 AD |
77 | */ |
78 | #define KMS_DRIVER_MAJOR 3 | |
f8e3e0ee | 79 | #define KMS_DRIVER_MINOR 24 |
d38ceaf9 AD |
80 | #define KMS_DRIVER_PATCHLEVEL 0 |
81 | ||
82 | int amdgpu_vram_limit = 0; | |
218b5dcd | 83 | int amdgpu_vis_vram_limit = 0; |
83e74db6 | 84 | int amdgpu_gart_size = -1; /* auto */ |
36d38372 | 85 | int amdgpu_gtt_size = -1; /* auto */ |
95844d20 | 86 | int amdgpu_moverate = -1; /* auto */ |
d38ceaf9 AD |
87 | int amdgpu_benchmarking = 0; |
88 | int amdgpu_testing = 0; | |
89 | int amdgpu_audio = -1; | |
90 | int amdgpu_disp_priority = 0; | |
91 | int amdgpu_hw_i2c = 0; | |
92 | int amdgpu_pcie_gen2 = -1; | |
93 | int amdgpu_msi = -1; | |
8854695a | 94 | int amdgpu_lockup_timeout = 10000; |
d38ceaf9 | 95 | int amdgpu_dpm = -1; |
e635ee07 | 96 | int amdgpu_fw_load_type = -1; |
d38ceaf9 AD |
97 | int amdgpu_aspm = -1; |
98 | int amdgpu_runtime_pm = -1; | |
0b693f0b | 99 | uint amdgpu_ip_block_mask = 0xffffffff; |
d38ceaf9 AD |
100 | int amdgpu_bapm = -1; |
101 | int amdgpu_deep_color = 0; | |
bab4fee7 | 102 | int amdgpu_vm_size = -1; |
d07f14be | 103 | int amdgpu_vm_fragment_size = -1; |
d38ceaf9 | 104 | int amdgpu_vm_block_size = -1; |
d9c13156 | 105 | int amdgpu_vm_fault_stop = 0; |
b495bd3a | 106 | int amdgpu_vm_debug = 0; |
60bfcd31 | 107 | int amdgpu_vram_page_split = 512; |
9a4b7d4c | 108 | int amdgpu_vm_update_mode = -1; |
d38ceaf9 | 109 | int amdgpu_exp_hw_support = 0; |
4562236b | 110 | int amdgpu_dc = -1; |
02e749dc | 111 | int amdgpu_dc_log = 0; |
b70f014d | 112 | int amdgpu_sched_jobs = 32; |
4afcb303 | 113 | int amdgpu_sched_hw_submission = 2; |
3ca67300 RZ |
114 | int amdgpu_no_evict = 0; |
115 | int amdgpu_direct_gma_size = 0; | |
0b693f0b RZ |
116 | uint amdgpu_pcie_gen_cap = 0; |
117 | uint amdgpu_pcie_lane_cap = 0; | |
118 | uint amdgpu_cg_mask = 0xffffffff; | |
119 | uint amdgpu_pg_mask = 0xffffffff; | |
120 | uint amdgpu_sdma_phase_quantum = 32; | |
6f8941a2 | 121 | char *amdgpu_disable_cu = NULL; |
9accf2fd | 122 | char *amdgpu_virtual_display = NULL; |
11f64ff5 | 123 | uint amdgpu_pp_feature_mask = 0x3fff; |
bce23e00 AD |
124 | int amdgpu_ngg = 0; |
125 | int amdgpu_prim_buf_per_se = 0; | |
126 | int amdgpu_pos_buf_per_se = 0; | |
127 | int amdgpu_cntl_sb_buf_per_se = 0; | |
128 | int amdgpu_param_buf_per_se = 0; | |
65781c78 | 129 | int amdgpu_job_hang_limit = 0; |
e8835e0e | 130 | int amdgpu_lbpw = -1; |
4a75aefe | 131 | int amdgpu_compute_multipipe = -1; |
dcebf026 | 132 | int amdgpu_gpu_recovery = -1; /* auto */ |
d38ceaf9 AD |
133 | |
134 | MODULE_PARM_DESC(vramlimit, "Restrict VRAM for testing, in megabytes"); | |
135 | module_param_named(vramlimit, amdgpu_vram_limit, int, 0600); | |
136 | ||
218b5dcd JB |
137 | MODULE_PARM_DESC(vis_vramlimit, "Restrict visible VRAM for testing, in megabytes"); |
138 | module_param_named(vis_vramlimit, amdgpu_vis_vram_limit, int, 0444); | |
139 | ||
a4da14cc | 140 | MODULE_PARM_DESC(gartsize, "Size of GART to setup in megabytes (32, 64, etc., -1=auto)"); |
f9321cc4 | 141 | module_param_named(gartsize, amdgpu_gart_size, uint, 0600); |
d38ceaf9 | 142 | |
36d38372 CK |
143 | MODULE_PARM_DESC(gttsize, "Size of the GTT domain in megabytes (-1 = auto)"); |
144 | module_param_named(gttsize, amdgpu_gtt_size, int, 0600); | |
d38ceaf9 | 145 | |
95844d20 MO |
146 | MODULE_PARM_DESC(moverate, "Maximum buffer migration rate in MB/s. (32, 64, etc., -1=auto, 0=1=disabled)"); |
147 | module_param_named(moverate, amdgpu_moverate, int, 0600); | |
148 | ||
d38ceaf9 AD |
149 | MODULE_PARM_DESC(benchmark, "Run benchmark"); |
150 | module_param_named(benchmark, amdgpu_benchmarking, int, 0444); | |
151 | ||
152 | MODULE_PARM_DESC(test, "Run tests"); | |
153 | module_param_named(test, amdgpu_testing, int, 0444); | |
154 | ||
155 | MODULE_PARM_DESC(audio, "Audio enable (-1 = auto, 0 = disable, 1 = enable)"); | |
156 | module_param_named(audio, amdgpu_audio, int, 0444); | |
157 | ||
158 | MODULE_PARM_DESC(disp_priority, "Display Priority (0 = auto, 1 = normal, 2 = high)"); | |
159 | module_param_named(disp_priority, amdgpu_disp_priority, int, 0444); | |
160 | ||
161 | MODULE_PARM_DESC(hw_i2c, "hw i2c engine enable (0 = disable)"); | |
162 | module_param_named(hw_i2c, amdgpu_hw_i2c, int, 0444); | |
163 | ||
164 | MODULE_PARM_DESC(pcie_gen2, "PCIE Gen2 mode (-1 = auto, 0 = disable, 1 = enable)"); | |
165 | module_param_named(pcie_gen2, amdgpu_pcie_gen2, int, 0444); | |
166 | ||
167 | MODULE_PARM_DESC(msi, "MSI support (1 = enable, 0 = disable, -1 = auto)"); | |
168 | module_param_named(msi, amdgpu_msi, int, 0444); | |
169 | ||
8854695a | 170 | MODULE_PARM_DESC(lockup_timeout, "GPU lockup timeout in ms > 0 (default 10000)"); |
d38ceaf9 AD |
171 | module_param_named(lockup_timeout, amdgpu_lockup_timeout, int, 0444); |
172 | ||
173 | MODULE_PARM_DESC(dpm, "DPM support (1 = enable, 0 = disable, -1 = auto)"); | |
174 | module_param_named(dpm, amdgpu_dpm, int, 0444); | |
175 | ||
e635ee07 HR |
176 | MODULE_PARM_DESC(fw_load_type, "firmware loading type (0 = direct, 1 = SMU, 2 = PSP, -1 = auto)"); |
177 | module_param_named(fw_load_type, amdgpu_fw_load_type, int, 0444); | |
d38ceaf9 AD |
178 | |
179 | MODULE_PARM_DESC(aspm, "ASPM support (1 = enable, 0 = disable, -1 = auto)"); | |
180 | module_param_named(aspm, amdgpu_aspm, int, 0444); | |
181 | ||
182 | MODULE_PARM_DESC(runpm, "PX runtime pm (1 = force enable, 0 = disable, -1 = PX only default)"); | |
183 | module_param_named(runpm, amdgpu_runtime_pm, int, 0444); | |
184 | ||
d38ceaf9 AD |
185 | MODULE_PARM_DESC(ip_block_mask, "IP Block Mask (all blocks enabled (default))"); |
186 | module_param_named(ip_block_mask, amdgpu_ip_block_mask, uint, 0444); | |
187 | ||
188 | MODULE_PARM_DESC(bapm, "BAPM support (1 = enable, 0 = disable, -1 = auto)"); | |
189 | module_param_named(bapm, amdgpu_bapm, int, 0444); | |
190 | ||
191 | MODULE_PARM_DESC(deep_color, "Deep Color support (1 = enable, 0 = disable (default))"); | |
192 | module_param_named(deep_color, amdgpu_deep_color, int, 0444); | |
193 | ||
ed885b21 | 194 | MODULE_PARM_DESC(vm_size, "VM address space size in gigabytes (default 64GB)"); |
d38ceaf9 | 195 | module_param_named(vm_size, amdgpu_vm_size, int, 0444); |
d07f14be RH |
196 | |
197 | MODULE_PARM_DESC(vm_fragment_size, "VM fragment size in bits (4, 5, etc. 4 = 64K (default), Max 9 = 2M)"); | |
198 | module_param_named(vm_fragment_size, amdgpu_vm_fragment_size, int, 0444); | |
d38ceaf9 AD |
199 | |
200 | MODULE_PARM_DESC(vm_block_size, "VM page table size in bits (default depending on vm_size)"); | |
201 | module_param_named(vm_block_size, amdgpu_vm_block_size, int, 0444); | |
202 | ||
d9c13156 CK |
203 | MODULE_PARM_DESC(vm_fault_stop, "Stop on VM fault (0 = never (default), 1 = print first, 2 = always)"); |
204 | module_param_named(vm_fault_stop, amdgpu_vm_fault_stop, int, 0444); | |
205 | ||
b495bd3a CK |
206 | MODULE_PARM_DESC(vm_debug, "Debug VM handling (0 = disabled (default), 1 = enabled)"); |
207 | module_param_named(vm_debug, amdgpu_vm_debug, int, 0644); | |
208 | ||
9a4b7d4c HK |
209 | MODULE_PARM_DESC(vm_update_mode, "VM update using CPU (0 = never (default except for large BAR(LB)), 1 = Graphics only, 2 = Compute only (default for LB), 3 = Both"); |
210 | module_param_named(vm_update_mode, amdgpu_vm_update_mode, int, 0444); | |
211 | ||
ccfee95c | 212 | MODULE_PARM_DESC(vram_page_split, "Number of pages after we split VRAM allocations (default 512, -1 = disable)"); |
6a7f76e7 CK |
213 | module_param_named(vram_page_split, amdgpu_vram_page_split, int, 0444); |
214 | ||
d38ceaf9 AD |
215 | MODULE_PARM_DESC(exp_hw_support, "experimental hw support (1 = enable, 0 = disable (default))"); |
216 | module_param_named(exp_hw_support, amdgpu_exp_hw_support, int, 0444); | |
217 | ||
4562236b HW |
218 | MODULE_PARM_DESC(dc, "Display Core driver (1 = enable, 0 = disable, -1 = auto (default))"); |
219 | module_param_named(dc, amdgpu_dc, int, 0444); | |
220 | ||
96b8af6e | 221 | MODULE_PARM_DESC(dc_log, "Display Core Log Level (0 = minimal (default), 1 = chatty"); |
02e749dc HW |
222 | module_param_named(dc_log, amdgpu_dc_log, int, 0444); |
223 | ||
b70f014d | 224 | MODULE_PARM_DESC(sched_jobs, "the max number of jobs supported in the sw queue (default 32)"); |
1333f723 JZ |
225 | module_param_named(sched_jobs, amdgpu_sched_jobs, int, 0444); |
226 | ||
4afcb303 JZ |
227 | MODULE_PARM_DESC(sched_hw_submission, "the max number of HW submissions (default 2)"); |
228 | module_param_named(sched_hw_submission, amdgpu_sched_hw_submission, int, 0444); | |
229 | ||
5141e9d2 | 230 | MODULE_PARM_DESC(ppfeaturemask, "all power features enabled (default))"); |
88826351 | 231 | module_param_named(ppfeaturemask, amdgpu_pp_feature_mask, uint, 0444); |
3a74f6f2 | 232 | |
3ca67300 RZ |
233 | MODULE_PARM_DESC(no_evict, "Support pinning request from user space (1 = enable, 0 = disable (default))"); |
234 | module_param_named(no_evict, amdgpu_no_evict, int, 0444); | |
235 | ||
236 | MODULE_PARM_DESC(direct_gma_size, "Direct GMA size in megabytes (max 96MB)"); | |
237 | module_param_named(direct_gma_size, amdgpu_direct_gma_size, int, 0444); | |
af223dfa | 238 | |
cd474ba0 AD |
239 | MODULE_PARM_DESC(pcie_gen_cap, "PCIE Gen Caps (0: autodetect (default))"); |
240 | module_param_named(pcie_gen_cap, amdgpu_pcie_gen_cap, uint, 0444); | |
241 | ||
242 | MODULE_PARM_DESC(pcie_lane_cap, "PCIE Lane Caps (0: autodetect (default))"); | |
243 | module_param_named(pcie_lane_cap, amdgpu_pcie_lane_cap, uint, 0444); | |
244 | ||
395d1fb9 NH |
245 | MODULE_PARM_DESC(cg_mask, "Clockgating flags mask (0 = disable clock gating)"); |
246 | module_param_named(cg_mask, amdgpu_cg_mask, uint, 0444); | |
247 | ||
248 | MODULE_PARM_DESC(pg_mask, "Powergating flags mask (0 = disable power gating)"); | |
249 | module_param_named(pg_mask, amdgpu_pg_mask, uint, 0444); | |
250 | ||
a667386c FK |
251 | MODULE_PARM_DESC(sdma_phase_quantum, "SDMA context switch phase quantum (x 1K GPU clock cycles, 0 = no change (default 32))"); |
252 | module_param_named(sdma_phase_quantum, amdgpu_sdma_phase_quantum, uint, 0444); | |
253 | ||
6f8941a2 NH |
254 | MODULE_PARM_DESC(disable_cu, "Disable CUs (se.sh.cu,...)"); |
255 | module_param_named(disable_cu, amdgpu_disable_cu, charp, 0444); | |
256 | ||
0f66356d ED |
257 | MODULE_PARM_DESC(virtual_display, |
258 | "Enable virtual display feature (the virtual_display will be set like xxxx:xx:xx.x,x;xxxx:xx:xx.x,x)"); | |
9accf2fd | 259 | module_param_named(virtual_display, amdgpu_virtual_display, charp, 0444); |
e443059d | 260 | |
bce23e00 AD |
261 | MODULE_PARM_DESC(ngg, "Next Generation Graphics (1 = enable, 0 = disable(default depending on gfx))"); |
262 | module_param_named(ngg, amdgpu_ngg, int, 0444); | |
263 | ||
264 | MODULE_PARM_DESC(prim_buf_per_se, "the size of Primitive Buffer per Shader Engine (default depending on gfx)"); | |
265 | module_param_named(prim_buf_per_se, amdgpu_prim_buf_per_se, int, 0444); | |
266 | ||
267 | MODULE_PARM_DESC(pos_buf_per_se, "the size of Position Buffer per Shader Engine (default depending on gfx)"); | |
268 | module_param_named(pos_buf_per_se, amdgpu_pos_buf_per_se, int, 0444); | |
269 | ||
270 | MODULE_PARM_DESC(cntl_sb_buf_per_se, "the size of Control Sideband per Shader Engine (default depending on gfx)"); | |
271 | module_param_named(cntl_sb_buf_per_se, amdgpu_cntl_sb_buf_per_se, int, 0444); | |
272 | ||
273 | MODULE_PARM_DESC(param_buf_per_se, "the size of Off-Chip Pramater Cache per Shader Engine (default depending on gfx)"); | |
274 | module_param_named(param_buf_per_se, amdgpu_param_buf_per_se, int, 0444); | |
275 | ||
65781c78 ML |
276 | MODULE_PARM_DESC(job_hang_limit, "how much time allow a job hang and not drop it (default 0)"); |
277 | module_param_named(job_hang_limit, amdgpu_job_hang_limit, int ,0444); | |
278 | ||
e8835e0e HZ |
279 | MODULE_PARM_DESC(lbpw, "Load Balancing Per Watt (LBPW) support (1 = enable, 0 = disable, -1 = auto)"); |
280 | module_param_named(lbpw, amdgpu_lbpw, int, 0444); | |
bce23e00 | 281 | |
4a75aefe AR |
282 | MODULE_PARM_DESC(compute_multipipe, "Force compute queues to be spread across pipes (1 = enable, 0 = disable, -1 = auto)"); |
283 | module_param_named(compute_multipipe, amdgpu_compute_multipipe, int, 0444); | |
284 | ||
dcebf026 AG |
285 | MODULE_PARM_DESC(gpu_recovery, "Enable GPU recovery mechanism, (1 = enable, 0 = disable, -1 = auto"); |
286 | module_param_named(gpu_recovery, amdgpu_gpu_recovery, int, 0444); | |
287 | ||
6dd13096 | 288 | #ifdef CONFIG_DRM_AMDGPU_SI |
53efaf56 MD |
289 | |
290 | #if defined(CONFIG_DRM_RADEON) || defined(CONFIG_DRM_RADEON_MODULE) | |
6dd13096 FK |
291 | int amdgpu_si_support = 0; |
292 | MODULE_PARM_DESC(si_support, "SI support (1 = enabled, 0 = disabled (default))"); | |
53efaf56 MD |
293 | #else |
294 | int amdgpu_si_support = 1; | |
295 | MODULE_PARM_DESC(si_support, "SI support (1 = enabled (default), 0 = disabled)"); | |
296 | #endif | |
297 | ||
6dd13096 FK |
298 | module_param_named(si_support, amdgpu_si_support, int, 0444); |
299 | #endif | |
300 | ||
7df28986 | 301 | #ifdef CONFIG_DRM_AMDGPU_CIK |
53efaf56 MD |
302 | |
303 | #if defined(CONFIG_DRM_RADEON) || defined(CONFIG_DRM_RADEON_MODULE) | |
2b059658 MD |
304 | int amdgpu_cik_support = 0; |
305 | MODULE_PARM_DESC(cik_support, "CIK support (1 = enabled, 0 = disabled (default))"); | |
53efaf56 MD |
306 | #else |
307 | int amdgpu_cik_support = 1; | |
308 | MODULE_PARM_DESC(cik_support, "CIK support (1 = enabled (default), 0 = disabled)"); | |
309 | #endif | |
310 | ||
7df28986 FK |
311 | module_param_named(cik_support, amdgpu_cik_support, int, 0444); |
312 | #endif | |
313 | ||
f498d9ed | 314 | static const struct pci_device_id pciidlist[] = { |
78fbb685 KW |
315 | #ifdef CONFIG_DRM_AMDGPU_SI |
316 | {0x1002, 0x6780, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI}, | |
317 | {0x1002, 0x6784, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI}, | |
318 | {0x1002, 0x6788, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI}, | |
319 | {0x1002, 0x678A, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI}, | |
320 | {0x1002, 0x6790, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI}, | |
321 | {0x1002, 0x6791, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI}, | |
322 | {0x1002, 0x6792, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI}, | |
323 | {0x1002, 0x6798, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI}, | |
324 | {0x1002, 0x6799, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI}, | |
325 | {0x1002, 0x679A, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI}, | |
326 | {0x1002, 0x679B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI}, | |
327 | {0x1002, 0x679E, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI}, | |
328 | {0x1002, 0x679F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI}, | |
329 | {0x1002, 0x6800, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN|AMD_IS_MOBILITY}, | |
330 | {0x1002, 0x6801, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN|AMD_IS_MOBILITY}, | |
331 | {0x1002, 0x6802, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN|AMD_IS_MOBILITY}, | |
332 | {0x1002, 0x6806, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN}, | |
333 | {0x1002, 0x6808, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN}, | |
334 | {0x1002, 0x6809, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN}, | |
335 | {0x1002, 0x6810, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN}, | |
336 | {0x1002, 0x6811, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN}, | |
337 | {0x1002, 0x6816, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN}, | |
338 | {0x1002, 0x6817, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN}, | |
339 | {0x1002, 0x6818, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN}, | |
340 | {0x1002, 0x6819, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN}, | |
341 | {0x1002, 0x6600, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY}, | |
342 | {0x1002, 0x6601, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY}, | |
343 | {0x1002, 0x6602, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY}, | |
344 | {0x1002, 0x6603, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY}, | |
345 | {0x1002, 0x6604, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY}, | |
346 | {0x1002, 0x6605, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY}, | |
347 | {0x1002, 0x6606, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY}, | |
348 | {0x1002, 0x6607, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY}, | |
349 | {0x1002, 0x6608, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND}, | |
350 | {0x1002, 0x6610, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND}, | |
351 | {0x1002, 0x6611, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND}, | |
352 | {0x1002, 0x6613, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND}, | |
353 | {0x1002, 0x6617, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY}, | |
354 | {0x1002, 0x6620, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY}, | |
355 | {0x1002, 0x6621, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY}, | |
356 | {0x1002, 0x6623, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY}, | |
357 | {0x1002, 0x6631, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND}, | |
358 | {0x1002, 0x6820, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY}, | |
359 | {0x1002, 0x6821, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY}, | |
360 | {0x1002, 0x6822, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY}, | |
361 | {0x1002, 0x6823, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY}, | |
362 | {0x1002, 0x6824, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY}, | |
363 | {0x1002, 0x6825, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY}, | |
364 | {0x1002, 0x6826, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY}, | |
365 | {0x1002, 0x6827, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY}, | |
366 | {0x1002, 0x6828, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE}, | |
367 | {0x1002, 0x6829, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE}, | |
368 | {0x1002, 0x682A, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY}, | |
369 | {0x1002, 0x682B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY}, | |
370 | {0x1002, 0x682C, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE}, | |
371 | {0x1002, 0x682D, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY}, | |
372 | {0x1002, 0x682F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY}, | |
373 | {0x1002, 0x6830, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY}, | |
374 | {0x1002, 0x6831, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY}, | |
375 | {0x1002, 0x6835, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE}, | |
376 | {0x1002, 0x6837, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE}, | |
377 | {0x1002, 0x6838, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE}, | |
378 | {0x1002, 0x6839, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE}, | |
379 | {0x1002, 0x683B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE}, | |
380 | {0x1002, 0x683D, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE}, | |
381 | {0x1002, 0x683F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE}, | |
382 | {0x1002, 0x6660, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAINAN|AMD_IS_MOBILITY}, | |
383 | {0x1002, 0x6663, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAINAN|AMD_IS_MOBILITY}, | |
384 | {0x1002, 0x6664, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAINAN|AMD_IS_MOBILITY}, | |
385 | {0x1002, 0x6665, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAINAN|AMD_IS_MOBILITY}, | |
386 | {0x1002, 0x6667, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAINAN|AMD_IS_MOBILITY}, | |
387 | {0x1002, 0x666F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAINAN|AMD_IS_MOBILITY}, | |
388 | #endif | |
89330c39 AD |
389 | #ifdef CONFIG_DRM_AMDGPU_CIK |
390 | /* Kaveri */ | |
2f7d10b3 JZ |
391 | {0x1002, 0x1304, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_MOBILITY|AMD_IS_APU}, |
392 | {0x1002, 0x1305, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU}, | |
393 | {0x1002, 0x1306, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_MOBILITY|AMD_IS_APU}, | |
394 | {0x1002, 0x1307, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU}, | |
395 | {0x1002, 0x1309, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_MOBILITY|AMD_IS_APU}, | |
396 | {0x1002, 0x130A, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_MOBILITY|AMD_IS_APU}, | |
397 | {0x1002, 0x130B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_MOBILITY|AMD_IS_APU}, | |
398 | {0x1002, 0x130C, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_MOBILITY|AMD_IS_APU}, | |
399 | {0x1002, 0x130D, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_MOBILITY|AMD_IS_APU}, | |
400 | {0x1002, 0x130E, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_MOBILITY|AMD_IS_APU}, | |
401 | {0x1002, 0x130F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU}, | |
402 | {0x1002, 0x1310, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU}, | |
403 | {0x1002, 0x1311, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU}, | |
404 | {0x1002, 0x1312, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU}, | |
405 | {0x1002, 0x1313, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU}, | |
406 | {0x1002, 0x1315, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU}, | |
407 | {0x1002, 0x1316, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU}, | |
408 | {0x1002, 0x1317, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_MOBILITY|AMD_IS_APU}, | |
409 | {0x1002, 0x1318, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_MOBILITY|AMD_IS_APU}, | |
410 | {0x1002, 0x131B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU}, | |
411 | {0x1002, 0x131C, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU}, | |
412 | {0x1002, 0x131D, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU}, | |
89330c39 | 413 | /* Bonaire */ |
2f7d10b3 JZ |
414 | {0x1002, 0x6640, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BONAIRE|AMD_IS_MOBILITY}, |
415 | {0x1002, 0x6641, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BONAIRE|AMD_IS_MOBILITY}, | |
416 | {0x1002, 0x6646, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BONAIRE|AMD_IS_MOBILITY}, | |
417 | {0x1002, 0x6647, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BONAIRE|AMD_IS_MOBILITY}, | |
89330c39 AD |
418 | {0x1002, 0x6649, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BONAIRE}, |
419 | {0x1002, 0x6650, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BONAIRE}, | |
420 | {0x1002, 0x6651, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BONAIRE}, | |
421 | {0x1002, 0x6658, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BONAIRE}, | |
422 | {0x1002, 0x665c, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BONAIRE}, | |
423 | {0x1002, 0x665d, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BONAIRE}, | |
fb4f1737 | 424 | {0x1002, 0x665f, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BONAIRE}, |
89330c39 AD |
425 | /* Hawaii */ |
426 | {0x1002, 0x67A0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII}, | |
427 | {0x1002, 0x67A1, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII}, | |
428 | {0x1002, 0x67A2, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII}, | |
429 | {0x1002, 0x67A8, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII}, | |
430 | {0x1002, 0x67A9, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII}, | |
431 | {0x1002, 0x67AA, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII}, | |
432 | {0x1002, 0x67B0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII}, | |
433 | {0x1002, 0x67B1, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII}, | |
434 | {0x1002, 0x67B8, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII}, | |
435 | {0x1002, 0x67B9, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII}, | |
436 | {0x1002, 0x67BA, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII}, | |
437 | {0x1002, 0x67BE, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII}, | |
438 | /* Kabini */ | |
2f7d10b3 JZ |
439 | {0x1002, 0x9830, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_MOBILITY|AMD_IS_APU}, |
440 | {0x1002, 0x9831, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_APU}, | |
441 | {0x1002, 0x9832, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_MOBILITY|AMD_IS_APU}, | |
442 | {0x1002, 0x9833, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_APU}, | |
443 | {0x1002, 0x9834, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_MOBILITY|AMD_IS_APU}, | |
444 | {0x1002, 0x9835, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_APU}, | |
445 | {0x1002, 0x9836, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_MOBILITY|AMD_IS_APU}, | |
446 | {0x1002, 0x9837, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_APU}, | |
447 | {0x1002, 0x9838, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_MOBILITY|AMD_IS_APU}, | |
448 | {0x1002, 0x9839, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_MOBILITY|AMD_IS_APU}, | |
449 | {0x1002, 0x983a, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_APU}, | |
450 | {0x1002, 0x983b, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_MOBILITY|AMD_IS_APU}, | |
451 | {0x1002, 0x983c, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_APU}, | |
452 | {0x1002, 0x983d, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_APU}, | |
453 | {0x1002, 0x983e, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_APU}, | |
454 | {0x1002, 0x983f, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_APU}, | |
89330c39 | 455 | /* mullins */ |
2f7d10b3 JZ |
456 | {0x1002, 0x9850, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU}, |
457 | {0x1002, 0x9851, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU}, | |
458 | {0x1002, 0x9852, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU}, | |
459 | {0x1002, 0x9853, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU}, | |
460 | {0x1002, 0x9854, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU}, | |
461 | {0x1002, 0x9855, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU}, | |
462 | {0x1002, 0x9856, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU}, | |
463 | {0x1002, 0x9857, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU}, | |
464 | {0x1002, 0x9858, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU}, | |
465 | {0x1002, 0x9859, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU}, | |
466 | {0x1002, 0x985A, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU}, | |
467 | {0x1002, 0x985B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU}, | |
468 | {0x1002, 0x985C, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU}, | |
469 | {0x1002, 0x985D, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU}, | |
470 | {0x1002, 0x985E, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU}, | |
471 | {0x1002, 0x985F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU}, | |
89330c39 | 472 | #endif |
1256a8b8 | 473 | /* topaz */ |
dba280b2 AD |
474 | {0x1002, 0x6900, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TOPAZ}, |
475 | {0x1002, 0x6901, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TOPAZ}, | |
476 | {0x1002, 0x6902, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TOPAZ}, | |
477 | {0x1002, 0x6903, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TOPAZ}, | |
478 | {0x1002, 0x6907, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TOPAZ}, | |
1256a8b8 AD |
479 | /* tonga */ |
480 | {0x1002, 0x6920, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TONGA}, | |
481 | {0x1002, 0x6921, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TONGA}, | |
482 | {0x1002, 0x6928, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TONGA}, | |
1f8d9625 | 483 | {0x1002, 0x6929, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TONGA}, |
1256a8b8 AD |
484 | {0x1002, 0x692B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TONGA}, |
485 | {0x1002, 0x692F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TONGA}, | |
1f8d9625 | 486 | {0x1002, 0x6930, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TONGA}, |
1256a8b8 AD |
487 | {0x1002, 0x6938, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TONGA}, |
488 | {0x1002, 0x6939, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TONGA}, | |
2da78e21 DZ |
489 | /* fiji */ |
490 | {0x1002, 0x7300, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_FIJI}, | |
e1d99217 | 491 | {0x1002, 0x730F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_FIJI}, |
1256a8b8 | 492 | /* carrizo */ |
2f7d10b3 JZ |
493 | {0x1002, 0x9870, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_CARRIZO|AMD_IS_APU}, |
494 | {0x1002, 0x9874, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_CARRIZO|AMD_IS_APU}, | |
495 | {0x1002, 0x9875, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_CARRIZO|AMD_IS_APU}, | |
496 | {0x1002, 0x9876, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_CARRIZO|AMD_IS_APU}, | |
497 | {0x1002, 0x9877, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_CARRIZO|AMD_IS_APU}, | |
81b1509a SL |
498 | /* stoney */ |
499 | {0x1002, 0x98E4, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_STONEY|AMD_IS_APU}, | |
2cc0c0b5 FC |
500 | /* Polaris11 */ |
501 | {0x1002, 0x67E0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS11}, | |
35621b80 | 502 | {0x1002, 0x67E3, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS11}, |
2cc0c0b5 | 503 | {0x1002, 0x67E8, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS11}, |
2cc0c0b5 | 504 | {0x1002, 0x67EB, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS11}, |
35621b80 | 505 | {0x1002, 0x67EF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS11}, |
2cc0c0b5 | 506 | {0x1002, 0x67FF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS11}, |
35621b80 FC |
507 | {0x1002, 0x67E1, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS11}, |
508 | {0x1002, 0x67E7, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS11}, | |
509 | {0x1002, 0x67E9, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS11}, | |
2cc0c0b5 FC |
510 | /* Polaris10 */ |
511 | {0x1002, 0x67C0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10}, | |
1dcf4801 FC |
512 | {0x1002, 0x67C1, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10}, |
513 | {0x1002, 0x67C2, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10}, | |
514 | {0x1002, 0x67C4, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10}, | |
515 | {0x1002, 0x67C7, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10}, | |
7dae6181 | 516 | {0x1002, 0x67D0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10}, |
2cc0c0b5 | 517 | {0x1002, 0x67DF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10}, |
1dcf4801 FC |
518 | {0x1002, 0x67C8, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10}, |
519 | {0x1002, 0x67C9, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10}, | |
520 | {0x1002, 0x67CA, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10}, | |
521 | {0x1002, 0x67CC, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10}, | |
522 | {0x1002, 0x67CF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10}, | |
fc8e9c54 JZ |
523 | /* Polaris12 */ |
524 | {0x1002, 0x6980, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS12}, | |
525 | {0x1002, 0x6981, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS12}, | |
526 | {0x1002, 0x6985, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS12}, | |
527 | {0x1002, 0x6986, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS12}, | |
528 | {0x1002, 0x6987, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS12}, | |
cf8c73af | 529 | {0x1002, 0x6995, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS12}, |
6e88491c | 530 | {0x1002, 0x6997, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS12}, |
fc8e9c54 | 531 | {0x1002, 0x699F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS12}, |
ca2f1cca | 532 | /* Vega 10 */ |
dfbf0c14 AD |
533 | {0x1002, 0x6860, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10}, |
534 | {0x1002, 0x6861, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10}, | |
535 | {0x1002, 0x6862, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10}, | |
536 | {0x1002, 0x6863, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10}, | |
537 | {0x1002, 0x6864, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10}, | |
538 | {0x1002, 0x6867, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10}, | |
539 | {0x1002, 0x6868, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10}, | |
540 | {0x1002, 0x686c, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10}, | |
541 | {0x1002, 0x687f, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10}, | |
df515052 | 542 | /* Raven */ |
acc34503 | 543 | {0x1002, 0x15dd, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_RAVEN|AMD_IS_APU}, |
df515052 | 544 | |
d38ceaf9 AD |
545 | {0, 0, 0} |
546 | }; | |
547 | ||
548 | MODULE_DEVICE_TABLE(pci, pciidlist); | |
549 | ||
550 | static struct drm_driver kms_driver; | |
551 | ||
552 | static int amdgpu_kick_out_firmware_fb(struct pci_dev *pdev) | |
553 | { | |
554 | struct apertures_struct *ap; | |
555 | bool primary = false; | |
556 | ||
557 | ap = alloc_apertures(1); | |
558 | if (!ap) | |
559 | return -ENOMEM; | |
560 | ||
561 | ap->ranges[0].base = pci_resource_start(pdev, 0); | |
562 | ap->ranges[0].size = pci_resource_len(pdev, 0); | |
563 | ||
564 | #ifdef CONFIG_X86 | |
565 | primary = pdev->resource[PCI_ROM_RESOURCE].flags & IORESOURCE_ROM_SHADOW; | |
566 | #endif | |
44adece5 | 567 | drm_fb_helper_remove_conflicting_framebuffers(ap, "amdgpudrmfb", primary); |
d38ceaf9 AD |
568 | kfree(ap); |
569 | ||
570 | return 0; | |
571 | } | |
572 | ||
1daee8b4 | 573 | |
d38ceaf9 AD |
574 | static int amdgpu_pci_probe(struct pci_dev *pdev, |
575 | const struct pci_device_id *ent) | |
576 | { | |
b58c1131 | 577 | struct drm_device *dev; |
d38ceaf9 | 578 | unsigned long flags = ent->driver_data; |
1daee8b4 | 579 | int ret, retry = 0; |
d38ceaf9 | 580 | |
2f7d10b3 | 581 | if ((flags & AMD_EXP_HW_SUPPORT) && !amdgpu_exp_hw_support) { |
d38ceaf9 AD |
582 | DRM_INFO("This hardware requires experimental hardware support.\n" |
583 | "See modparam exp_hw_support\n"); | |
584 | return -ENODEV; | |
585 | } | |
586 | ||
efb1c658 OG |
587 | /* |
588 | * Initialize amdkfd before starting radeon. If it was not loaded yet, | |
589 | * defer radeon probing | |
590 | */ | |
591 | ret = amdgpu_amdkfd_init(); | |
592 | if (ret == -EPROBE_DEFER) | |
593 | return ret; | |
594 | ||
d38ceaf9 AD |
595 | /* Get rid of things like offb */ |
596 | ret = amdgpu_kick_out_firmware_fb(pdev); | |
597 | if (ret) | |
598 | return ret; | |
599 | ||
b58c1131 AD |
600 | dev = drm_dev_alloc(&kms_driver, &pdev->dev); |
601 | if (IS_ERR(dev)) | |
602 | return PTR_ERR(dev); | |
603 | ||
604 | ret = pci_enable_device(pdev); | |
605 | if (ret) | |
606 | goto err_free; | |
607 | ||
608 | dev->pdev = pdev; | |
609 | ||
610 | pci_set_drvdata(pdev, dev); | |
611 | ||
1daee8b4 | 612 | retry_init: |
b58c1131 | 613 | ret = drm_dev_register(dev, ent->driver_data); |
1daee8b4 PD |
614 | if (ret == -EAGAIN && ++retry <= 3) { |
615 | DRM_INFO("retry init %d\n", retry); | |
616 | /* Don't request EX mode too frequently which is attacking */ | |
617 | msleep(5000); | |
618 | goto retry_init; | |
619 | } else if (ret) | |
b58c1131 AD |
620 | goto err_pci; |
621 | ||
622 | return 0; | |
623 | ||
624 | err_pci: | |
625 | pci_disable_device(pdev); | |
626 | err_free: | |
627 | drm_dev_unref(dev); | |
628 | return ret; | |
d38ceaf9 AD |
629 | } |
630 | ||
631 | static void | |
632 | amdgpu_pci_remove(struct pci_dev *pdev) | |
633 | { | |
634 | struct drm_device *dev = pci_get_drvdata(pdev); | |
635 | ||
b58c1131 AD |
636 | drm_dev_unregister(dev); |
637 | drm_dev_unref(dev); | |
fd4495e5 XY |
638 | pci_disable_device(pdev); |
639 | pci_set_drvdata(pdev, NULL); | |
d38ceaf9 AD |
640 | } |
641 | ||
61e11306 AD |
642 | static void |
643 | amdgpu_pci_shutdown(struct pci_dev *pdev) | |
644 | { | |
faefba95 AD |
645 | struct drm_device *dev = pci_get_drvdata(pdev); |
646 | struct amdgpu_device *adev = dev->dev_private; | |
647 | ||
61e11306 | 648 | /* if we are running in a VM, make sure the device |
00ea8cba AD |
649 | * torn down properly on reboot/shutdown. |
650 | * unfortunately we can't detect certain | |
651 | * hypervisors so just do this all the time. | |
61e11306 | 652 | */ |
cdd61df6 | 653 | amdgpu_device_ip_suspend(adev); |
61e11306 AD |
654 | } |
655 | ||
d38ceaf9 AD |
656 | static int amdgpu_pmops_suspend(struct device *dev) |
657 | { | |
658 | struct pci_dev *pdev = to_pci_dev(dev); | |
74b0b157 | 659 | |
d38ceaf9 | 660 | struct drm_device *drm_dev = pci_get_drvdata(pdev); |
810ddc3a | 661 | return amdgpu_device_suspend(drm_dev, true, true); |
d38ceaf9 AD |
662 | } |
663 | ||
664 | static int amdgpu_pmops_resume(struct device *dev) | |
665 | { | |
666 | struct pci_dev *pdev = to_pci_dev(dev); | |
667 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
85e154c2 AD |
668 | |
669 | /* GPU comes up enabled by the bios on resume */ | |
670 | if (amdgpu_device_is_px(drm_dev)) { | |
671 | pm_runtime_disable(dev); | |
672 | pm_runtime_set_active(dev); | |
673 | pm_runtime_enable(dev); | |
674 | } | |
675 | ||
810ddc3a | 676 | return amdgpu_device_resume(drm_dev, true, true); |
d38ceaf9 AD |
677 | } |
678 | ||
679 | static int amdgpu_pmops_freeze(struct device *dev) | |
680 | { | |
681 | struct pci_dev *pdev = to_pci_dev(dev); | |
74b0b157 | 682 | |
d38ceaf9 | 683 | struct drm_device *drm_dev = pci_get_drvdata(pdev); |
810ddc3a | 684 | return amdgpu_device_suspend(drm_dev, false, true); |
d38ceaf9 AD |
685 | } |
686 | ||
687 | static int amdgpu_pmops_thaw(struct device *dev) | |
688 | { | |
689 | struct pci_dev *pdev = to_pci_dev(dev); | |
74b0b157 | 690 | |
691 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
692 | return amdgpu_device_resume(drm_dev, false, true); | |
693 | } | |
694 | ||
695 | static int amdgpu_pmops_poweroff(struct device *dev) | |
696 | { | |
697 | struct pci_dev *pdev = to_pci_dev(dev); | |
698 | ||
699 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
700 | return amdgpu_device_suspend(drm_dev, true, true); | |
701 | } | |
702 | ||
703 | static int amdgpu_pmops_restore(struct device *dev) | |
704 | { | |
705 | struct pci_dev *pdev = to_pci_dev(dev); | |
706 | ||
d38ceaf9 | 707 | struct drm_device *drm_dev = pci_get_drvdata(pdev); |
810ddc3a | 708 | return amdgpu_device_resume(drm_dev, false, true); |
d38ceaf9 AD |
709 | } |
710 | ||
711 | static int amdgpu_pmops_runtime_suspend(struct device *dev) | |
712 | { | |
713 | struct pci_dev *pdev = to_pci_dev(dev); | |
714 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
715 | int ret; | |
716 | ||
717 | if (!amdgpu_device_is_px(drm_dev)) { | |
718 | pm_runtime_forbid(dev); | |
719 | return -EBUSY; | |
720 | } | |
721 | ||
722 | drm_dev->switch_power_state = DRM_SWITCH_POWER_CHANGING; | |
723 | drm_kms_helper_poll_disable(drm_dev); | |
724 | vga_switcheroo_set_dynamic_switch(pdev, VGA_SWITCHEROO_OFF); | |
725 | ||
810ddc3a | 726 | ret = amdgpu_device_suspend(drm_dev, false, false); |
d38ceaf9 AD |
727 | pci_save_state(pdev); |
728 | pci_disable_device(pdev); | |
729 | pci_ignore_hotplug(pdev); | |
11670975 AD |
730 | if (amdgpu_is_atpx_hybrid()) |
731 | pci_set_power_state(pdev, PCI_D3cold); | |
522761cb | 732 | else if (!amdgpu_has_atpx_dgpu_power_cntl()) |
7e32aa61 | 733 | pci_set_power_state(pdev, PCI_D3hot); |
d38ceaf9 AD |
734 | drm_dev->switch_power_state = DRM_SWITCH_POWER_DYNAMIC_OFF; |
735 | ||
736 | return 0; | |
737 | } | |
738 | ||
739 | static int amdgpu_pmops_runtime_resume(struct device *dev) | |
740 | { | |
741 | struct pci_dev *pdev = to_pci_dev(dev); | |
742 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
743 | int ret; | |
744 | ||
745 | if (!amdgpu_device_is_px(drm_dev)) | |
746 | return -EINVAL; | |
747 | ||
748 | drm_dev->switch_power_state = DRM_SWITCH_POWER_CHANGING; | |
749 | ||
522761cb AD |
750 | if (amdgpu_is_atpx_hybrid() || |
751 | !amdgpu_has_atpx_dgpu_power_cntl()) | |
752 | pci_set_power_state(pdev, PCI_D0); | |
d38ceaf9 AD |
753 | pci_restore_state(pdev); |
754 | ret = pci_enable_device(pdev); | |
755 | if (ret) | |
756 | return ret; | |
757 | pci_set_master(pdev); | |
758 | ||
810ddc3a | 759 | ret = amdgpu_device_resume(drm_dev, false, false); |
d38ceaf9 AD |
760 | drm_kms_helper_poll_enable(drm_dev); |
761 | vga_switcheroo_set_dynamic_switch(pdev, VGA_SWITCHEROO_ON); | |
762 | drm_dev->switch_power_state = DRM_SWITCH_POWER_ON; | |
763 | return 0; | |
764 | } | |
765 | ||
766 | static int amdgpu_pmops_runtime_idle(struct device *dev) | |
767 | { | |
768 | struct pci_dev *pdev = to_pci_dev(dev); | |
769 | struct drm_device *drm_dev = pci_get_drvdata(pdev); | |
770 | struct drm_crtc *crtc; | |
771 | ||
772 | if (!amdgpu_device_is_px(drm_dev)) { | |
773 | pm_runtime_forbid(dev); | |
774 | return -EBUSY; | |
775 | } | |
776 | ||
777 | list_for_each_entry(crtc, &drm_dev->mode_config.crtc_list, head) { | |
778 | if (crtc->enabled) { | |
779 | DRM_DEBUG_DRIVER("failing to power off - crtc active\n"); | |
780 | return -EBUSY; | |
781 | } | |
782 | } | |
783 | ||
784 | pm_runtime_mark_last_busy(dev); | |
785 | pm_runtime_autosuspend(dev); | |
786 | /* we don't want the main rpm_idle to call suspend - we want to autosuspend */ | |
787 | return 1; | |
788 | } | |
789 | ||
790 | long amdgpu_drm_ioctl(struct file *filp, | |
791 | unsigned int cmd, unsigned long arg) | |
792 | { | |
793 | struct drm_file *file_priv = filp->private_data; | |
794 | struct drm_device *dev; | |
795 | long ret; | |
796 | dev = file_priv->minor->dev; | |
797 | ret = pm_runtime_get_sync(dev->dev); | |
798 | if (ret < 0) | |
799 | return ret; | |
800 | ||
801 | ret = drm_ioctl(filp, cmd, arg); | |
802 | ||
803 | pm_runtime_mark_last_busy(dev->dev); | |
804 | pm_runtime_put_autosuspend(dev->dev); | |
805 | return ret; | |
806 | } | |
807 | ||
808 | static const struct dev_pm_ops amdgpu_pm_ops = { | |
809 | .suspend = amdgpu_pmops_suspend, | |
810 | .resume = amdgpu_pmops_resume, | |
811 | .freeze = amdgpu_pmops_freeze, | |
812 | .thaw = amdgpu_pmops_thaw, | |
74b0b157 | 813 | .poweroff = amdgpu_pmops_poweroff, |
814 | .restore = amdgpu_pmops_restore, | |
d38ceaf9 AD |
815 | .runtime_suspend = amdgpu_pmops_runtime_suspend, |
816 | .runtime_resume = amdgpu_pmops_runtime_resume, | |
817 | .runtime_idle = amdgpu_pmops_runtime_idle, | |
818 | }; | |
819 | ||
820 | static const struct file_operations amdgpu_driver_kms_fops = { | |
821 | .owner = THIS_MODULE, | |
822 | .open = drm_open, | |
823 | .release = drm_release, | |
824 | .unlocked_ioctl = amdgpu_drm_ioctl, | |
825 | .mmap = amdgpu_mmap, | |
826 | .poll = drm_poll, | |
827 | .read = drm_read, | |
828 | #ifdef CONFIG_COMPAT | |
829 | .compat_ioctl = amdgpu_kms_compat_ioctl, | |
830 | #endif | |
831 | }; | |
832 | ||
1bf6ad62 DV |
833 | static bool |
834 | amdgpu_get_crtc_scanout_position(struct drm_device *dev, unsigned int pipe, | |
835 | bool in_vblank_irq, int *vpos, int *hpos, | |
836 | ktime_t *stime, ktime_t *etime, | |
837 | const struct drm_display_mode *mode) | |
838 | { | |
839 | return amdgpu_get_crtc_scanoutpos(dev, pipe, 0, vpos, hpos, | |
840 | stime, etime, mode); | |
841 | } | |
842 | ||
d38ceaf9 AD |
843 | static struct drm_driver kms_driver = { |
844 | .driver_features = | |
845 | DRIVER_USE_AGP | | |
846 | DRIVER_HAVE_IRQ | DRIVER_IRQ_SHARED | DRIVER_GEM | | |
660e8558 | 847 | DRIVER_PRIME | DRIVER_RENDER | DRIVER_MODESET | DRIVER_SYNCOBJ, |
d38ceaf9 AD |
848 | .load = amdgpu_driver_load_kms, |
849 | .open = amdgpu_driver_open_kms, | |
d38ceaf9 AD |
850 | .postclose = amdgpu_driver_postclose_kms, |
851 | .lastclose = amdgpu_driver_lastclose_kms, | |
d38ceaf9 AD |
852 | .unload = amdgpu_driver_unload_kms, |
853 | .get_vblank_counter = amdgpu_get_vblank_counter_kms, | |
854 | .enable_vblank = amdgpu_enable_vblank_kms, | |
855 | .disable_vblank = amdgpu_disable_vblank_kms, | |
1bf6ad62 DV |
856 | .get_vblank_timestamp = drm_calc_vbltimestamp_from_scanoutpos, |
857 | .get_scanout_position = amdgpu_get_crtc_scanout_position, | |
d38ceaf9 AD |
858 | .irq_preinstall = amdgpu_irq_preinstall, |
859 | .irq_postinstall = amdgpu_irq_postinstall, | |
860 | .irq_uninstall = amdgpu_irq_uninstall, | |
861 | .irq_handler = amdgpu_irq_handler, | |
862 | .ioctls = amdgpu_ioctls_kms, | |
e7294dee | 863 | .gem_free_object_unlocked = amdgpu_gem_object_free, |
d38ceaf9 AD |
864 | .gem_open_object = amdgpu_gem_object_open, |
865 | .gem_close_object = amdgpu_gem_object_close, | |
866 | .dumb_create = amdgpu_mode_dumb_create, | |
867 | .dumb_map_offset = amdgpu_mode_dumb_mmap, | |
d38ceaf9 AD |
868 | .fops = &amdgpu_driver_kms_fops, |
869 | ||
870 | .prime_handle_to_fd = drm_gem_prime_handle_to_fd, | |
871 | .prime_fd_to_handle = drm_gem_prime_fd_to_handle, | |
872 | .gem_prime_export = amdgpu_gem_prime_export, | |
09052fc3 | 873 | .gem_prime_import = amdgpu_gem_prime_import, |
d38ceaf9 AD |
874 | .gem_prime_pin = amdgpu_gem_prime_pin, |
875 | .gem_prime_unpin = amdgpu_gem_prime_unpin, | |
876 | .gem_prime_res_obj = amdgpu_gem_prime_res_obj, | |
877 | .gem_prime_get_sg_table = amdgpu_gem_prime_get_sg_table, | |
878 | .gem_prime_import_sg_table = amdgpu_gem_prime_import_sg_table, | |
879 | .gem_prime_vmap = amdgpu_gem_prime_vmap, | |
880 | .gem_prime_vunmap = amdgpu_gem_prime_vunmap, | |
dfced2e4 | 881 | .gem_prime_mmap = amdgpu_gem_prime_mmap, |
d38ceaf9 AD |
882 | |
883 | .name = DRIVER_NAME, | |
884 | .desc = DRIVER_DESC, | |
885 | .date = DRIVER_DATE, | |
886 | .major = KMS_DRIVER_MAJOR, | |
887 | .minor = KMS_DRIVER_MINOR, | |
888 | .patchlevel = KMS_DRIVER_PATCHLEVEL, | |
889 | }; | |
890 | ||
891 | static struct drm_driver *driver; | |
892 | static struct pci_driver *pdriver; | |
893 | ||
894 | static struct pci_driver amdgpu_kms_pci_driver = { | |
895 | .name = DRIVER_NAME, | |
896 | .id_table = pciidlist, | |
897 | .probe = amdgpu_pci_probe, | |
898 | .remove = amdgpu_pci_remove, | |
61e11306 | 899 | .shutdown = amdgpu_pci_shutdown, |
d38ceaf9 AD |
900 | .driver.pm = &amdgpu_pm_ops, |
901 | }; | |
902 | ||
d573de2d RZ |
903 | |
904 | ||
d38ceaf9 AD |
905 | static int __init amdgpu_init(void) |
906 | { | |
245ae5e9 CK |
907 | int r; |
908 | ||
909 | r = amdgpu_sync_init(); | |
910 | if (r) | |
911 | goto error_sync; | |
912 | ||
913 | r = amdgpu_fence_slab_init(); | |
914 | if (r) | |
915 | goto error_fence; | |
916 | ||
d38ceaf9 AD |
917 | if (vgacon_text_force()) { |
918 | DRM_ERROR("VGACON disables amdgpu kernel modesetting.\n"); | |
919 | return -EINVAL; | |
920 | } | |
d38ceaf9 AD |
921 | DRM_INFO("amdgpu kernel modesetting enabled.\n"); |
922 | driver = &kms_driver; | |
923 | pdriver = &amdgpu_kms_pci_driver; | |
d38ceaf9 AD |
924 | driver->num_ioctls = amdgpu_max_kms_ioctl; |
925 | amdgpu_register_atpx_handler(); | |
d38ceaf9 | 926 | /* let modprobe override vga console setting */ |
10631d72 | 927 | return pci_register_driver(pdriver); |
245ae5e9 | 928 | |
245ae5e9 CK |
929 | error_fence: |
930 | amdgpu_sync_fini(); | |
931 | ||
932 | error_sync: | |
933 | return r; | |
d38ceaf9 AD |
934 | } |
935 | ||
936 | static void __exit amdgpu_exit(void) | |
937 | { | |
130e0371 | 938 | amdgpu_amdkfd_fini(); |
10631d72 | 939 | pci_unregister_driver(pdriver); |
d38ceaf9 | 940 | amdgpu_unregister_atpx_handler(); |
257bf15a | 941 | amdgpu_sync_fini(); |
d573de2d | 942 | amdgpu_fence_slab_fini(); |
d38ceaf9 AD |
943 | } |
944 | ||
945 | module_init(amdgpu_init); | |
946 | module_exit(amdgpu_exit); | |
947 | ||
948 | MODULE_AUTHOR(DRIVER_AUTHOR); | |
949 | MODULE_DESCRIPTION(DRIVER_DESC); | |
950 | MODULE_LICENSE("GPL and additional rights"); |