Commit | Line | Data |
---|---|---|
d38ceaf9 AD |
1 | /* |
2 | * Copyright 2008 Advanced Micro Devices, Inc. | |
3 | * Copyright 2008 Red Hat Inc. | |
4 | * Copyright 2009 Jerome Glisse. | |
5 | * | |
6 | * Permission is hereby granted, free of charge, to any person obtaining a | |
7 | * copy of this software and associated documentation files (the "Software"), | |
8 | * to deal in the Software without restriction, including without limitation | |
9 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
10 | * and/or sell copies of the Software, and to permit persons to whom the | |
11 | * Software is furnished to do so, subject to the following conditions: | |
12 | * | |
13 | * The above copyright notice and this permission notice shall be included in | |
14 | * all copies or substantial portions of the Software. | |
15 | * | |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
19 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR | |
20 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | |
21 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
22 | * OTHER DEALINGS IN THE SOFTWARE. | |
23 | * | |
24 | * Authors: Dave Airlie | |
25 | * Alex Deucher | |
26 | * Jerome Glisse | |
27 | */ | |
0875dc9e | 28 | #include <linux/kthread.h> |
d38ceaf9 AD |
29 | #include <linux/console.h> |
30 | #include <linux/slab.h> | |
31 | #include <linux/debugfs.h> | |
32 | #include <drm/drmP.h> | |
33 | #include <drm/drm_crtc_helper.h> | |
34 | #include <drm/amdgpu_drm.h> | |
35 | #include <linux/vgaarb.h> | |
36 | #include <linux/vga_switcheroo.h> | |
37 | #include <linux/efi.h> | |
38 | #include "amdgpu.h" | |
f4b373f4 | 39 | #include "amdgpu_trace.h" |
d38ceaf9 AD |
40 | #include "amdgpu_i2c.h" |
41 | #include "atom.h" | |
42 | #include "amdgpu_atombios.h" | |
d0dd7f0c | 43 | #include "amd_pcie.h" |
33f34802 KW |
44 | #ifdef CONFIG_DRM_AMDGPU_SI |
45 | #include "si.h" | |
46 | #endif | |
a2e73f56 AD |
47 | #ifdef CONFIG_DRM_AMDGPU_CIK |
48 | #include "cik.h" | |
49 | #endif | |
aaa36a97 | 50 | #include "vi.h" |
d38ceaf9 | 51 | #include "bif/bif_4_1_d.h" |
9accf2fd | 52 | #include <linux/pci.h> |
bec86378 | 53 | #include <linux/firmware.h> |
d38ceaf9 AD |
54 | |
55 | static int amdgpu_debugfs_regs_init(struct amdgpu_device *adev); | |
56 | static void amdgpu_debugfs_regs_cleanup(struct amdgpu_device *adev); | |
57 | ||
58 | static const char *amdgpu_asic_name[] = { | |
da69c161 KW |
59 | "TAHITI", |
60 | "PITCAIRN", | |
61 | "VERDE", | |
62 | "OLAND", | |
63 | "HAINAN", | |
d38ceaf9 AD |
64 | "BONAIRE", |
65 | "KAVERI", | |
66 | "KABINI", | |
67 | "HAWAII", | |
68 | "MULLINS", | |
69 | "TOPAZ", | |
70 | "TONGA", | |
48299f95 | 71 | "FIJI", |
d38ceaf9 | 72 | "CARRIZO", |
139f4917 | 73 | "STONEY", |
2cc0c0b5 FC |
74 | "POLARIS10", |
75 | "POLARIS11", | |
c4642a47 | 76 | "POLARIS12", |
d38ceaf9 AD |
77 | "LAST", |
78 | }; | |
79 | ||
80 | bool amdgpu_device_is_px(struct drm_device *dev) | |
81 | { | |
82 | struct amdgpu_device *adev = dev->dev_private; | |
83 | ||
2f7d10b3 | 84 | if (adev->flags & AMD_IS_PX) |
d38ceaf9 AD |
85 | return true; |
86 | return false; | |
87 | } | |
88 | ||
89 | /* | |
90 | * MMIO register access helper functions. | |
91 | */ | |
92 | uint32_t amdgpu_mm_rreg(struct amdgpu_device *adev, uint32_t reg, | |
15d72fd7 | 93 | uint32_t acc_flags) |
d38ceaf9 | 94 | { |
f4b373f4 TSD |
95 | uint32_t ret; |
96 | ||
15d72fd7 | 97 | if (!(acc_flags & AMDGPU_REGS_NO_KIQ) && amdgpu_sriov_runtime(adev)) { |
bc992ba5 XY |
98 | BUG_ON(in_interrupt()); |
99 | return amdgpu_virt_kiq_rreg(adev, reg); | |
100 | } | |
101 | ||
15d72fd7 | 102 | if ((reg * 4) < adev->rmmio_size && !(acc_flags & AMDGPU_REGS_IDX)) |
f4b373f4 | 103 | ret = readl(((void __iomem *)adev->rmmio) + (reg * 4)); |
d38ceaf9 AD |
104 | else { |
105 | unsigned long flags; | |
d38ceaf9 AD |
106 | |
107 | spin_lock_irqsave(&adev->mmio_idx_lock, flags); | |
108 | writel((reg * 4), ((void __iomem *)adev->rmmio) + (mmMM_INDEX * 4)); | |
109 | ret = readl(((void __iomem *)adev->rmmio) + (mmMM_DATA * 4)); | |
110 | spin_unlock_irqrestore(&adev->mmio_idx_lock, flags); | |
d38ceaf9 | 111 | } |
f4b373f4 TSD |
112 | trace_amdgpu_mm_rreg(adev->pdev->device, reg, ret); |
113 | return ret; | |
d38ceaf9 AD |
114 | } |
115 | ||
116 | void amdgpu_mm_wreg(struct amdgpu_device *adev, uint32_t reg, uint32_t v, | |
15d72fd7 | 117 | uint32_t acc_flags) |
d38ceaf9 | 118 | { |
f4b373f4 | 119 | trace_amdgpu_mm_wreg(adev->pdev->device, reg, v); |
4e99a44e | 120 | |
15d72fd7 | 121 | if (!(acc_flags & AMDGPU_REGS_NO_KIQ) && amdgpu_sriov_runtime(adev)) { |
bc992ba5 XY |
122 | BUG_ON(in_interrupt()); |
123 | return amdgpu_virt_kiq_wreg(adev, reg, v); | |
124 | } | |
125 | ||
15d72fd7 | 126 | if ((reg * 4) < adev->rmmio_size && !(acc_flags & AMDGPU_REGS_IDX)) |
d38ceaf9 AD |
127 | writel(v, ((void __iomem *)adev->rmmio) + (reg * 4)); |
128 | else { | |
129 | unsigned long flags; | |
130 | ||
131 | spin_lock_irqsave(&adev->mmio_idx_lock, flags); | |
132 | writel((reg * 4), ((void __iomem *)adev->rmmio) + (mmMM_INDEX * 4)); | |
133 | writel(v, ((void __iomem *)adev->rmmio) + (mmMM_DATA * 4)); | |
134 | spin_unlock_irqrestore(&adev->mmio_idx_lock, flags); | |
135 | } | |
136 | } | |
137 | ||
138 | u32 amdgpu_io_rreg(struct amdgpu_device *adev, u32 reg) | |
139 | { | |
140 | if ((reg * 4) < adev->rio_mem_size) | |
141 | return ioread32(adev->rio_mem + (reg * 4)); | |
142 | else { | |
143 | iowrite32((reg * 4), adev->rio_mem + (mmMM_INDEX * 4)); | |
144 | return ioread32(adev->rio_mem + (mmMM_DATA * 4)); | |
145 | } | |
146 | } | |
147 | ||
148 | void amdgpu_io_wreg(struct amdgpu_device *adev, u32 reg, u32 v) | |
149 | { | |
150 | ||
151 | if ((reg * 4) < adev->rio_mem_size) | |
152 | iowrite32(v, adev->rio_mem + (reg * 4)); | |
153 | else { | |
154 | iowrite32((reg * 4), adev->rio_mem + (mmMM_INDEX * 4)); | |
155 | iowrite32(v, adev->rio_mem + (mmMM_DATA * 4)); | |
156 | } | |
157 | } | |
158 | ||
159 | /** | |
160 | * amdgpu_mm_rdoorbell - read a doorbell dword | |
161 | * | |
162 | * @adev: amdgpu_device pointer | |
163 | * @index: doorbell index | |
164 | * | |
165 | * Returns the value in the doorbell aperture at the | |
166 | * requested doorbell index (CIK). | |
167 | */ | |
168 | u32 amdgpu_mm_rdoorbell(struct amdgpu_device *adev, u32 index) | |
169 | { | |
170 | if (index < adev->doorbell.num_doorbells) { | |
171 | return readl(adev->doorbell.ptr + index); | |
172 | } else { | |
173 | DRM_ERROR("reading beyond doorbell aperture: 0x%08x!\n", index); | |
174 | return 0; | |
175 | } | |
176 | } | |
177 | ||
178 | /** | |
179 | * amdgpu_mm_wdoorbell - write a doorbell dword | |
180 | * | |
181 | * @adev: amdgpu_device pointer | |
182 | * @index: doorbell index | |
183 | * @v: value to write | |
184 | * | |
185 | * Writes @v to the doorbell aperture at the | |
186 | * requested doorbell index (CIK). | |
187 | */ | |
188 | void amdgpu_mm_wdoorbell(struct amdgpu_device *adev, u32 index, u32 v) | |
189 | { | |
190 | if (index < adev->doorbell.num_doorbells) { | |
191 | writel(v, adev->doorbell.ptr + index); | |
192 | } else { | |
193 | DRM_ERROR("writing beyond doorbell aperture: 0x%08x!\n", index); | |
194 | } | |
195 | } | |
196 | ||
832be404 KW |
197 | /** |
198 | * amdgpu_mm_rdoorbell64 - read a doorbell Qword | |
199 | * | |
200 | * @adev: amdgpu_device pointer | |
201 | * @index: doorbell index | |
202 | * | |
203 | * Returns the value in the doorbell aperture at the | |
204 | * requested doorbell index (VEGA10+). | |
205 | */ | |
206 | u64 amdgpu_mm_rdoorbell64(struct amdgpu_device *adev, u32 index) | |
207 | { | |
208 | if (index < adev->doorbell.num_doorbells) { | |
209 | return atomic64_read((atomic64_t *)(adev->doorbell.ptr + index)); | |
210 | } else { | |
211 | DRM_ERROR("reading beyond doorbell aperture: 0x%08x!\n", index); | |
212 | return 0; | |
213 | } | |
214 | } | |
215 | ||
216 | /** | |
217 | * amdgpu_mm_wdoorbell64 - write a doorbell Qword | |
218 | * | |
219 | * @adev: amdgpu_device pointer | |
220 | * @index: doorbell index | |
221 | * @v: value to write | |
222 | * | |
223 | * Writes @v to the doorbell aperture at the | |
224 | * requested doorbell index (VEGA10+). | |
225 | */ | |
226 | void amdgpu_mm_wdoorbell64(struct amdgpu_device *adev, u32 index, u64 v) | |
227 | { | |
228 | if (index < adev->doorbell.num_doorbells) { | |
229 | atomic64_set((atomic64_t *)(adev->doorbell.ptr + index), v); | |
230 | } else { | |
231 | DRM_ERROR("writing beyond doorbell aperture: 0x%08x!\n", index); | |
232 | } | |
233 | } | |
234 | ||
d38ceaf9 AD |
235 | /** |
236 | * amdgpu_invalid_rreg - dummy reg read function | |
237 | * | |
238 | * @adev: amdgpu device pointer | |
239 | * @reg: offset of register | |
240 | * | |
241 | * Dummy register read function. Used for register blocks | |
242 | * that certain asics don't have (all asics). | |
243 | * Returns the value in the register. | |
244 | */ | |
245 | static uint32_t amdgpu_invalid_rreg(struct amdgpu_device *adev, uint32_t reg) | |
246 | { | |
247 | DRM_ERROR("Invalid callback to read register 0x%04X\n", reg); | |
248 | BUG(); | |
249 | return 0; | |
250 | } | |
251 | ||
252 | /** | |
253 | * amdgpu_invalid_wreg - dummy reg write function | |
254 | * | |
255 | * @adev: amdgpu device pointer | |
256 | * @reg: offset of register | |
257 | * @v: value to write to the register | |
258 | * | |
259 | * Dummy register read function. Used for register blocks | |
260 | * that certain asics don't have (all asics). | |
261 | */ | |
262 | static void amdgpu_invalid_wreg(struct amdgpu_device *adev, uint32_t reg, uint32_t v) | |
263 | { | |
264 | DRM_ERROR("Invalid callback to write register 0x%04X with 0x%08X\n", | |
265 | reg, v); | |
266 | BUG(); | |
267 | } | |
268 | ||
269 | /** | |
270 | * amdgpu_block_invalid_rreg - dummy reg read function | |
271 | * | |
272 | * @adev: amdgpu device pointer | |
273 | * @block: offset of instance | |
274 | * @reg: offset of register | |
275 | * | |
276 | * Dummy register read function. Used for register blocks | |
277 | * that certain asics don't have (all asics). | |
278 | * Returns the value in the register. | |
279 | */ | |
280 | static uint32_t amdgpu_block_invalid_rreg(struct amdgpu_device *adev, | |
281 | uint32_t block, uint32_t reg) | |
282 | { | |
283 | DRM_ERROR("Invalid callback to read register 0x%04X in block 0x%04X\n", | |
284 | reg, block); | |
285 | BUG(); | |
286 | return 0; | |
287 | } | |
288 | ||
289 | /** | |
290 | * amdgpu_block_invalid_wreg - dummy reg write function | |
291 | * | |
292 | * @adev: amdgpu device pointer | |
293 | * @block: offset of instance | |
294 | * @reg: offset of register | |
295 | * @v: value to write to the register | |
296 | * | |
297 | * Dummy register read function. Used for register blocks | |
298 | * that certain asics don't have (all asics). | |
299 | */ | |
300 | static void amdgpu_block_invalid_wreg(struct amdgpu_device *adev, | |
301 | uint32_t block, | |
302 | uint32_t reg, uint32_t v) | |
303 | { | |
304 | DRM_ERROR("Invalid block callback to write register 0x%04X in block 0x%04X with 0x%08X\n", | |
305 | reg, block, v); | |
306 | BUG(); | |
307 | } | |
308 | ||
309 | static int amdgpu_vram_scratch_init(struct amdgpu_device *adev) | |
310 | { | |
311 | int r; | |
312 | ||
313 | if (adev->vram_scratch.robj == NULL) { | |
314 | r = amdgpu_bo_create(adev, AMDGPU_GPU_PAGE_SIZE, | |
857d913d | 315 | PAGE_SIZE, true, AMDGPU_GEM_DOMAIN_VRAM, |
03f48dd5 CK |
316 | AMDGPU_GEM_CREATE_CPU_ACCESS_REQUIRED | |
317 | AMDGPU_GEM_CREATE_VRAM_CONTIGUOUS, | |
72d7668b | 318 | NULL, NULL, &adev->vram_scratch.robj); |
d38ceaf9 AD |
319 | if (r) { |
320 | return r; | |
321 | } | |
322 | } | |
323 | ||
324 | r = amdgpu_bo_reserve(adev->vram_scratch.robj, false); | |
325 | if (unlikely(r != 0)) | |
326 | return r; | |
327 | r = amdgpu_bo_pin(adev->vram_scratch.robj, | |
328 | AMDGPU_GEM_DOMAIN_VRAM, &adev->vram_scratch.gpu_addr); | |
329 | if (r) { | |
330 | amdgpu_bo_unreserve(adev->vram_scratch.robj); | |
331 | return r; | |
332 | } | |
333 | r = amdgpu_bo_kmap(adev->vram_scratch.robj, | |
334 | (void **)&adev->vram_scratch.ptr); | |
335 | if (r) | |
336 | amdgpu_bo_unpin(adev->vram_scratch.robj); | |
337 | amdgpu_bo_unreserve(adev->vram_scratch.robj); | |
338 | ||
339 | return r; | |
340 | } | |
341 | ||
342 | static void amdgpu_vram_scratch_fini(struct amdgpu_device *adev) | |
343 | { | |
344 | int r; | |
345 | ||
346 | if (adev->vram_scratch.robj == NULL) { | |
347 | return; | |
348 | } | |
349 | r = amdgpu_bo_reserve(adev->vram_scratch.robj, false); | |
350 | if (likely(r == 0)) { | |
351 | amdgpu_bo_kunmap(adev->vram_scratch.robj); | |
352 | amdgpu_bo_unpin(adev->vram_scratch.robj); | |
353 | amdgpu_bo_unreserve(adev->vram_scratch.robj); | |
354 | } | |
355 | amdgpu_bo_unref(&adev->vram_scratch.robj); | |
356 | } | |
357 | ||
358 | /** | |
359 | * amdgpu_program_register_sequence - program an array of registers. | |
360 | * | |
361 | * @adev: amdgpu_device pointer | |
362 | * @registers: pointer to the register array | |
363 | * @array_size: size of the register array | |
364 | * | |
365 | * Programs an array or registers with and and or masks. | |
366 | * This is a helper for setting golden registers. | |
367 | */ | |
368 | void amdgpu_program_register_sequence(struct amdgpu_device *adev, | |
369 | const u32 *registers, | |
370 | const u32 array_size) | |
371 | { | |
372 | u32 tmp, reg, and_mask, or_mask; | |
373 | int i; | |
374 | ||
375 | if (array_size % 3) | |
376 | return; | |
377 | ||
378 | for (i = 0; i < array_size; i +=3) { | |
379 | reg = registers[i + 0]; | |
380 | and_mask = registers[i + 1]; | |
381 | or_mask = registers[i + 2]; | |
382 | ||
383 | if (and_mask == 0xffffffff) { | |
384 | tmp = or_mask; | |
385 | } else { | |
386 | tmp = RREG32(reg); | |
387 | tmp &= ~and_mask; | |
388 | tmp |= or_mask; | |
389 | } | |
390 | WREG32(reg, tmp); | |
391 | } | |
392 | } | |
393 | ||
394 | void amdgpu_pci_config_reset(struct amdgpu_device *adev) | |
395 | { | |
396 | pci_write_config_dword(adev->pdev, 0x7c, AMDGPU_ASIC_RESET_DATA); | |
397 | } | |
398 | ||
399 | /* | |
400 | * GPU doorbell aperture helpers function. | |
401 | */ | |
402 | /** | |
403 | * amdgpu_doorbell_init - Init doorbell driver information. | |
404 | * | |
405 | * @adev: amdgpu_device pointer | |
406 | * | |
407 | * Init doorbell driver information (CIK) | |
408 | * Returns 0 on success, error on failure. | |
409 | */ | |
410 | static int amdgpu_doorbell_init(struct amdgpu_device *adev) | |
411 | { | |
412 | /* doorbell bar mapping */ | |
413 | adev->doorbell.base = pci_resource_start(adev->pdev, 2); | |
414 | adev->doorbell.size = pci_resource_len(adev->pdev, 2); | |
415 | ||
edf600da | 416 | adev->doorbell.num_doorbells = min_t(u32, adev->doorbell.size / sizeof(u32), |
d38ceaf9 AD |
417 | AMDGPU_DOORBELL_MAX_ASSIGNMENT+1); |
418 | if (adev->doorbell.num_doorbells == 0) | |
419 | return -EINVAL; | |
420 | ||
421 | adev->doorbell.ptr = ioremap(adev->doorbell.base, adev->doorbell.num_doorbells * sizeof(u32)); | |
422 | if (adev->doorbell.ptr == NULL) { | |
423 | return -ENOMEM; | |
424 | } | |
425 | DRM_INFO("doorbell mmio base: 0x%08X\n", (uint32_t)adev->doorbell.base); | |
426 | DRM_INFO("doorbell mmio size: %u\n", (unsigned)adev->doorbell.size); | |
427 | ||
428 | return 0; | |
429 | } | |
430 | ||
431 | /** | |
432 | * amdgpu_doorbell_fini - Tear down doorbell driver information. | |
433 | * | |
434 | * @adev: amdgpu_device pointer | |
435 | * | |
436 | * Tear down doorbell driver information (CIK) | |
437 | */ | |
438 | static void amdgpu_doorbell_fini(struct amdgpu_device *adev) | |
439 | { | |
440 | iounmap(adev->doorbell.ptr); | |
441 | adev->doorbell.ptr = NULL; | |
442 | } | |
443 | ||
444 | /** | |
445 | * amdgpu_doorbell_get_kfd_info - Report doorbell configuration required to | |
446 | * setup amdkfd | |
447 | * | |
448 | * @adev: amdgpu_device pointer | |
449 | * @aperture_base: output returning doorbell aperture base physical address | |
450 | * @aperture_size: output returning doorbell aperture size in bytes | |
451 | * @start_offset: output returning # of doorbell bytes reserved for amdgpu. | |
452 | * | |
453 | * amdgpu and amdkfd share the doorbell aperture. amdgpu sets it up, | |
454 | * takes doorbells required for its own rings and reports the setup to amdkfd. | |
455 | * amdgpu reserved doorbells are at the start of the doorbell aperture. | |
456 | */ | |
457 | void amdgpu_doorbell_get_kfd_info(struct amdgpu_device *adev, | |
458 | phys_addr_t *aperture_base, | |
459 | size_t *aperture_size, | |
460 | size_t *start_offset) | |
461 | { | |
462 | /* | |
463 | * The first num_doorbells are used by amdgpu. | |
464 | * amdkfd takes whatever's left in the aperture. | |
465 | */ | |
466 | if (adev->doorbell.size > adev->doorbell.num_doorbells * sizeof(u32)) { | |
467 | *aperture_base = adev->doorbell.base; | |
468 | *aperture_size = adev->doorbell.size; | |
469 | *start_offset = adev->doorbell.num_doorbells * sizeof(u32); | |
470 | } else { | |
471 | *aperture_base = 0; | |
472 | *aperture_size = 0; | |
473 | *start_offset = 0; | |
474 | } | |
475 | } | |
476 | ||
477 | /* | |
478 | * amdgpu_wb_*() | |
479 | * Writeback is the the method by which the the GPU updates special pages | |
480 | * in memory with the status of certain GPU events (fences, ring pointers, | |
481 | * etc.). | |
482 | */ | |
483 | ||
484 | /** | |
485 | * amdgpu_wb_fini - Disable Writeback and free memory | |
486 | * | |
487 | * @adev: amdgpu_device pointer | |
488 | * | |
489 | * Disables Writeback and frees the Writeback memory (all asics). | |
490 | * Used at driver shutdown. | |
491 | */ | |
492 | static void amdgpu_wb_fini(struct amdgpu_device *adev) | |
493 | { | |
494 | if (adev->wb.wb_obj) { | |
a76ed485 AD |
495 | amdgpu_bo_free_kernel(&adev->wb.wb_obj, |
496 | &adev->wb.gpu_addr, | |
497 | (void **)&adev->wb.wb); | |
d38ceaf9 AD |
498 | adev->wb.wb_obj = NULL; |
499 | } | |
500 | } | |
501 | ||
502 | /** | |
503 | * amdgpu_wb_init- Init Writeback driver info and allocate memory | |
504 | * | |
505 | * @adev: amdgpu_device pointer | |
506 | * | |
507 | * Disables Writeback and frees the Writeback memory (all asics). | |
508 | * Used at driver startup. | |
509 | * Returns 0 on success or an -error on failure. | |
510 | */ | |
511 | static int amdgpu_wb_init(struct amdgpu_device *adev) | |
512 | { | |
513 | int r; | |
514 | ||
515 | if (adev->wb.wb_obj == NULL) { | |
60a970a6 | 516 | r = amdgpu_bo_create_kernel(adev, AMDGPU_MAX_WB * sizeof(uint32_t), |
a76ed485 AD |
517 | PAGE_SIZE, AMDGPU_GEM_DOMAIN_GTT, |
518 | &adev->wb.wb_obj, &adev->wb.gpu_addr, | |
519 | (void **)&adev->wb.wb); | |
d38ceaf9 AD |
520 | if (r) { |
521 | dev_warn(adev->dev, "(%d) create WB bo failed\n", r); | |
522 | return r; | |
523 | } | |
d38ceaf9 AD |
524 | |
525 | adev->wb.num_wb = AMDGPU_MAX_WB; | |
526 | memset(&adev->wb.used, 0, sizeof(adev->wb.used)); | |
527 | ||
528 | /* clear wb memory */ | |
60a970a6 | 529 | memset((char *)adev->wb.wb, 0, AMDGPU_MAX_WB * sizeof(uint32_t)); |
d38ceaf9 AD |
530 | } |
531 | ||
532 | return 0; | |
533 | } | |
534 | ||
535 | /** | |
536 | * amdgpu_wb_get - Allocate a wb entry | |
537 | * | |
538 | * @adev: amdgpu_device pointer | |
539 | * @wb: wb index | |
540 | * | |
541 | * Allocate a wb slot for use by the driver (all asics). | |
542 | * Returns 0 on success or -EINVAL on failure. | |
543 | */ | |
544 | int amdgpu_wb_get(struct amdgpu_device *adev, u32 *wb) | |
545 | { | |
546 | unsigned long offset = find_first_zero_bit(adev->wb.used, adev->wb.num_wb); | |
547 | if (offset < adev->wb.num_wb) { | |
548 | __set_bit(offset, adev->wb.used); | |
549 | *wb = offset; | |
550 | return 0; | |
551 | } else { | |
552 | return -EINVAL; | |
553 | } | |
554 | } | |
555 | ||
7014285a KW |
556 | /** |
557 | * amdgpu_wb_get_64bit - Allocate a wb entry | |
558 | * | |
559 | * @adev: amdgpu_device pointer | |
560 | * @wb: wb index | |
561 | * | |
562 | * Allocate a wb slot for use by the driver (all asics). | |
563 | * Returns 0 on success or -EINVAL on failure. | |
564 | */ | |
565 | int amdgpu_wb_get_64bit(struct amdgpu_device *adev, u32 *wb) | |
566 | { | |
567 | unsigned long offset = bitmap_find_next_zero_area_off(adev->wb.used, | |
568 | adev->wb.num_wb, 0, 2, 7, 0); | |
569 | if ((offset + 1) < adev->wb.num_wb) { | |
570 | __set_bit(offset, adev->wb.used); | |
571 | __set_bit(offset + 1, adev->wb.used); | |
572 | *wb = offset; | |
573 | return 0; | |
574 | } else { | |
575 | return -EINVAL; | |
576 | } | |
577 | } | |
578 | ||
d38ceaf9 AD |
579 | /** |
580 | * amdgpu_wb_free - Free a wb entry | |
581 | * | |
582 | * @adev: amdgpu_device pointer | |
583 | * @wb: wb index | |
584 | * | |
585 | * Free a wb slot allocated for use by the driver (all asics) | |
586 | */ | |
587 | void amdgpu_wb_free(struct amdgpu_device *adev, u32 wb) | |
588 | { | |
589 | if (wb < adev->wb.num_wb) | |
590 | __clear_bit(wb, adev->wb.used); | |
591 | } | |
592 | ||
7014285a KW |
593 | /** |
594 | * amdgpu_wb_free_64bit - Free a wb entry | |
595 | * | |
596 | * @adev: amdgpu_device pointer | |
597 | * @wb: wb index | |
598 | * | |
599 | * Free a wb slot allocated for use by the driver (all asics) | |
600 | */ | |
601 | void amdgpu_wb_free_64bit(struct amdgpu_device *adev, u32 wb) | |
602 | { | |
603 | if ((wb + 1) < adev->wb.num_wb) { | |
604 | __clear_bit(wb, adev->wb.used); | |
605 | __clear_bit(wb + 1, adev->wb.used); | |
606 | } | |
607 | } | |
608 | ||
d38ceaf9 AD |
609 | /** |
610 | * amdgpu_vram_location - try to find VRAM location | |
611 | * @adev: amdgpu device structure holding all necessary informations | |
612 | * @mc: memory controller structure holding memory informations | |
613 | * @base: base address at which to put VRAM | |
614 | * | |
615 | * Function will place try to place VRAM at base address provided | |
616 | * as parameter (which is so far either PCI aperture address or | |
617 | * for IGP TOM base address). | |
618 | * | |
619 | * If there is not enough space to fit the unvisible VRAM in the 32bits | |
620 | * address space then we limit the VRAM size to the aperture. | |
621 | * | |
622 | * Note: We don't explicitly enforce VRAM start to be aligned on VRAM size, | |
623 | * this shouldn't be a problem as we are using the PCI aperture as a reference. | |
624 | * Otherwise this would be needed for rv280, all r3xx, and all r4xx, but | |
625 | * not IGP. | |
626 | * | |
627 | * Note: we use mc_vram_size as on some board we need to program the mc to | |
628 | * cover the whole aperture even if VRAM size is inferior to aperture size | |
629 | * Novell bug 204882 + along with lots of ubuntu ones | |
630 | * | |
631 | * Note: when limiting vram it's safe to overwritte real_vram_size because | |
632 | * we are not in case where real_vram_size is inferior to mc_vram_size (ie | |
633 | * note afected by bogus hw of Novell bug 204882 + along with lots of ubuntu | |
634 | * ones) | |
635 | * | |
636 | * Note: IGP TOM addr should be the same as the aperture addr, we don't | |
637 | * explicitly check for that thought. | |
638 | * | |
639 | * FIXME: when reducing VRAM size align new size on power of 2. | |
640 | */ | |
641 | void amdgpu_vram_location(struct amdgpu_device *adev, struct amdgpu_mc *mc, u64 base) | |
642 | { | |
643 | uint64_t limit = (uint64_t)amdgpu_vram_limit << 20; | |
644 | ||
645 | mc->vram_start = base; | |
646 | if (mc->mc_vram_size > (adev->mc.mc_mask - base + 1)) { | |
647 | dev_warn(adev->dev, "limiting VRAM to PCI aperture size\n"); | |
648 | mc->real_vram_size = mc->aper_size; | |
649 | mc->mc_vram_size = mc->aper_size; | |
650 | } | |
651 | mc->vram_end = mc->vram_start + mc->mc_vram_size - 1; | |
652 | if (limit && limit < mc->real_vram_size) | |
653 | mc->real_vram_size = limit; | |
654 | dev_info(adev->dev, "VRAM: %lluM 0x%016llX - 0x%016llX (%lluM used)\n", | |
655 | mc->mc_vram_size >> 20, mc->vram_start, | |
656 | mc->vram_end, mc->real_vram_size >> 20); | |
657 | } | |
658 | ||
659 | /** | |
660 | * amdgpu_gtt_location - try to find GTT location | |
661 | * @adev: amdgpu device structure holding all necessary informations | |
662 | * @mc: memory controller structure holding memory informations | |
663 | * | |
664 | * Function will place try to place GTT before or after VRAM. | |
665 | * | |
666 | * If GTT size is bigger than space left then we ajust GTT size. | |
667 | * Thus function will never fails. | |
668 | * | |
669 | * FIXME: when reducing GTT size align new size on power of 2. | |
670 | */ | |
671 | void amdgpu_gtt_location(struct amdgpu_device *adev, struct amdgpu_mc *mc) | |
672 | { | |
673 | u64 size_af, size_bf; | |
674 | ||
675 | size_af = ((adev->mc.mc_mask - mc->vram_end) + mc->gtt_base_align) & ~mc->gtt_base_align; | |
676 | size_bf = mc->vram_start & ~mc->gtt_base_align; | |
677 | if (size_bf > size_af) { | |
678 | if (mc->gtt_size > size_bf) { | |
679 | dev_warn(adev->dev, "limiting GTT\n"); | |
680 | mc->gtt_size = size_bf; | |
681 | } | |
9dc5a91e | 682 | mc->gtt_start = 0; |
d38ceaf9 AD |
683 | } else { |
684 | if (mc->gtt_size > size_af) { | |
685 | dev_warn(adev->dev, "limiting GTT\n"); | |
686 | mc->gtt_size = size_af; | |
687 | } | |
688 | mc->gtt_start = (mc->vram_end + 1 + mc->gtt_base_align) & ~mc->gtt_base_align; | |
689 | } | |
690 | mc->gtt_end = mc->gtt_start + mc->gtt_size - 1; | |
691 | dev_info(adev->dev, "GTT: %lluM 0x%016llX - 0x%016llX\n", | |
692 | mc->gtt_size >> 20, mc->gtt_start, mc->gtt_end); | |
693 | } | |
694 | ||
695 | /* | |
696 | * GPU helpers function. | |
697 | */ | |
698 | /** | |
c836fec5 | 699 | * amdgpu_need_post - check if the hw need post or not |
d38ceaf9 AD |
700 | * |
701 | * @adev: amdgpu_device pointer | |
702 | * | |
c836fec5 JQ |
703 | * Check if the asic has been initialized (all asics) at driver startup |
704 | * or post is needed if hw reset is performed. | |
705 | * Returns true if need or false if not. | |
d38ceaf9 | 706 | */ |
c836fec5 | 707 | bool amdgpu_need_post(struct amdgpu_device *adev) |
d38ceaf9 AD |
708 | { |
709 | uint32_t reg; | |
710 | ||
c836fec5 JQ |
711 | if (adev->has_hw_reset) { |
712 | adev->has_hw_reset = false; | |
713 | return true; | |
714 | } | |
d38ceaf9 | 715 | /* then check MEM_SIZE, in case the crtcs are off */ |
bbf282d8 | 716 | reg = amdgpu_asic_get_config_memsize(adev); |
d38ceaf9 AD |
717 | |
718 | if (reg) | |
c836fec5 | 719 | return false; |
d38ceaf9 | 720 | |
c836fec5 | 721 | return true; |
d38ceaf9 AD |
722 | |
723 | } | |
724 | ||
bec86378 ML |
725 | static bool amdgpu_vpost_needed(struct amdgpu_device *adev) |
726 | { | |
727 | if (amdgpu_sriov_vf(adev)) | |
728 | return false; | |
729 | ||
730 | if (amdgpu_passthrough(adev)) { | |
1da2c326 ML |
731 | /* for FIJI: In whole GPU pass-through virtualization case, after VM reboot |
732 | * some old smc fw still need driver do vPost otherwise gpu hang, while | |
733 | * those smc fw version above 22.15 doesn't have this flaw, so we force | |
734 | * vpost executed for smc version below 22.15 | |
bec86378 ML |
735 | */ |
736 | if (adev->asic_type == CHIP_FIJI) { | |
737 | int err; | |
738 | uint32_t fw_ver; | |
739 | err = request_firmware(&adev->pm.fw, "amdgpu/fiji_smc.bin", adev->dev); | |
740 | /* force vPost if error occured */ | |
741 | if (err) | |
742 | return true; | |
743 | ||
744 | fw_ver = *((uint32_t *)adev->pm.fw->data + 69); | |
1da2c326 ML |
745 | if (fw_ver < 0x00160e00) |
746 | return true; | |
bec86378 | 747 | } |
bec86378 | 748 | } |
c836fec5 | 749 | return amdgpu_need_post(adev); |
bec86378 ML |
750 | } |
751 | ||
d38ceaf9 AD |
752 | /** |
753 | * amdgpu_dummy_page_init - init dummy page used by the driver | |
754 | * | |
755 | * @adev: amdgpu_device pointer | |
756 | * | |
757 | * Allocate the dummy page used by the driver (all asics). | |
758 | * This dummy page is used by the driver as a filler for gart entries | |
759 | * when pages are taken out of the GART | |
760 | * Returns 0 on sucess, -ENOMEM on failure. | |
761 | */ | |
762 | int amdgpu_dummy_page_init(struct amdgpu_device *adev) | |
763 | { | |
764 | if (adev->dummy_page.page) | |
765 | return 0; | |
766 | adev->dummy_page.page = alloc_page(GFP_DMA32 | GFP_KERNEL | __GFP_ZERO); | |
767 | if (adev->dummy_page.page == NULL) | |
768 | return -ENOMEM; | |
769 | adev->dummy_page.addr = pci_map_page(adev->pdev, adev->dummy_page.page, | |
770 | 0, PAGE_SIZE, PCI_DMA_BIDIRECTIONAL); | |
771 | if (pci_dma_mapping_error(adev->pdev, adev->dummy_page.addr)) { | |
772 | dev_err(&adev->pdev->dev, "Failed to DMA MAP the dummy page\n"); | |
773 | __free_page(adev->dummy_page.page); | |
774 | adev->dummy_page.page = NULL; | |
775 | return -ENOMEM; | |
776 | } | |
777 | return 0; | |
778 | } | |
779 | ||
780 | /** | |
781 | * amdgpu_dummy_page_fini - free dummy page used by the driver | |
782 | * | |
783 | * @adev: amdgpu_device pointer | |
784 | * | |
785 | * Frees the dummy page used by the driver (all asics). | |
786 | */ | |
787 | void amdgpu_dummy_page_fini(struct amdgpu_device *adev) | |
788 | { | |
789 | if (adev->dummy_page.page == NULL) | |
790 | return; | |
791 | pci_unmap_page(adev->pdev, adev->dummy_page.addr, | |
792 | PAGE_SIZE, PCI_DMA_BIDIRECTIONAL); | |
793 | __free_page(adev->dummy_page.page); | |
794 | adev->dummy_page.page = NULL; | |
795 | } | |
796 | ||
797 | ||
798 | /* ATOM accessor methods */ | |
799 | /* | |
800 | * ATOM is an interpreted byte code stored in tables in the vbios. The | |
801 | * driver registers callbacks to access registers and the interpreter | |
802 | * in the driver parses the tables and executes then to program specific | |
803 | * actions (set display modes, asic init, etc.). See amdgpu_atombios.c, | |
804 | * atombios.h, and atom.c | |
805 | */ | |
806 | ||
807 | /** | |
808 | * cail_pll_read - read PLL register | |
809 | * | |
810 | * @info: atom card_info pointer | |
811 | * @reg: PLL register offset | |
812 | * | |
813 | * Provides a PLL register accessor for the atom interpreter (r4xx+). | |
814 | * Returns the value of the PLL register. | |
815 | */ | |
816 | static uint32_t cail_pll_read(struct card_info *info, uint32_t reg) | |
817 | { | |
818 | return 0; | |
819 | } | |
820 | ||
821 | /** | |
822 | * cail_pll_write - write PLL register | |
823 | * | |
824 | * @info: atom card_info pointer | |
825 | * @reg: PLL register offset | |
826 | * @val: value to write to the pll register | |
827 | * | |
828 | * Provides a PLL register accessor for the atom interpreter (r4xx+). | |
829 | */ | |
830 | static void cail_pll_write(struct card_info *info, uint32_t reg, uint32_t val) | |
831 | { | |
832 | ||
833 | } | |
834 | ||
835 | /** | |
836 | * cail_mc_read - read MC (Memory Controller) register | |
837 | * | |
838 | * @info: atom card_info pointer | |
839 | * @reg: MC register offset | |
840 | * | |
841 | * Provides an MC register accessor for the atom interpreter (r4xx+). | |
842 | * Returns the value of the MC register. | |
843 | */ | |
844 | static uint32_t cail_mc_read(struct card_info *info, uint32_t reg) | |
845 | { | |
846 | return 0; | |
847 | } | |
848 | ||
849 | /** | |
850 | * cail_mc_write - write MC (Memory Controller) register | |
851 | * | |
852 | * @info: atom card_info pointer | |
853 | * @reg: MC register offset | |
854 | * @val: value to write to the pll register | |
855 | * | |
856 | * Provides a MC register accessor for the atom interpreter (r4xx+). | |
857 | */ | |
858 | static void cail_mc_write(struct card_info *info, uint32_t reg, uint32_t val) | |
859 | { | |
860 | ||
861 | } | |
862 | ||
863 | /** | |
864 | * cail_reg_write - write MMIO register | |
865 | * | |
866 | * @info: atom card_info pointer | |
867 | * @reg: MMIO register offset | |
868 | * @val: value to write to the pll register | |
869 | * | |
870 | * Provides a MMIO register accessor for the atom interpreter (r4xx+). | |
871 | */ | |
872 | static void cail_reg_write(struct card_info *info, uint32_t reg, uint32_t val) | |
873 | { | |
874 | struct amdgpu_device *adev = info->dev->dev_private; | |
875 | ||
876 | WREG32(reg, val); | |
877 | } | |
878 | ||
879 | /** | |
880 | * cail_reg_read - read MMIO register | |
881 | * | |
882 | * @info: atom card_info pointer | |
883 | * @reg: MMIO register offset | |
884 | * | |
885 | * Provides an MMIO register accessor for the atom interpreter (r4xx+). | |
886 | * Returns the value of the MMIO register. | |
887 | */ | |
888 | static uint32_t cail_reg_read(struct card_info *info, uint32_t reg) | |
889 | { | |
890 | struct amdgpu_device *adev = info->dev->dev_private; | |
891 | uint32_t r; | |
892 | ||
893 | r = RREG32(reg); | |
894 | return r; | |
895 | } | |
896 | ||
897 | /** | |
898 | * cail_ioreg_write - write IO register | |
899 | * | |
900 | * @info: atom card_info pointer | |
901 | * @reg: IO register offset | |
902 | * @val: value to write to the pll register | |
903 | * | |
904 | * Provides a IO register accessor for the atom interpreter (r4xx+). | |
905 | */ | |
906 | static void cail_ioreg_write(struct card_info *info, uint32_t reg, uint32_t val) | |
907 | { | |
908 | struct amdgpu_device *adev = info->dev->dev_private; | |
909 | ||
910 | WREG32_IO(reg, val); | |
911 | } | |
912 | ||
913 | /** | |
914 | * cail_ioreg_read - read IO register | |
915 | * | |
916 | * @info: atom card_info pointer | |
917 | * @reg: IO register offset | |
918 | * | |
919 | * Provides an IO register accessor for the atom interpreter (r4xx+). | |
920 | * Returns the value of the IO register. | |
921 | */ | |
922 | static uint32_t cail_ioreg_read(struct card_info *info, uint32_t reg) | |
923 | { | |
924 | struct amdgpu_device *adev = info->dev->dev_private; | |
925 | uint32_t r; | |
926 | ||
927 | r = RREG32_IO(reg); | |
928 | return r; | |
929 | } | |
930 | ||
931 | /** | |
932 | * amdgpu_atombios_fini - free the driver info and callbacks for atombios | |
933 | * | |
934 | * @adev: amdgpu_device pointer | |
935 | * | |
936 | * Frees the driver info and register access callbacks for the ATOM | |
937 | * interpreter (r4xx+). | |
938 | * Called at driver shutdown. | |
939 | */ | |
940 | static void amdgpu_atombios_fini(struct amdgpu_device *adev) | |
941 | { | |
89e0ec9f | 942 | if (adev->mode_info.atom_context) { |
d38ceaf9 | 943 | kfree(adev->mode_info.atom_context->scratch); |
89e0ec9f ML |
944 | kfree(adev->mode_info.atom_context->iio); |
945 | } | |
d38ceaf9 AD |
946 | kfree(adev->mode_info.atom_context); |
947 | adev->mode_info.atom_context = NULL; | |
948 | kfree(adev->mode_info.atom_card_info); | |
949 | adev->mode_info.atom_card_info = NULL; | |
950 | } | |
951 | ||
952 | /** | |
953 | * amdgpu_atombios_init - init the driver info and callbacks for atombios | |
954 | * | |
955 | * @adev: amdgpu_device pointer | |
956 | * | |
957 | * Initializes the driver info and register access callbacks for the | |
958 | * ATOM interpreter (r4xx+). | |
959 | * Returns 0 on sucess, -ENOMEM on failure. | |
960 | * Called at driver startup. | |
961 | */ | |
962 | static int amdgpu_atombios_init(struct amdgpu_device *adev) | |
963 | { | |
964 | struct card_info *atom_card_info = | |
965 | kzalloc(sizeof(struct card_info), GFP_KERNEL); | |
966 | ||
967 | if (!atom_card_info) | |
968 | return -ENOMEM; | |
969 | ||
970 | adev->mode_info.atom_card_info = atom_card_info; | |
971 | atom_card_info->dev = adev->ddev; | |
972 | atom_card_info->reg_read = cail_reg_read; | |
973 | atom_card_info->reg_write = cail_reg_write; | |
974 | /* needed for iio ops */ | |
975 | if (adev->rio_mem) { | |
976 | atom_card_info->ioreg_read = cail_ioreg_read; | |
977 | atom_card_info->ioreg_write = cail_ioreg_write; | |
978 | } else { | |
b64a18c5 | 979 | DRM_INFO("PCI I/O BAR is not found. Using MMIO to access ATOM BIOS\n"); |
d38ceaf9 AD |
980 | atom_card_info->ioreg_read = cail_reg_read; |
981 | atom_card_info->ioreg_write = cail_reg_write; | |
982 | } | |
983 | atom_card_info->mc_read = cail_mc_read; | |
984 | atom_card_info->mc_write = cail_mc_write; | |
985 | atom_card_info->pll_read = cail_pll_read; | |
986 | atom_card_info->pll_write = cail_pll_write; | |
987 | ||
988 | adev->mode_info.atom_context = amdgpu_atom_parse(atom_card_info, adev->bios); | |
989 | if (!adev->mode_info.atom_context) { | |
990 | amdgpu_atombios_fini(adev); | |
991 | return -ENOMEM; | |
992 | } | |
993 | ||
994 | mutex_init(&adev->mode_info.atom_context->mutex); | |
995 | amdgpu_atombios_scratch_regs_init(adev); | |
996 | amdgpu_atom_allocate_fb_scratch(adev->mode_info.atom_context); | |
997 | return 0; | |
998 | } | |
999 | ||
1000 | /* if we get transitioned to only one device, take VGA back */ | |
1001 | /** | |
1002 | * amdgpu_vga_set_decode - enable/disable vga decode | |
1003 | * | |
1004 | * @cookie: amdgpu_device pointer | |
1005 | * @state: enable/disable vga decode | |
1006 | * | |
1007 | * Enable/disable vga decode (all asics). | |
1008 | * Returns VGA resource flags. | |
1009 | */ | |
1010 | static unsigned int amdgpu_vga_set_decode(void *cookie, bool state) | |
1011 | { | |
1012 | struct amdgpu_device *adev = cookie; | |
1013 | amdgpu_asic_set_vga_state(adev, state); | |
1014 | if (state) | |
1015 | return VGA_RSRC_LEGACY_IO | VGA_RSRC_LEGACY_MEM | | |
1016 | VGA_RSRC_NORMAL_IO | VGA_RSRC_NORMAL_MEM; | |
1017 | else | |
1018 | return VGA_RSRC_NORMAL_IO | VGA_RSRC_NORMAL_MEM; | |
1019 | } | |
1020 | ||
1021 | /** | |
1022 | * amdgpu_check_pot_argument - check that argument is a power of two | |
1023 | * | |
1024 | * @arg: value to check | |
1025 | * | |
1026 | * Validates that a certain argument is a power of two (all asics). | |
1027 | * Returns true if argument is valid. | |
1028 | */ | |
1029 | static bool amdgpu_check_pot_argument(int arg) | |
1030 | { | |
1031 | return (arg & (arg - 1)) == 0; | |
1032 | } | |
1033 | ||
1034 | /** | |
1035 | * amdgpu_check_arguments - validate module params | |
1036 | * | |
1037 | * @adev: amdgpu_device pointer | |
1038 | * | |
1039 | * Validates certain module parameters and updates | |
1040 | * the associated values used by the driver (all asics). | |
1041 | */ | |
1042 | static void amdgpu_check_arguments(struct amdgpu_device *adev) | |
1043 | { | |
5b011235 CZ |
1044 | if (amdgpu_sched_jobs < 4) { |
1045 | dev_warn(adev->dev, "sched jobs (%d) must be at least 4\n", | |
1046 | amdgpu_sched_jobs); | |
1047 | amdgpu_sched_jobs = 4; | |
1048 | } else if (!amdgpu_check_pot_argument(amdgpu_sched_jobs)){ | |
1049 | dev_warn(adev->dev, "sched jobs (%d) must be a power of 2\n", | |
1050 | amdgpu_sched_jobs); | |
1051 | amdgpu_sched_jobs = roundup_pow_of_two(amdgpu_sched_jobs); | |
1052 | } | |
d38ceaf9 AD |
1053 | |
1054 | if (amdgpu_gart_size != -1) { | |
c4e1a13a | 1055 | /* gtt size must be greater or equal to 32M */ |
d38ceaf9 AD |
1056 | if (amdgpu_gart_size < 32) { |
1057 | dev_warn(adev->dev, "gart size (%d) too small\n", | |
1058 | amdgpu_gart_size); | |
1059 | amdgpu_gart_size = -1; | |
d38ceaf9 AD |
1060 | } |
1061 | } | |
1062 | ||
1063 | if (!amdgpu_check_pot_argument(amdgpu_vm_size)) { | |
1064 | dev_warn(adev->dev, "VM size (%d) must be a power of 2\n", | |
1065 | amdgpu_vm_size); | |
8dacc127 | 1066 | amdgpu_vm_size = 8; |
d38ceaf9 AD |
1067 | } |
1068 | ||
1069 | if (amdgpu_vm_size < 1) { | |
1070 | dev_warn(adev->dev, "VM size (%d) too small, min is 1GB\n", | |
1071 | amdgpu_vm_size); | |
8dacc127 | 1072 | amdgpu_vm_size = 8; |
d38ceaf9 AD |
1073 | } |
1074 | ||
1075 | /* | |
1076 | * Max GPUVM size for Cayman, SI and CI are 40 bits. | |
1077 | */ | |
1078 | if (amdgpu_vm_size > 1024) { | |
1079 | dev_warn(adev->dev, "VM size (%d) too large, max is 1TB\n", | |
1080 | amdgpu_vm_size); | |
8dacc127 | 1081 | amdgpu_vm_size = 8; |
d38ceaf9 AD |
1082 | } |
1083 | ||
1084 | /* defines number of bits in page table versus page directory, | |
1085 | * a page is 4KB so we have 12 bits offset, minimum 9 bits in the | |
1086 | * page table and the remaining bits are in the page directory */ | |
1087 | if (amdgpu_vm_block_size == -1) { | |
1088 | ||
1089 | /* Total bits covered by PD + PTs */ | |
1090 | unsigned bits = ilog2(amdgpu_vm_size) + 18; | |
1091 | ||
1092 | /* Make sure the PD is 4K in size up to 8GB address space. | |
1093 | Above that split equal between PD and PTs */ | |
1094 | if (amdgpu_vm_size <= 8) | |
1095 | amdgpu_vm_block_size = bits - 9; | |
1096 | else | |
1097 | amdgpu_vm_block_size = (bits + 3) / 2; | |
1098 | ||
1099 | } else if (amdgpu_vm_block_size < 9) { | |
1100 | dev_warn(adev->dev, "VM page table size (%d) too small\n", | |
1101 | amdgpu_vm_block_size); | |
1102 | amdgpu_vm_block_size = 9; | |
1103 | } | |
1104 | ||
1105 | if (amdgpu_vm_block_size > 24 || | |
1106 | (amdgpu_vm_size * 1024) < (1ull << amdgpu_vm_block_size)) { | |
1107 | dev_warn(adev->dev, "VM page table size (%d) too large\n", | |
1108 | amdgpu_vm_block_size); | |
1109 | amdgpu_vm_block_size = 9; | |
1110 | } | |
6a7f76e7 | 1111 | |
526bae37 | 1112 | if (amdgpu_vram_page_split != -1 && (amdgpu_vram_page_split < 16 || |
1113 | !amdgpu_check_pot_argument(amdgpu_vram_page_split))) { | |
6a7f76e7 CK |
1114 | dev_warn(adev->dev, "invalid VRAM page split (%d)\n", |
1115 | amdgpu_vram_page_split); | |
1116 | amdgpu_vram_page_split = 1024; | |
1117 | } | |
d38ceaf9 AD |
1118 | } |
1119 | ||
1120 | /** | |
1121 | * amdgpu_switcheroo_set_state - set switcheroo state | |
1122 | * | |
1123 | * @pdev: pci dev pointer | |
1694467b | 1124 | * @state: vga_switcheroo state |
d38ceaf9 AD |
1125 | * |
1126 | * Callback for the switcheroo driver. Suspends or resumes the | |
1127 | * the asics before or after it is powered up using ACPI methods. | |
1128 | */ | |
1129 | static void amdgpu_switcheroo_set_state(struct pci_dev *pdev, enum vga_switcheroo_state state) | |
1130 | { | |
1131 | struct drm_device *dev = pci_get_drvdata(pdev); | |
1132 | ||
1133 | if (amdgpu_device_is_px(dev) && state == VGA_SWITCHEROO_OFF) | |
1134 | return; | |
1135 | ||
1136 | if (state == VGA_SWITCHEROO_ON) { | |
1137 | unsigned d3_delay = dev->pdev->d3_delay; | |
1138 | ||
7ca85295 | 1139 | pr_info("amdgpu: switched on\n"); |
d38ceaf9 AD |
1140 | /* don't suspend or resume card normally */ |
1141 | dev->switch_power_state = DRM_SWITCH_POWER_CHANGING; | |
1142 | ||
810ddc3a | 1143 | amdgpu_device_resume(dev, true, true); |
d38ceaf9 AD |
1144 | |
1145 | dev->pdev->d3_delay = d3_delay; | |
1146 | ||
1147 | dev->switch_power_state = DRM_SWITCH_POWER_ON; | |
1148 | drm_kms_helper_poll_enable(dev); | |
1149 | } else { | |
7ca85295 | 1150 | pr_info("amdgpu: switched off\n"); |
d38ceaf9 AD |
1151 | drm_kms_helper_poll_disable(dev); |
1152 | dev->switch_power_state = DRM_SWITCH_POWER_CHANGING; | |
810ddc3a | 1153 | amdgpu_device_suspend(dev, true, true); |
d38ceaf9 AD |
1154 | dev->switch_power_state = DRM_SWITCH_POWER_OFF; |
1155 | } | |
1156 | } | |
1157 | ||
1158 | /** | |
1159 | * amdgpu_switcheroo_can_switch - see if switcheroo state can change | |
1160 | * | |
1161 | * @pdev: pci dev pointer | |
1162 | * | |
1163 | * Callback for the switcheroo driver. Check of the switcheroo | |
1164 | * state can be changed. | |
1165 | * Returns true if the state can be changed, false if not. | |
1166 | */ | |
1167 | static bool amdgpu_switcheroo_can_switch(struct pci_dev *pdev) | |
1168 | { | |
1169 | struct drm_device *dev = pci_get_drvdata(pdev); | |
1170 | ||
1171 | /* | |
1172 | * FIXME: open_count is protected by drm_global_mutex but that would lead to | |
1173 | * locking inversion with the driver load path. And the access here is | |
1174 | * completely racy anyway. So don't bother with locking for now. | |
1175 | */ | |
1176 | return dev->open_count == 0; | |
1177 | } | |
1178 | ||
1179 | static const struct vga_switcheroo_client_ops amdgpu_switcheroo_ops = { | |
1180 | .set_gpu_state = amdgpu_switcheroo_set_state, | |
1181 | .reprobe = NULL, | |
1182 | .can_switch = amdgpu_switcheroo_can_switch, | |
1183 | }; | |
1184 | ||
1185 | int amdgpu_set_clockgating_state(struct amdgpu_device *adev, | |
5fc3aeeb | 1186 | enum amd_ip_block_type block_type, |
1187 | enum amd_clockgating_state state) | |
d38ceaf9 AD |
1188 | { |
1189 | int i, r = 0; | |
1190 | ||
1191 | for (i = 0; i < adev->num_ip_blocks; i++) { | |
a1255107 | 1192 | if (!adev->ip_blocks[i].status.valid) |
9ecbe7f5 | 1193 | continue; |
c722865a RZ |
1194 | if (adev->ip_blocks[i].version->type != block_type) |
1195 | continue; | |
1196 | if (!adev->ip_blocks[i].version->funcs->set_clockgating_state) | |
1197 | continue; | |
1198 | r = adev->ip_blocks[i].version->funcs->set_clockgating_state( | |
1199 | (void *)adev, state); | |
1200 | if (r) | |
1201 | DRM_ERROR("set_clockgating_state of IP block <%s> failed %d\n", | |
1202 | adev->ip_blocks[i].version->funcs->name, r); | |
d38ceaf9 AD |
1203 | } |
1204 | return r; | |
1205 | } | |
1206 | ||
1207 | int amdgpu_set_powergating_state(struct amdgpu_device *adev, | |
5fc3aeeb | 1208 | enum amd_ip_block_type block_type, |
1209 | enum amd_powergating_state state) | |
d38ceaf9 AD |
1210 | { |
1211 | int i, r = 0; | |
1212 | ||
1213 | for (i = 0; i < adev->num_ip_blocks; i++) { | |
a1255107 | 1214 | if (!adev->ip_blocks[i].status.valid) |
9ecbe7f5 | 1215 | continue; |
c722865a RZ |
1216 | if (adev->ip_blocks[i].version->type != block_type) |
1217 | continue; | |
1218 | if (!adev->ip_blocks[i].version->funcs->set_powergating_state) | |
1219 | continue; | |
1220 | r = adev->ip_blocks[i].version->funcs->set_powergating_state( | |
1221 | (void *)adev, state); | |
1222 | if (r) | |
1223 | DRM_ERROR("set_powergating_state of IP block <%s> failed %d\n", | |
1224 | adev->ip_blocks[i].version->funcs->name, r); | |
d38ceaf9 AD |
1225 | } |
1226 | return r; | |
1227 | } | |
1228 | ||
6cb2d4e4 HR |
1229 | void amdgpu_get_clockgating_state(struct amdgpu_device *adev, u32 *flags) |
1230 | { | |
1231 | int i; | |
1232 | ||
1233 | for (i = 0; i < adev->num_ip_blocks; i++) { | |
1234 | if (!adev->ip_blocks[i].status.valid) | |
1235 | continue; | |
1236 | if (adev->ip_blocks[i].version->funcs->get_clockgating_state) | |
1237 | adev->ip_blocks[i].version->funcs->get_clockgating_state((void *)adev, flags); | |
1238 | } | |
1239 | } | |
1240 | ||
5dbbb60b AD |
1241 | int amdgpu_wait_for_idle(struct amdgpu_device *adev, |
1242 | enum amd_ip_block_type block_type) | |
1243 | { | |
1244 | int i, r; | |
1245 | ||
1246 | for (i = 0; i < adev->num_ip_blocks; i++) { | |
a1255107 | 1247 | if (!adev->ip_blocks[i].status.valid) |
9ecbe7f5 | 1248 | continue; |
a1255107 AD |
1249 | if (adev->ip_blocks[i].version->type == block_type) { |
1250 | r = adev->ip_blocks[i].version->funcs->wait_for_idle((void *)adev); | |
5dbbb60b AD |
1251 | if (r) |
1252 | return r; | |
1253 | break; | |
1254 | } | |
1255 | } | |
1256 | return 0; | |
1257 | ||
1258 | } | |
1259 | ||
1260 | bool amdgpu_is_idle(struct amdgpu_device *adev, | |
1261 | enum amd_ip_block_type block_type) | |
1262 | { | |
1263 | int i; | |
1264 | ||
1265 | for (i = 0; i < adev->num_ip_blocks; i++) { | |
a1255107 | 1266 | if (!adev->ip_blocks[i].status.valid) |
9ecbe7f5 | 1267 | continue; |
a1255107 AD |
1268 | if (adev->ip_blocks[i].version->type == block_type) |
1269 | return adev->ip_blocks[i].version->funcs->is_idle((void *)adev); | |
5dbbb60b AD |
1270 | } |
1271 | return true; | |
1272 | ||
1273 | } | |
1274 | ||
a1255107 AD |
1275 | struct amdgpu_ip_block * amdgpu_get_ip_block(struct amdgpu_device *adev, |
1276 | enum amd_ip_block_type type) | |
d38ceaf9 AD |
1277 | { |
1278 | int i; | |
1279 | ||
1280 | for (i = 0; i < adev->num_ip_blocks; i++) | |
a1255107 | 1281 | if (adev->ip_blocks[i].version->type == type) |
d38ceaf9 AD |
1282 | return &adev->ip_blocks[i]; |
1283 | ||
1284 | return NULL; | |
1285 | } | |
1286 | ||
1287 | /** | |
1288 | * amdgpu_ip_block_version_cmp | |
1289 | * | |
1290 | * @adev: amdgpu_device pointer | |
5fc3aeeb | 1291 | * @type: enum amd_ip_block_type |
d38ceaf9 AD |
1292 | * @major: major version |
1293 | * @minor: minor version | |
1294 | * | |
1295 | * return 0 if equal or greater | |
1296 | * return 1 if smaller or the ip_block doesn't exist | |
1297 | */ | |
1298 | int amdgpu_ip_block_version_cmp(struct amdgpu_device *adev, | |
5fc3aeeb | 1299 | enum amd_ip_block_type type, |
d38ceaf9 AD |
1300 | u32 major, u32 minor) |
1301 | { | |
a1255107 | 1302 | struct amdgpu_ip_block *ip_block = amdgpu_get_ip_block(adev, type); |
d38ceaf9 | 1303 | |
a1255107 AD |
1304 | if (ip_block && ((ip_block->version->major > major) || |
1305 | ((ip_block->version->major == major) && | |
1306 | (ip_block->version->minor >= minor)))) | |
d38ceaf9 AD |
1307 | return 0; |
1308 | ||
1309 | return 1; | |
1310 | } | |
1311 | ||
a1255107 AD |
1312 | /** |
1313 | * amdgpu_ip_block_add | |
1314 | * | |
1315 | * @adev: amdgpu_device pointer | |
1316 | * @ip_block_version: pointer to the IP to add | |
1317 | * | |
1318 | * Adds the IP block driver information to the collection of IPs | |
1319 | * on the asic. | |
1320 | */ | |
1321 | int amdgpu_ip_block_add(struct amdgpu_device *adev, | |
1322 | const struct amdgpu_ip_block_version *ip_block_version) | |
1323 | { | |
1324 | if (!ip_block_version) | |
1325 | return -EINVAL; | |
1326 | ||
1327 | adev->ip_blocks[adev->num_ip_blocks++].version = ip_block_version; | |
1328 | ||
1329 | return 0; | |
1330 | } | |
1331 | ||
483ef985 | 1332 | static void amdgpu_device_enable_virtual_display(struct amdgpu_device *adev) |
9accf2fd ED |
1333 | { |
1334 | adev->enable_virtual_display = false; | |
1335 | ||
1336 | if (amdgpu_virtual_display) { | |
1337 | struct drm_device *ddev = adev->ddev; | |
1338 | const char *pci_address_name = pci_name(ddev->pdev); | |
0f66356d | 1339 | char *pciaddstr, *pciaddstr_tmp, *pciaddname_tmp, *pciaddname; |
9accf2fd ED |
1340 | |
1341 | pciaddstr = kstrdup(amdgpu_virtual_display, GFP_KERNEL); | |
1342 | pciaddstr_tmp = pciaddstr; | |
0f66356d ED |
1343 | while ((pciaddname_tmp = strsep(&pciaddstr_tmp, ";"))) { |
1344 | pciaddname = strsep(&pciaddname_tmp, ","); | |
967de2a9 YT |
1345 | if (!strcmp("all", pciaddname) |
1346 | || !strcmp(pci_address_name, pciaddname)) { | |
0f66356d ED |
1347 | long num_crtc; |
1348 | int res = -1; | |
1349 | ||
9accf2fd | 1350 | adev->enable_virtual_display = true; |
0f66356d ED |
1351 | |
1352 | if (pciaddname_tmp) | |
1353 | res = kstrtol(pciaddname_tmp, 10, | |
1354 | &num_crtc); | |
1355 | ||
1356 | if (!res) { | |
1357 | if (num_crtc < 1) | |
1358 | num_crtc = 1; | |
1359 | if (num_crtc > 6) | |
1360 | num_crtc = 6; | |
1361 | adev->mode_info.num_crtc = num_crtc; | |
1362 | } else { | |
1363 | adev->mode_info.num_crtc = 1; | |
1364 | } | |
9accf2fd ED |
1365 | break; |
1366 | } | |
1367 | } | |
1368 | ||
0f66356d ED |
1369 | DRM_INFO("virtual display string:%s, %s:virtual_display:%d, num_crtc:%d\n", |
1370 | amdgpu_virtual_display, pci_address_name, | |
1371 | adev->enable_virtual_display, adev->mode_info.num_crtc); | |
9accf2fd ED |
1372 | |
1373 | kfree(pciaddstr); | |
1374 | } | |
1375 | } | |
1376 | ||
d38ceaf9 AD |
1377 | static int amdgpu_early_init(struct amdgpu_device *adev) |
1378 | { | |
aaa36a97 | 1379 | int i, r; |
d38ceaf9 | 1380 | |
483ef985 | 1381 | amdgpu_device_enable_virtual_display(adev); |
a6be7570 | 1382 | |
d38ceaf9 | 1383 | switch (adev->asic_type) { |
aaa36a97 AD |
1384 | case CHIP_TOPAZ: |
1385 | case CHIP_TONGA: | |
48299f95 | 1386 | case CHIP_FIJI: |
2cc0c0b5 FC |
1387 | case CHIP_POLARIS11: |
1388 | case CHIP_POLARIS10: | |
c4642a47 | 1389 | case CHIP_POLARIS12: |
aaa36a97 | 1390 | case CHIP_CARRIZO: |
39bb0c92 SL |
1391 | case CHIP_STONEY: |
1392 | if (adev->asic_type == CHIP_CARRIZO || adev->asic_type == CHIP_STONEY) | |
aaa36a97 AD |
1393 | adev->family = AMDGPU_FAMILY_CZ; |
1394 | else | |
1395 | adev->family = AMDGPU_FAMILY_VI; | |
1396 | ||
1397 | r = vi_set_ip_blocks(adev); | |
1398 | if (r) | |
1399 | return r; | |
1400 | break; | |
33f34802 KW |
1401 | #ifdef CONFIG_DRM_AMDGPU_SI |
1402 | case CHIP_VERDE: | |
1403 | case CHIP_TAHITI: | |
1404 | case CHIP_PITCAIRN: | |
1405 | case CHIP_OLAND: | |
1406 | case CHIP_HAINAN: | |
295d0daf | 1407 | adev->family = AMDGPU_FAMILY_SI; |
33f34802 KW |
1408 | r = si_set_ip_blocks(adev); |
1409 | if (r) | |
1410 | return r; | |
1411 | break; | |
1412 | #endif | |
a2e73f56 AD |
1413 | #ifdef CONFIG_DRM_AMDGPU_CIK |
1414 | case CHIP_BONAIRE: | |
1415 | case CHIP_HAWAII: | |
1416 | case CHIP_KAVERI: | |
1417 | case CHIP_KABINI: | |
1418 | case CHIP_MULLINS: | |
1419 | if ((adev->asic_type == CHIP_BONAIRE) || (adev->asic_type == CHIP_HAWAII)) | |
1420 | adev->family = AMDGPU_FAMILY_CI; | |
1421 | else | |
1422 | adev->family = AMDGPU_FAMILY_KV; | |
1423 | ||
1424 | r = cik_set_ip_blocks(adev); | |
1425 | if (r) | |
1426 | return r; | |
1427 | break; | |
1428 | #endif | |
d38ceaf9 AD |
1429 | default: |
1430 | /* FIXME: not supported yet */ | |
1431 | return -EINVAL; | |
1432 | } | |
1433 | ||
3149d9da XY |
1434 | if (amdgpu_sriov_vf(adev)) { |
1435 | r = amdgpu_virt_request_full_gpu(adev, true); | |
1436 | if (r) | |
1437 | return r; | |
1438 | } | |
1439 | ||
d38ceaf9 AD |
1440 | for (i = 0; i < adev->num_ip_blocks; i++) { |
1441 | if ((amdgpu_ip_block_mask & (1 << i)) == 0) { | |
1442 | DRM_ERROR("disabled ip block: %d\n", i); | |
a1255107 | 1443 | adev->ip_blocks[i].status.valid = false; |
d38ceaf9 | 1444 | } else { |
a1255107 AD |
1445 | if (adev->ip_blocks[i].version->funcs->early_init) { |
1446 | r = adev->ip_blocks[i].version->funcs->early_init((void *)adev); | |
2c1a2784 | 1447 | if (r == -ENOENT) { |
a1255107 | 1448 | adev->ip_blocks[i].status.valid = false; |
2c1a2784 | 1449 | } else if (r) { |
a1255107 AD |
1450 | DRM_ERROR("early_init of IP block <%s> failed %d\n", |
1451 | adev->ip_blocks[i].version->funcs->name, r); | |
d38ceaf9 | 1452 | return r; |
2c1a2784 | 1453 | } else { |
a1255107 | 1454 | adev->ip_blocks[i].status.valid = true; |
2c1a2784 | 1455 | } |
974e6b64 | 1456 | } else { |
a1255107 | 1457 | adev->ip_blocks[i].status.valid = true; |
d38ceaf9 | 1458 | } |
d38ceaf9 AD |
1459 | } |
1460 | } | |
1461 | ||
395d1fb9 NH |
1462 | adev->cg_flags &= amdgpu_cg_mask; |
1463 | adev->pg_flags &= amdgpu_pg_mask; | |
1464 | ||
d38ceaf9 AD |
1465 | return 0; |
1466 | } | |
1467 | ||
1468 | static int amdgpu_init(struct amdgpu_device *adev) | |
1469 | { | |
1470 | int i, r; | |
1471 | ||
1472 | for (i = 0; i < adev->num_ip_blocks; i++) { | |
a1255107 | 1473 | if (!adev->ip_blocks[i].status.valid) |
d38ceaf9 | 1474 | continue; |
a1255107 | 1475 | r = adev->ip_blocks[i].version->funcs->sw_init((void *)adev); |
2c1a2784 | 1476 | if (r) { |
a1255107 AD |
1477 | DRM_ERROR("sw_init of IP block <%s> failed %d\n", |
1478 | adev->ip_blocks[i].version->funcs->name, r); | |
d38ceaf9 | 1479 | return r; |
2c1a2784 | 1480 | } |
a1255107 | 1481 | adev->ip_blocks[i].status.sw = true; |
d38ceaf9 | 1482 | /* need to do gmc hw init early so we can allocate gpu mem */ |
a1255107 | 1483 | if (adev->ip_blocks[i].version->type == AMD_IP_BLOCK_TYPE_GMC) { |
d38ceaf9 | 1484 | r = amdgpu_vram_scratch_init(adev); |
2c1a2784 AD |
1485 | if (r) { |
1486 | DRM_ERROR("amdgpu_vram_scratch_init failed %d\n", r); | |
d38ceaf9 | 1487 | return r; |
2c1a2784 | 1488 | } |
a1255107 | 1489 | r = adev->ip_blocks[i].version->funcs->hw_init((void *)adev); |
2c1a2784 AD |
1490 | if (r) { |
1491 | DRM_ERROR("hw_init %d failed %d\n", i, r); | |
d38ceaf9 | 1492 | return r; |
2c1a2784 | 1493 | } |
d38ceaf9 | 1494 | r = amdgpu_wb_init(adev); |
2c1a2784 AD |
1495 | if (r) { |
1496 | DRM_ERROR("amdgpu_wb_init failed %d\n", r); | |
d38ceaf9 | 1497 | return r; |
2c1a2784 | 1498 | } |
a1255107 | 1499 | adev->ip_blocks[i].status.hw = true; |
2493664f ML |
1500 | |
1501 | /* right after GMC hw init, we create CSA */ | |
1502 | if (amdgpu_sriov_vf(adev)) { | |
1503 | r = amdgpu_allocate_static_csa(adev); | |
1504 | if (r) { | |
1505 | DRM_ERROR("allocate CSA failed %d\n", r); | |
1506 | return r; | |
1507 | } | |
1508 | } | |
d38ceaf9 AD |
1509 | } |
1510 | } | |
1511 | ||
1512 | for (i = 0; i < adev->num_ip_blocks; i++) { | |
a1255107 | 1513 | if (!adev->ip_blocks[i].status.sw) |
d38ceaf9 AD |
1514 | continue; |
1515 | /* gmc hw init is done early */ | |
a1255107 | 1516 | if (adev->ip_blocks[i].version->type == AMD_IP_BLOCK_TYPE_GMC) |
d38ceaf9 | 1517 | continue; |
a1255107 | 1518 | r = adev->ip_blocks[i].version->funcs->hw_init((void *)adev); |
2c1a2784 | 1519 | if (r) { |
a1255107 AD |
1520 | DRM_ERROR("hw_init of IP block <%s> failed %d\n", |
1521 | adev->ip_blocks[i].version->funcs->name, r); | |
d38ceaf9 | 1522 | return r; |
2c1a2784 | 1523 | } |
a1255107 | 1524 | adev->ip_blocks[i].status.hw = true; |
d38ceaf9 AD |
1525 | } |
1526 | ||
1527 | return 0; | |
1528 | } | |
1529 | ||
1530 | static int amdgpu_late_init(struct amdgpu_device *adev) | |
1531 | { | |
1532 | int i = 0, r; | |
1533 | ||
1534 | for (i = 0; i < adev->num_ip_blocks; i++) { | |
a1255107 | 1535 | if (!adev->ip_blocks[i].status.valid) |
d38ceaf9 | 1536 | continue; |
a1255107 AD |
1537 | if (adev->ip_blocks[i].version->funcs->late_init) { |
1538 | r = adev->ip_blocks[i].version->funcs->late_init((void *)adev); | |
2c1a2784 | 1539 | if (r) { |
a1255107 AD |
1540 | DRM_ERROR("late_init of IP block <%s> failed %d\n", |
1541 | adev->ip_blocks[i].version->funcs->name, r); | |
d38ceaf9 | 1542 | return r; |
2c1a2784 | 1543 | } |
a1255107 | 1544 | adev->ip_blocks[i].status.late_initialized = true; |
d38ceaf9 | 1545 | } |
4a446d55 | 1546 | /* skip CG for VCE/UVD, it's handled specially */ |
a1255107 AD |
1547 | if (adev->ip_blocks[i].version->type != AMD_IP_BLOCK_TYPE_UVD && |
1548 | adev->ip_blocks[i].version->type != AMD_IP_BLOCK_TYPE_VCE) { | |
4a446d55 | 1549 | /* enable clockgating to save power */ |
a1255107 AD |
1550 | r = adev->ip_blocks[i].version->funcs->set_clockgating_state((void *)adev, |
1551 | AMD_CG_STATE_GATE); | |
4a446d55 AD |
1552 | if (r) { |
1553 | DRM_ERROR("set_clockgating_state(gate) of IP block <%s> failed %d\n", | |
a1255107 | 1554 | adev->ip_blocks[i].version->funcs->name, r); |
4a446d55 AD |
1555 | return r; |
1556 | } | |
b0b00ff1 | 1557 | } |
d38ceaf9 AD |
1558 | } |
1559 | ||
1560 | return 0; | |
1561 | } | |
1562 | ||
1563 | static int amdgpu_fini(struct amdgpu_device *adev) | |
1564 | { | |
1565 | int i, r; | |
1566 | ||
3e96dbfd AD |
1567 | /* need to disable SMC first */ |
1568 | for (i = 0; i < adev->num_ip_blocks; i++) { | |
a1255107 | 1569 | if (!adev->ip_blocks[i].status.hw) |
3e96dbfd | 1570 | continue; |
a1255107 | 1571 | if (adev->ip_blocks[i].version->type == AMD_IP_BLOCK_TYPE_SMC) { |
3e96dbfd | 1572 | /* ungate blocks before hw fini so that we can shutdown the blocks safely */ |
a1255107 AD |
1573 | r = adev->ip_blocks[i].version->funcs->set_clockgating_state((void *)adev, |
1574 | AMD_CG_STATE_UNGATE); | |
3e96dbfd AD |
1575 | if (r) { |
1576 | DRM_ERROR("set_clockgating_state(ungate) of IP block <%s> failed %d\n", | |
a1255107 | 1577 | adev->ip_blocks[i].version->funcs->name, r); |
3e96dbfd AD |
1578 | return r; |
1579 | } | |
a1255107 | 1580 | r = adev->ip_blocks[i].version->funcs->hw_fini((void *)adev); |
3e96dbfd AD |
1581 | /* XXX handle errors */ |
1582 | if (r) { | |
1583 | DRM_DEBUG("hw_fini of IP block <%s> failed %d\n", | |
a1255107 | 1584 | adev->ip_blocks[i].version->funcs->name, r); |
3e96dbfd | 1585 | } |
a1255107 | 1586 | adev->ip_blocks[i].status.hw = false; |
3e96dbfd AD |
1587 | break; |
1588 | } | |
1589 | } | |
1590 | ||
d38ceaf9 | 1591 | for (i = adev->num_ip_blocks - 1; i >= 0; i--) { |
a1255107 | 1592 | if (!adev->ip_blocks[i].status.hw) |
d38ceaf9 | 1593 | continue; |
a1255107 | 1594 | if (adev->ip_blocks[i].version->type == AMD_IP_BLOCK_TYPE_GMC) { |
d38ceaf9 AD |
1595 | amdgpu_wb_fini(adev); |
1596 | amdgpu_vram_scratch_fini(adev); | |
1597 | } | |
8201a67a RZ |
1598 | |
1599 | if (adev->ip_blocks[i].version->type != AMD_IP_BLOCK_TYPE_UVD && | |
1600 | adev->ip_blocks[i].version->type != AMD_IP_BLOCK_TYPE_VCE) { | |
1601 | /* ungate blocks before hw fini so that we can shutdown the blocks safely */ | |
1602 | r = adev->ip_blocks[i].version->funcs->set_clockgating_state((void *)adev, | |
1603 | AMD_CG_STATE_UNGATE); | |
1604 | if (r) { | |
1605 | DRM_ERROR("set_clockgating_state(ungate) of IP block <%s> failed %d\n", | |
1606 | adev->ip_blocks[i].version->funcs->name, r); | |
1607 | return r; | |
1608 | } | |
2c1a2784 | 1609 | } |
8201a67a | 1610 | |
a1255107 | 1611 | r = adev->ip_blocks[i].version->funcs->hw_fini((void *)adev); |
d38ceaf9 | 1612 | /* XXX handle errors */ |
2c1a2784 | 1613 | if (r) { |
a1255107 AD |
1614 | DRM_DEBUG("hw_fini of IP block <%s> failed %d\n", |
1615 | adev->ip_blocks[i].version->funcs->name, r); | |
2c1a2784 | 1616 | } |
8201a67a | 1617 | |
a1255107 | 1618 | adev->ip_blocks[i].status.hw = false; |
d38ceaf9 AD |
1619 | } |
1620 | ||
1621 | for (i = adev->num_ip_blocks - 1; i >= 0; i--) { | |
a1255107 | 1622 | if (!adev->ip_blocks[i].status.sw) |
d38ceaf9 | 1623 | continue; |
a1255107 | 1624 | r = adev->ip_blocks[i].version->funcs->sw_fini((void *)adev); |
d38ceaf9 | 1625 | /* XXX handle errors */ |
2c1a2784 | 1626 | if (r) { |
a1255107 AD |
1627 | DRM_DEBUG("sw_fini of IP block <%s> failed %d\n", |
1628 | adev->ip_blocks[i].version->funcs->name, r); | |
2c1a2784 | 1629 | } |
a1255107 AD |
1630 | adev->ip_blocks[i].status.sw = false; |
1631 | adev->ip_blocks[i].status.valid = false; | |
d38ceaf9 AD |
1632 | } |
1633 | ||
a6dcfd9c | 1634 | for (i = adev->num_ip_blocks - 1; i >= 0; i--) { |
a1255107 | 1635 | if (!adev->ip_blocks[i].status.late_initialized) |
8a2eef1d | 1636 | continue; |
a1255107 AD |
1637 | if (adev->ip_blocks[i].version->funcs->late_fini) |
1638 | adev->ip_blocks[i].version->funcs->late_fini((void *)adev); | |
1639 | adev->ip_blocks[i].status.late_initialized = false; | |
a6dcfd9c ML |
1640 | } |
1641 | ||
3149d9da | 1642 | if (amdgpu_sriov_vf(adev)) { |
2493664f | 1643 | amdgpu_bo_free_kernel(&adev->virt.csa_obj, &adev->virt.csa_vmid0_addr, NULL); |
3149d9da XY |
1644 | amdgpu_virt_release_full_gpu(adev, false); |
1645 | } | |
2493664f | 1646 | |
d38ceaf9 AD |
1647 | return 0; |
1648 | } | |
1649 | ||
faefba95 | 1650 | int amdgpu_suspend(struct amdgpu_device *adev) |
d38ceaf9 AD |
1651 | { |
1652 | int i, r; | |
1653 | ||
e941ea99 XY |
1654 | if (amdgpu_sriov_vf(adev)) |
1655 | amdgpu_virt_request_full_gpu(adev, false); | |
1656 | ||
c5a93a28 FC |
1657 | /* ungate SMC block first */ |
1658 | r = amdgpu_set_clockgating_state(adev, AMD_IP_BLOCK_TYPE_SMC, | |
1659 | AMD_CG_STATE_UNGATE); | |
1660 | if (r) { | |
1661 | DRM_ERROR("set_clockgating_state(ungate) SMC failed %d\n",r); | |
1662 | } | |
1663 | ||
d38ceaf9 | 1664 | for (i = adev->num_ip_blocks - 1; i >= 0; i--) { |
a1255107 | 1665 | if (!adev->ip_blocks[i].status.valid) |
d38ceaf9 AD |
1666 | continue; |
1667 | /* ungate blocks so that suspend can properly shut them down */ | |
c5a93a28 | 1668 | if (i != AMD_IP_BLOCK_TYPE_SMC) { |
a1255107 AD |
1669 | r = adev->ip_blocks[i].version->funcs->set_clockgating_state((void *)adev, |
1670 | AMD_CG_STATE_UNGATE); | |
c5a93a28 | 1671 | if (r) { |
a1255107 AD |
1672 | DRM_ERROR("set_clockgating_state(ungate) of IP block <%s> failed %d\n", |
1673 | adev->ip_blocks[i].version->funcs->name, r); | |
c5a93a28 | 1674 | } |
2c1a2784 | 1675 | } |
d38ceaf9 | 1676 | /* XXX handle errors */ |
a1255107 | 1677 | r = adev->ip_blocks[i].version->funcs->suspend(adev); |
d38ceaf9 | 1678 | /* XXX handle errors */ |
2c1a2784 | 1679 | if (r) { |
a1255107 AD |
1680 | DRM_ERROR("suspend of IP block <%s> failed %d\n", |
1681 | adev->ip_blocks[i].version->funcs->name, r); | |
2c1a2784 | 1682 | } |
d38ceaf9 AD |
1683 | } |
1684 | ||
e941ea99 XY |
1685 | if (amdgpu_sriov_vf(adev)) |
1686 | amdgpu_virt_release_full_gpu(adev, false); | |
1687 | ||
d38ceaf9 AD |
1688 | return 0; |
1689 | } | |
1690 | ||
e4f0fdcc | 1691 | static int amdgpu_sriov_reinit_early(struct amdgpu_device *adev) |
a90ad3c2 ML |
1692 | { |
1693 | int i, r; | |
1694 | ||
1695 | for (i = 0; i < adev->num_ip_blocks; i++) { | |
1696 | if (!adev->ip_blocks[i].status.valid) | |
1697 | continue; | |
1698 | ||
1699 | if (adev->ip_blocks[i].version->type == AMD_IP_BLOCK_TYPE_COMMON || | |
1700 | adev->ip_blocks[i].version->type == AMD_IP_BLOCK_TYPE_GMC || | |
1701 | adev->ip_blocks[i].version->type == AMD_IP_BLOCK_TYPE_IH) | |
e4f0fdcc | 1702 | r = adev->ip_blocks[i].version->funcs->hw_init(adev); |
a90ad3c2 ML |
1703 | |
1704 | if (r) { | |
1705 | DRM_ERROR("resume of IP block <%s> failed %d\n", | |
1706 | adev->ip_blocks[i].version->funcs->name, r); | |
1707 | return r; | |
1708 | } | |
1709 | } | |
1710 | ||
1711 | return 0; | |
1712 | } | |
1713 | ||
e4f0fdcc | 1714 | static int amdgpu_sriov_reinit_late(struct amdgpu_device *adev) |
a90ad3c2 ML |
1715 | { |
1716 | int i, r; | |
1717 | ||
1718 | for (i = 0; i < adev->num_ip_blocks; i++) { | |
1719 | if (!adev->ip_blocks[i].status.valid) | |
1720 | continue; | |
1721 | ||
1722 | if (adev->ip_blocks[i].version->type == AMD_IP_BLOCK_TYPE_COMMON || | |
1723 | adev->ip_blocks[i].version->type == AMD_IP_BLOCK_TYPE_GMC || | |
1724 | adev->ip_blocks[i].version->type == AMD_IP_BLOCK_TYPE_IH ) | |
1725 | continue; | |
1726 | ||
e4f0fdcc | 1727 | r = adev->ip_blocks[i].version->funcs->hw_init(adev); |
a90ad3c2 ML |
1728 | if (r) { |
1729 | DRM_ERROR("resume of IP block <%s> failed %d\n", | |
1730 | adev->ip_blocks[i].version->funcs->name, r); | |
1731 | return r; | |
1732 | } | |
1733 | } | |
1734 | ||
1735 | return 0; | |
1736 | } | |
1737 | ||
d38ceaf9 AD |
1738 | static int amdgpu_resume(struct amdgpu_device *adev) |
1739 | { | |
1740 | int i, r; | |
1741 | ||
1742 | for (i = 0; i < adev->num_ip_blocks; i++) { | |
a1255107 | 1743 | if (!adev->ip_blocks[i].status.valid) |
d38ceaf9 | 1744 | continue; |
a1255107 | 1745 | r = adev->ip_blocks[i].version->funcs->resume(adev); |
2c1a2784 | 1746 | if (r) { |
a1255107 AD |
1747 | DRM_ERROR("resume of IP block <%s> failed %d\n", |
1748 | adev->ip_blocks[i].version->funcs->name, r); | |
d38ceaf9 | 1749 | return r; |
2c1a2784 | 1750 | } |
d38ceaf9 AD |
1751 | } |
1752 | ||
1753 | return 0; | |
1754 | } | |
1755 | ||
4e99a44e | 1756 | static void amdgpu_device_detect_sriov_bios(struct amdgpu_device *adev) |
048765ad | 1757 | { |
4e99a44e | 1758 | if (amdgpu_atombios_has_gpu_virtualization_table(adev)) |
5a5099cb | 1759 | adev->virt.caps |= AMDGPU_SRIOV_CAPS_SRIOV_VBIOS; |
048765ad AR |
1760 | } |
1761 | ||
d38ceaf9 AD |
1762 | /** |
1763 | * amdgpu_device_init - initialize the driver | |
1764 | * | |
1765 | * @adev: amdgpu_device pointer | |
1766 | * @pdev: drm dev pointer | |
1767 | * @pdev: pci dev pointer | |
1768 | * @flags: driver flags | |
1769 | * | |
1770 | * Initializes the driver info and hw (all asics). | |
1771 | * Returns 0 for success or an error on failure. | |
1772 | * Called at driver startup. | |
1773 | */ | |
1774 | int amdgpu_device_init(struct amdgpu_device *adev, | |
1775 | struct drm_device *ddev, | |
1776 | struct pci_dev *pdev, | |
1777 | uint32_t flags) | |
1778 | { | |
1779 | int r, i; | |
1780 | bool runtime = false; | |
95844d20 | 1781 | u32 max_MBps; |
d38ceaf9 AD |
1782 | |
1783 | adev->shutdown = false; | |
1784 | adev->dev = &pdev->dev; | |
1785 | adev->ddev = ddev; | |
1786 | adev->pdev = pdev; | |
1787 | adev->flags = flags; | |
2f7d10b3 | 1788 | adev->asic_type = flags & AMD_ASIC_MASK; |
d38ceaf9 AD |
1789 | adev->usec_timeout = AMDGPU_MAX_USEC_TIMEOUT; |
1790 | adev->mc.gtt_size = 512 * 1024 * 1024; | |
1791 | adev->accel_working = false; | |
1792 | adev->num_rings = 0; | |
1793 | adev->mman.buffer_funcs = NULL; | |
1794 | adev->mman.buffer_funcs_ring = NULL; | |
1795 | adev->vm_manager.vm_pte_funcs = NULL; | |
2d55e45a | 1796 | adev->vm_manager.vm_pte_num_rings = 0; |
d38ceaf9 | 1797 | adev->gart.gart_funcs = NULL; |
f54d1867 | 1798 | adev->fence_context = dma_fence_context_alloc(AMDGPU_MAX_RINGS); |
d38ceaf9 AD |
1799 | |
1800 | adev->smc_rreg = &amdgpu_invalid_rreg; | |
1801 | adev->smc_wreg = &amdgpu_invalid_wreg; | |
1802 | adev->pcie_rreg = &amdgpu_invalid_rreg; | |
1803 | adev->pcie_wreg = &amdgpu_invalid_wreg; | |
36b9a952 HR |
1804 | adev->pciep_rreg = &amdgpu_invalid_rreg; |
1805 | adev->pciep_wreg = &amdgpu_invalid_wreg; | |
d38ceaf9 AD |
1806 | adev->uvd_ctx_rreg = &amdgpu_invalid_rreg; |
1807 | adev->uvd_ctx_wreg = &amdgpu_invalid_wreg; | |
1808 | adev->didt_rreg = &amdgpu_invalid_rreg; | |
1809 | adev->didt_wreg = &amdgpu_invalid_wreg; | |
ccdbb20a RZ |
1810 | adev->gc_cac_rreg = &amdgpu_invalid_rreg; |
1811 | adev->gc_cac_wreg = &amdgpu_invalid_wreg; | |
d38ceaf9 AD |
1812 | adev->audio_endpt_rreg = &amdgpu_block_invalid_rreg; |
1813 | adev->audio_endpt_wreg = &amdgpu_block_invalid_wreg; | |
1814 | ||
ccdbb20a | 1815 | |
3e39ab90 AD |
1816 | DRM_INFO("initializing kernel modesetting (%s 0x%04X:0x%04X 0x%04X:0x%04X 0x%02X).\n", |
1817 | amdgpu_asic_name[adev->asic_type], pdev->vendor, pdev->device, | |
1818 | pdev->subsystem_vendor, pdev->subsystem_device, pdev->revision); | |
d38ceaf9 AD |
1819 | |
1820 | /* mutex initialization are all done here so we | |
1821 | * can recall function without having locking issues */ | |
8d0a7cea | 1822 | mutex_init(&adev->vm_manager.lock); |
d38ceaf9 | 1823 | atomic_set(&adev->irq.ih.lock, 0); |
d38ceaf9 AD |
1824 | mutex_init(&adev->pm.mutex); |
1825 | mutex_init(&adev->gfx.gpu_clock_mutex); | |
1826 | mutex_init(&adev->srbm_mutex); | |
1827 | mutex_init(&adev->grbm_idx_mutex); | |
d38ceaf9 AD |
1828 | mutex_init(&adev->mn_lock); |
1829 | hash_init(adev->mn_hash); | |
1830 | ||
1831 | amdgpu_check_arguments(adev); | |
1832 | ||
1833 | /* Registers mapping */ | |
1834 | /* TODO: block userspace mapping of io register */ | |
1835 | spin_lock_init(&adev->mmio_idx_lock); | |
1836 | spin_lock_init(&adev->smc_idx_lock); | |
1837 | spin_lock_init(&adev->pcie_idx_lock); | |
1838 | spin_lock_init(&adev->uvd_ctx_idx_lock); | |
1839 | spin_lock_init(&adev->didt_idx_lock); | |
ccdbb20a | 1840 | spin_lock_init(&adev->gc_cac_idx_lock); |
d38ceaf9 | 1841 | spin_lock_init(&adev->audio_endpt_idx_lock); |
95844d20 | 1842 | spin_lock_init(&adev->mm_stats.lock); |
d38ceaf9 | 1843 | |
0c4e7fa5 CZ |
1844 | INIT_LIST_HEAD(&adev->shadow_list); |
1845 | mutex_init(&adev->shadow_list_lock); | |
1846 | ||
5c1354bd CZ |
1847 | INIT_LIST_HEAD(&adev->gtt_list); |
1848 | spin_lock_init(&adev->gtt_list_lock); | |
1849 | ||
da69c161 KW |
1850 | if (adev->asic_type >= CHIP_BONAIRE) { |
1851 | adev->rmmio_base = pci_resource_start(adev->pdev, 5); | |
1852 | adev->rmmio_size = pci_resource_len(adev->pdev, 5); | |
1853 | } else { | |
1854 | adev->rmmio_base = pci_resource_start(adev->pdev, 2); | |
1855 | adev->rmmio_size = pci_resource_len(adev->pdev, 2); | |
1856 | } | |
d38ceaf9 | 1857 | |
d38ceaf9 AD |
1858 | adev->rmmio = ioremap(adev->rmmio_base, adev->rmmio_size); |
1859 | if (adev->rmmio == NULL) { | |
1860 | return -ENOMEM; | |
1861 | } | |
1862 | DRM_INFO("register mmio base: 0x%08X\n", (uint32_t)adev->rmmio_base); | |
1863 | DRM_INFO("register mmio size: %u\n", (unsigned)adev->rmmio_size); | |
1864 | ||
da69c161 KW |
1865 | if (adev->asic_type >= CHIP_BONAIRE) |
1866 | /* doorbell bar mapping */ | |
1867 | amdgpu_doorbell_init(adev); | |
d38ceaf9 AD |
1868 | |
1869 | /* io port mapping */ | |
1870 | for (i = 0; i < DEVICE_COUNT_RESOURCE; i++) { | |
1871 | if (pci_resource_flags(adev->pdev, i) & IORESOURCE_IO) { | |
1872 | adev->rio_mem_size = pci_resource_len(adev->pdev, i); | |
1873 | adev->rio_mem = pci_iomap(adev->pdev, i, adev->rio_mem_size); | |
1874 | break; | |
1875 | } | |
1876 | } | |
1877 | if (adev->rio_mem == NULL) | |
b64a18c5 | 1878 | DRM_INFO("PCI I/O BAR is not found.\n"); |
d38ceaf9 AD |
1879 | |
1880 | /* early init functions */ | |
1881 | r = amdgpu_early_init(adev); | |
1882 | if (r) | |
1883 | return r; | |
1884 | ||
1885 | /* if we have > 1 VGA cards, then disable the amdgpu VGA resources */ | |
1886 | /* this will fail for cards that aren't VGA class devices, just | |
1887 | * ignore it */ | |
1888 | vga_client_register(adev->pdev, adev, NULL, amdgpu_vga_set_decode); | |
1889 | ||
1890 | if (amdgpu_runtime_pm == 1) | |
1891 | runtime = true; | |
e9bef455 | 1892 | if (amdgpu_device_is_px(ddev)) |
d38ceaf9 AD |
1893 | runtime = true; |
1894 | vga_switcheroo_register_client(adev->pdev, &amdgpu_switcheroo_ops, runtime); | |
1895 | if (runtime) | |
1896 | vga_switcheroo_init_domain_pm_ops(adev->dev, &adev->vga_pm_domain); | |
1897 | ||
1898 | /* Read BIOS */ | |
83ba126a AD |
1899 | if (!amdgpu_get_bios(adev)) { |
1900 | r = -EINVAL; | |
1901 | goto failed; | |
1902 | } | |
f7e9e9fe | 1903 | |
d38ceaf9 | 1904 | r = amdgpu_atombios_init(adev); |
2c1a2784 AD |
1905 | if (r) { |
1906 | dev_err(adev->dev, "amdgpu_atombios_init failed\n"); | |
83ba126a | 1907 | goto failed; |
2c1a2784 | 1908 | } |
d38ceaf9 | 1909 | |
4e99a44e ML |
1910 | /* detect if we are with an SRIOV vbios */ |
1911 | amdgpu_device_detect_sriov_bios(adev); | |
048765ad | 1912 | |
d38ceaf9 | 1913 | /* Post card if necessary */ |
bec86378 | 1914 | if (amdgpu_vpost_needed(adev)) { |
d38ceaf9 | 1915 | if (!adev->bios) { |
bec86378 | 1916 | dev_err(adev->dev, "no vBIOS found\n"); |
83ba126a AD |
1917 | r = -EINVAL; |
1918 | goto failed; | |
d38ceaf9 | 1919 | } |
bec86378 | 1920 | DRM_INFO("GPU posting now...\n"); |
4e99a44e ML |
1921 | r = amdgpu_atom_asic_init(adev->mode_info.atom_context); |
1922 | if (r) { | |
1923 | dev_err(adev->dev, "gpu post error!\n"); | |
1924 | goto failed; | |
1925 | } | |
1926 | } else { | |
1927 | DRM_INFO("GPU post is not needed\n"); | |
d38ceaf9 AD |
1928 | } |
1929 | ||
1930 | /* Initialize clocks */ | |
1931 | r = amdgpu_atombios_get_clock_info(adev); | |
2c1a2784 AD |
1932 | if (r) { |
1933 | dev_err(adev->dev, "amdgpu_atombios_get_clock_info failed\n"); | |
83ba126a | 1934 | goto failed; |
2c1a2784 | 1935 | } |
d38ceaf9 AD |
1936 | /* init i2c buses */ |
1937 | amdgpu_atombios_i2c_init(adev); | |
1938 | ||
1939 | /* Fence driver */ | |
1940 | r = amdgpu_fence_driver_init(adev); | |
2c1a2784 AD |
1941 | if (r) { |
1942 | dev_err(adev->dev, "amdgpu_fence_driver_init failed\n"); | |
83ba126a | 1943 | goto failed; |
2c1a2784 | 1944 | } |
d38ceaf9 AD |
1945 | |
1946 | /* init the mode config */ | |
1947 | drm_mode_config_init(adev->ddev); | |
1948 | ||
1949 | r = amdgpu_init(adev); | |
1950 | if (r) { | |
2c1a2784 | 1951 | dev_err(adev->dev, "amdgpu_init failed\n"); |
d38ceaf9 | 1952 | amdgpu_fini(adev); |
83ba126a | 1953 | goto failed; |
d38ceaf9 AD |
1954 | } |
1955 | ||
1956 | adev->accel_working = true; | |
1957 | ||
95844d20 MO |
1958 | /* Initialize the buffer migration limit. */ |
1959 | if (amdgpu_moverate >= 0) | |
1960 | max_MBps = amdgpu_moverate; | |
1961 | else | |
1962 | max_MBps = 8; /* Allow 8 MB/s. */ | |
1963 | /* Get a log2 for easy divisions. */ | |
1964 | adev->mm_stats.log2_max_MBps = ilog2(max(1u, max_MBps)); | |
1965 | ||
d38ceaf9 AD |
1966 | r = amdgpu_ib_pool_init(adev); |
1967 | if (r) { | |
1968 | dev_err(adev->dev, "IB initialization failed (%d).\n", r); | |
83ba126a | 1969 | goto failed; |
d38ceaf9 AD |
1970 | } |
1971 | ||
1972 | r = amdgpu_ib_ring_tests(adev); | |
1973 | if (r) | |
1974 | DRM_ERROR("ib ring test failed (%d).\n", r); | |
1975 | ||
9bc92b9c ML |
1976 | amdgpu_fbdev_init(adev); |
1977 | ||
d38ceaf9 | 1978 | r = amdgpu_gem_debugfs_init(adev); |
3f14e623 | 1979 | if (r) |
d38ceaf9 | 1980 | DRM_ERROR("registering gem debugfs failed (%d).\n", r); |
d38ceaf9 AD |
1981 | |
1982 | r = amdgpu_debugfs_regs_init(adev); | |
3f14e623 | 1983 | if (r) |
d38ceaf9 | 1984 | DRM_ERROR("registering register debugfs failed (%d).\n", r); |
d38ceaf9 | 1985 | |
50ab2533 | 1986 | r = amdgpu_debugfs_firmware_init(adev); |
3f14e623 | 1987 | if (r) |
50ab2533 | 1988 | DRM_ERROR("registering firmware debugfs failed (%d).\n", r); |
50ab2533 | 1989 | |
d38ceaf9 AD |
1990 | if ((amdgpu_testing & 1)) { |
1991 | if (adev->accel_working) | |
1992 | amdgpu_test_moves(adev); | |
1993 | else | |
1994 | DRM_INFO("amdgpu: acceleration disabled, skipping move tests\n"); | |
1995 | } | |
d38ceaf9 AD |
1996 | if (amdgpu_benchmarking) { |
1997 | if (adev->accel_working) | |
1998 | amdgpu_benchmark(adev, amdgpu_benchmarking); | |
1999 | else | |
2000 | DRM_INFO("amdgpu: acceleration disabled, skipping benchmarks\n"); | |
2001 | } | |
2002 | ||
2003 | /* enable clockgating, etc. after ib tests, etc. since some blocks require | |
2004 | * explicit gating rather than handling it automatically. | |
2005 | */ | |
2006 | r = amdgpu_late_init(adev); | |
2c1a2784 AD |
2007 | if (r) { |
2008 | dev_err(adev->dev, "amdgpu_late_init failed\n"); | |
83ba126a | 2009 | goto failed; |
2c1a2784 | 2010 | } |
d38ceaf9 AD |
2011 | |
2012 | return 0; | |
83ba126a AD |
2013 | |
2014 | failed: | |
2015 | if (runtime) | |
2016 | vga_switcheroo_fini_domain_pm_ops(adev->dev); | |
2017 | return r; | |
d38ceaf9 AD |
2018 | } |
2019 | ||
d38ceaf9 AD |
2020 | /** |
2021 | * amdgpu_device_fini - tear down the driver | |
2022 | * | |
2023 | * @adev: amdgpu_device pointer | |
2024 | * | |
2025 | * Tear down the driver info (all asics). | |
2026 | * Called at driver shutdown. | |
2027 | */ | |
2028 | void amdgpu_device_fini(struct amdgpu_device *adev) | |
2029 | { | |
2030 | int r; | |
2031 | ||
2032 | DRM_INFO("amdgpu: finishing device.\n"); | |
2033 | adev->shutdown = true; | |
a951ed85 | 2034 | drm_crtc_force_disable_all(adev->ddev); |
d38ceaf9 AD |
2035 | /* evict vram memory */ |
2036 | amdgpu_bo_evict_vram(adev); | |
2037 | amdgpu_ib_pool_fini(adev); | |
2038 | amdgpu_fence_driver_fini(adev); | |
2039 | amdgpu_fbdev_fini(adev); | |
2040 | r = amdgpu_fini(adev); | |
d38ceaf9 AD |
2041 | adev->accel_working = false; |
2042 | /* free i2c buses */ | |
2043 | amdgpu_i2c_fini(adev); | |
2044 | amdgpu_atombios_fini(adev); | |
2045 | kfree(adev->bios); | |
2046 | adev->bios = NULL; | |
2047 | vga_switcheroo_unregister_client(adev->pdev); | |
83ba126a AD |
2048 | if (adev->flags & AMD_IS_PX) |
2049 | vga_switcheroo_fini_domain_pm_ops(adev->dev); | |
d38ceaf9 AD |
2050 | vga_client_register(adev->pdev, NULL, NULL, NULL); |
2051 | if (adev->rio_mem) | |
2052 | pci_iounmap(adev->pdev, adev->rio_mem); | |
2053 | adev->rio_mem = NULL; | |
2054 | iounmap(adev->rmmio); | |
2055 | adev->rmmio = NULL; | |
da69c161 KW |
2056 | if (adev->asic_type >= CHIP_BONAIRE) |
2057 | amdgpu_doorbell_fini(adev); | |
d38ceaf9 | 2058 | amdgpu_debugfs_regs_cleanup(adev); |
d38ceaf9 AD |
2059 | } |
2060 | ||
2061 | ||
2062 | /* | |
2063 | * Suspend & resume. | |
2064 | */ | |
2065 | /** | |
810ddc3a | 2066 | * amdgpu_device_suspend - initiate device suspend |
d38ceaf9 AD |
2067 | * |
2068 | * @pdev: drm dev pointer | |
2069 | * @state: suspend state | |
2070 | * | |
2071 | * Puts the hw in the suspend state (all asics). | |
2072 | * Returns 0 for success or an error on failure. | |
2073 | * Called at driver suspend. | |
2074 | */ | |
810ddc3a | 2075 | int amdgpu_device_suspend(struct drm_device *dev, bool suspend, bool fbcon) |
d38ceaf9 AD |
2076 | { |
2077 | struct amdgpu_device *adev; | |
2078 | struct drm_crtc *crtc; | |
2079 | struct drm_connector *connector; | |
5ceb54c6 | 2080 | int r; |
d38ceaf9 AD |
2081 | |
2082 | if (dev == NULL || dev->dev_private == NULL) { | |
2083 | return -ENODEV; | |
2084 | } | |
2085 | ||
2086 | adev = dev->dev_private; | |
2087 | ||
2088 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) | |
2089 | return 0; | |
2090 | ||
2091 | drm_kms_helper_poll_disable(dev); | |
2092 | ||
2093 | /* turn off display hw */ | |
4c7fbc39 | 2094 | drm_modeset_lock_all(dev); |
d38ceaf9 AD |
2095 | list_for_each_entry(connector, &dev->mode_config.connector_list, head) { |
2096 | drm_helper_connector_dpms(connector, DRM_MODE_DPMS_OFF); | |
2097 | } | |
4c7fbc39 | 2098 | drm_modeset_unlock_all(dev); |
d38ceaf9 | 2099 | |
756e6880 | 2100 | /* unpin the front buffers and cursors */ |
d38ceaf9 | 2101 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) { |
756e6880 | 2102 | struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc); |
d38ceaf9 AD |
2103 | struct amdgpu_framebuffer *rfb = to_amdgpu_framebuffer(crtc->primary->fb); |
2104 | struct amdgpu_bo *robj; | |
2105 | ||
756e6880 AD |
2106 | if (amdgpu_crtc->cursor_bo) { |
2107 | struct amdgpu_bo *aobj = gem_to_amdgpu_bo(amdgpu_crtc->cursor_bo); | |
2108 | r = amdgpu_bo_reserve(aobj, false); | |
2109 | if (r == 0) { | |
2110 | amdgpu_bo_unpin(aobj); | |
2111 | amdgpu_bo_unreserve(aobj); | |
2112 | } | |
2113 | } | |
2114 | ||
d38ceaf9 AD |
2115 | if (rfb == NULL || rfb->obj == NULL) { |
2116 | continue; | |
2117 | } | |
2118 | robj = gem_to_amdgpu_bo(rfb->obj); | |
2119 | /* don't unpin kernel fb objects */ | |
2120 | if (!amdgpu_fbdev_robj_is_fb(adev, robj)) { | |
2121 | r = amdgpu_bo_reserve(robj, false); | |
2122 | if (r == 0) { | |
2123 | amdgpu_bo_unpin(robj); | |
2124 | amdgpu_bo_unreserve(robj); | |
2125 | } | |
2126 | } | |
2127 | } | |
2128 | /* evict vram memory */ | |
2129 | amdgpu_bo_evict_vram(adev); | |
2130 | ||
5ceb54c6 | 2131 | amdgpu_fence_driver_suspend(adev); |
d38ceaf9 AD |
2132 | |
2133 | r = amdgpu_suspend(adev); | |
2134 | ||
a0a71e49 AD |
2135 | /* evict remaining vram memory |
2136 | * This second call to evict vram is to evict the gart page table | |
2137 | * using the CPU. | |
2138 | */ | |
d38ceaf9 AD |
2139 | amdgpu_bo_evict_vram(adev); |
2140 | ||
e695e77c | 2141 | amdgpu_atombios_scratch_regs_save(adev); |
d38ceaf9 AD |
2142 | pci_save_state(dev->pdev); |
2143 | if (suspend) { | |
2144 | /* Shut down the device */ | |
2145 | pci_disable_device(dev->pdev); | |
2146 | pci_set_power_state(dev->pdev, PCI_D3hot); | |
74b0b157 | 2147 | } else { |
2148 | r = amdgpu_asic_reset(adev); | |
2149 | if (r) | |
2150 | DRM_ERROR("amdgpu asic reset failed\n"); | |
d38ceaf9 AD |
2151 | } |
2152 | ||
2153 | if (fbcon) { | |
2154 | console_lock(); | |
2155 | amdgpu_fbdev_set_suspend(adev, 1); | |
2156 | console_unlock(); | |
2157 | } | |
2158 | return 0; | |
2159 | } | |
2160 | ||
2161 | /** | |
810ddc3a | 2162 | * amdgpu_device_resume - initiate device resume |
d38ceaf9 AD |
2163 | * |
2164 | * @pdev: drm dev pointer | |
2165 | * | |
2166 | * Bring the hw back to operating state (all asics). | |
2167 | * Returns 0 for success or an error on failure. | |
2168 | * Called at driver resume. | |
2169 | */ | |
810ddc3a | 2170 | int amdgpu_device_resume(struct drm_device *dev, bool resume, bool fbcon) |
d38ceaf9 AD |
2171 | { |
2172 | struct drm_connector *connector; | |
2173 | struct amdgpu_device *adev = dev->dev_private; | |
756e6880 | 2174 | struct drm_crtc *crtc; |
d38ceaf9 AD |
2175 | int r; |
2176 | ||
2177 | if (dev->switch_power_state == DRM_SWITCH_POWER_OFF) | |
2178 | return 0; | |
2179 | ||
74b0b157 | 2180 | if (fbcon) |
d38ceaf9 | 2181 | console_lock(); |
74b0b157 | 2182 | |
d38ceaf9 AD |
2183 | if (resume) { |
2184 | pci_set_power_state(dev->pdev, PCI_D0); | |
2185 | pci_restore_state(dev->pdev); | |
74b0b157 | 2186 | r = pci_enable_device(dev->pdev); |
2187 | if (r) { | |
d38ceaf9 AD |
2188 | if (fbcon) |
2189 | console_unlock(); | |
74b0b157 | 2190 | return r; |
d38ceaf9 AD |
2191 | } |
2192 | } | |
e695e77c | 2193 | amdgpu_atombios_scratch_regs_restore(adev); |
d38ceaf9 AD |
2194 | |
2195 | /* post card */ | |
c836fec5 | 2196 | if (amdgpu_need_post(adev)) { |
74b0b157 | 2197 | r = amdgpu_atom_asic_init(adev->mode_info.atom_context); |
2198 | if (r) | |
2199 | DRM_ERROR("amdgpu asic init failed\n"); | |
2200 | } | |
d38ceaf9 AD |
2201 | |
2202 | r = amdgpu_resume(adev); | |
ca198528 FC |
2203 | if (r) |
2204 | DRM_ERROR("amdgpu_resume failed (%d).\n", r); | |
d38ceaf9 | 2205 | |
5ceb54c6 AD |
2206 | amdgpu_fence_driver_resume(adev); |
2207 | ||
ca198528 FC |
2208 | if (resume) { |
2209 | r = amdgpu_ib_ring_tests(adev); | |
2210 | if (r) | |
2211 | DRM_ERROR("ib ring test failed (%d).\n", r); | |
2212 | } | |
d38ceaf9 AD |
2213 | |
2214 | r = amdgpu_late_init(adev); | |
c085bd51 JQ |
2215 | if (r) { |
2216 | if (fbcon) | |
2217 | console_unlock(); | |
d38ceaf9 | 2218 | return r; |
c085bd51 | 2219 | } |
d38ceaf9 | 2220 | |
756e6880 AD |
2221 | /* pin cursors */ |
2222 | list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) { | |
2223 | struct amdgpu_crtc *amdgpu_crtc = to_amdgpu_crtc(crtc); | |
2224 | ||
2225 | if (amdgpu_crtc->cursor_bo) { | |
2226 | struct amdgpu_bo *aobj = gem_to_amdgpu_bo(amdgpu_crtc->cursor_bo); | |
2227 | r = amdgpu_bo_reserve(aobj, false); | |
2228 | if (r == 0) { | |
2229 | r = amdgpu_bo_pin(aobj, | |
2230 | AMDGPU_GEM_DOMAIN_VRAM, | |
2231 | &amdgpu_crtc->cursor_addr); | |
2232 | if (r != 0) | |
2233 | DRM_ERROR("Failed to pin cursor BO (%d)\n", r); | |
2234 | amdgpu_bo_unreserve(aobj); | |
2235 | } | |
2236 | } | |
2237 | } | |
2238 | ||
d38ceaf9 AD |
2239 | /* blat the mode back in */ |
2240 | if (fbcon) { | |
2241 | drm_helper_resume_force_mode(dev); | |
2242 | /* turn on display hw */ | |
4c7fbc39 | 2243 | drm_modeset_lock_all(dev); |
d38ceaf9 AD |
2244 | list_for_each_entry(connector, &dev->mode_config.connector_list, head) { |
2245 | drm_helper_connector_dpms(connector, DRM_MODE_DPMS_ON); | |
2246 | } | |
4c7fbc39 | 2247 | drm_modeset_unlock_all(dev); |
d38ceaf9 AD |
2248 | } |
2249 | ||
2250 | drm_kms_helper_poll_enable(dev); | |
23a1a9e5 L |
2251 | |
2252 | /* | |
2253 | * Most of the connector probing functions try to acquire runtime pm | |
2254 | * refs to ensure that the GPU is powered on when connector polling is | |
2255 | * performed. Since we're calling this from a runtime PM callback, | |
2256 | * trying to acquire rpm refs will cause us to deadlock. | |
2257 | * | |
2258 | * Since we're guaranteed to be holding the rpm lock, it's safe to | |
2259 | * temporarily disable the rpm helpers so this doesn't deadlock us. | |
2260 | */ | |
2261 | #ifdef CONFIG_PM | |
2262 | dev->dev->power.disable_depth++; | |
2263 | #endif | |
54fb2a5c | 2264 | drm_helper_hpd_irq_event(dev); |
23a1a9e5 L |
2265 | #ifdef CONFIG_PM |
2266 | dev->dev->power.disable_depth--; | |
2267 | #endif | |
d38ceaf9 AD |
2268 | |
2269 | if (fbcon) { | |
2270 | amdgpu_fbdev_set_suspend(adev, 0); | |
2271 | console_unlock(); | |
2272 | } | |
2273 | ||
2274 | return 0; | |
2275 | } | |
2276 | ||
63fbf42f CZ |
2277 | static bool amdgpu_check_soft_reset(struct amdgpu_device *adev) |
2278 | { | |
2279 | int i; | |
2280 | bool asic_hang = false; | |
2281 | ||
2282 | for (i = 0; i < adev->num_ip_blocks; i++) { | |
a1255107 | 2283 | if (!adev->ip_blocks[i].status.valid) |
63fbf42f | 2284 | continue; |
a1255107 AD |
2285 | if (adev->ip_blocks[i].version->funcs->check_soft_reset) |
2286 | adev->ip_blocks[i].status.hang = | |
2287 | adev->ip_blocks[i].version->funcs->check_soft_reset(adev); | |
2288 | if (adev->ip_blocks[i].status.hang) { | |
2289 | DRM_INFO("IP block:%s is hung!\n", adev->ip_blocks[i].version->funcs->name); | |
63fbf42f CZ |
2290 | asic_hang = true; |
2291 | } | |
2292 | } | |
2293 | return asic_hang; | |
2294 | } | |
2295 | ||
4d446656 | 2296 | static int amdgpu_pre_soft_reset(struct amdgpu_device *adev) |
d31a501e CZ |
2297 | { |
2298 | int i, r = 0; | |
2299 | ||
2300 | for (i = 0; i < adev->num_ip_blocks; i++) { | |
a1255107 | 2301 | if (!adev->ip_blocks[i].status.valid) |
d31a501e | 2302 | continue; |
a1255107 AD |
2303 | if (adev->ip_blocks[i].status.hang && |
2304 | adev->ip_blocks[i].version->funcs->pre_soft_reset) { | |
2305 | r = adev->ip_blocks[i].version->funcs->pre_soft_reset(adev); | |
d31a501e CZ |
2306 | if (r) |
2307 | return r; | |
2308 | } | |
2309 | } | |
2310 | ||
2311 | return 0; | |
2312 | } | |
2313 | ||
35d782fe CZ |
2314 | static bool amdgpu_need_full_reset(struct amdgpu_device *adev) |
2315 | { | |
da146d3b AD |
2316 | int i; |
2317 | ||
2318 | for (i = 0; i < adev->num_ip_blocks; i++) { | |
a1255107 | 2319 | if (!adev->ip_blocks[i].status.valid) |
da146d3b | 2320 | continue; |
a1255107 AD |
2321 | if ((adev->ip_blocks[i].version->type == AMD_IP_BLOCK_TYPE_GMC) || |
2322 | (adev->ip_blocks[i].version->type == AMD_IP_BLOCK_TYPE_SMC) || | |
2323 | (adev->ip_blocks[i].version->type == AMD_IP_BLOCK_TYPE_ACP) || | |
2324 | (adev->ip_blocks[i].version->type == AMD_IP_BLOCK_TYPE_DCE)) { | |
2325 | if (adev->ip_blocks[i].status.hang) { | |
da146d3b AD |
2326 | DRM_INFO("Some block need full reset!\n"); |
2327 | return true; | |
2328 | } | |
2329 | } | |
35d782fe CZ |
2330 | } |
2331 | return false; | |
2332 | } | |
2333 | ||
2334 | static int amdgpu_soft_reset(struct amdgpu_device *adev) | |
2335 | { | |
2336 | int i, r = 0; | |
2337 | ||
2338 | for (i = 0; i < adev->num_ip_blocks; i++) { | |
a1255107 | 2339 | if (!adev->ip_blocks[i].status.valid) |
35d782fe | 2340 | continue; |
a1255107 AD |
2341 | if (adev->ip_blocks[i].status.hang && |
2342 | adev->ip_blocks[i].version->funcs->soft_reset) { | |
2343 | r = adev->ip_blocks[i].version->funcs->soft_reset(adev); | |
35d782fe CZ |
2344 | if (r) |
2345 | return r; | |
2346 | } | |
2347 | } | |
2348 | ||
2349 | return 0; | |
2350 | } | |
2351 | ||
2352 | static int amdgpu_post_soft_reset(struct amdgpu_device *adev) | |
2353 | { | |
2354 | int i, r = 0; | |
2355 | ||
2356 | for (i = 0; i < adev->num_ip_blocks; i++) { | |
a1255107 | 2357 | if (!adev->ip_blocks[i].status.valid) |
35d782fe | 2358 | continue; |
a1255107 AD |
2359 | if (adev->ip_blocks[i].status.hang && |
2360 | adev->ip_blocks[i].version->funcs->post_soft_reset) | |
2361 | r = adev->ip_blocks[i].version->funcs->post_soft_reset(adev); | |
35d782fe CZ |
2362 | if (r) |
2363 | return r; | |
2364 | } | |
2365 | ||
2366 | return 0; | |
2367 | } | |
2368 | ||
3ad81f16 CZ |
2369 | bool amdgpu_need_backup(struct amdgpu_device *adev) |
2370 | { | |
2371 | if (adev->flags & AMD_IS_APU) | |
2372 | return false; | |
2373 | ||
2374 | return amdgpu_lockup_timeout > 0 ? true : false; | |
2375 | } | |
2376 | ||
53cdccd5 CZ |
2377 | static int amdgpu_recover_vram_from_shadow(struct amdgpu_device *adev, |
2378 | struct amdgpu_ring *ring, | |
2379 | struct amdgpu_bo *bo, | |
f54d1867 | 2380 | struct dma_fence **fence) |
53cdccd5 CZ |
2381 | { |
2382 | uint32_t domain; | |
2383 | int r; | |
2384 | ||
2385 | if (!bo->shadow) | |
2386 | return 0; | |
2387 | ||
2388 | r = amdgpu_bo_reserve(bo, false); | |
2389 | if (r) | |
2390 | return r; | |
2391 | domain = amdgpu_mem_type_to_domain(bo->tbo.mem.mem_type); | |
2392 | /* if bo has been evicted, then no need to recover */ | |
2393 | if (domain == AMDGPU_GEM_DOMAIN_VRAM) { | |
2394 | r = amdgpu_bo_restore_from_shadow(adev, ring, bo, | |
2395 | NULL, fence, true); | |
2396 | if (r) { | |
2397 | DRM_ERROR("recover page table failed!\n"); | |
2398 | goto err; | |
2399 | } | |
2400 | } | |
2401 | err: | |
2402 | amdgpu_bo_unreserve(bo); | |
2403 | return r; | |
2404 | } | |
2405 | ||
a90ad3c2 ML |
2406 | /** |
2407 | * amdgpu_sriov_gpu_reset - reset the asic | |
2408 | * | |
2409 | * @adev: amdgpu device pointer | |
2410 | * @voluntary: if this reset is requested by guest. | |
2411 | * (true means by guest and false means by HYPERVISOR ) | |
2412 | * | |
2413 | * Attempt the reset the GPU if it has hung (all asics). | |
2414 | * for SRIOV case. | |
2415 | * Returns 0 for success or an error on failure. | |
2416 | */ | |
2417 | int amdgpu_sriov_gpu_reset(struct amdgpu_device *adev, bool voluntary) | |
2418 | { | |
2419 | int i, r = 0; | |
2420 | int resched; | |
2421 | struct amdgpu_bo *bo, *tmp; | |
2422 | struct amdgpu_ring *ring; | |
2423 | struct dma_fence *fence = NULL, *next = NULL; | |
2424 | ||
147b5983 | 2425 | mutex_lock(&adev->virt.lock_reset); |
a90ad3c2 | 2426 | atomic_inc(&adev->gpu_reset_counter); |
1fb37a3d | 2427 | adev->gfx.in_reset = true; |
a90ad3c2 ML |
2428 | |
2429 | /* block TTM */ | |
2430 | resched = ttm_bo_lock_delayed_workqueue(&adev->mman.bdev); | |
2431 | ||
2432 | /* block scheduler */ | |
2433 | for (i = 0; i < AMDGPU_MAX_RINGS; ++i) { | |
2434 | ring = adev->rings[i]; | |
2435 | ||
2436 | if (!ring || !ring->sched.thread) | |
2437 | continue; | |
2438 | ||
2439 | kthread_park(ring->sched.thread); | |
2440 | amd_sched_hw_job_reset(&ring->sched); | |
2441 | } | |
2442 | ||
2443 | /* after all hw jobs are reset, hw fence is meaningless, so force_completion */ | |
2444 | amdgpu_fence_driver_force_completion(adev); | |
2445 | ||
2446 | /* request to take full control of GPU before re-initialization */ | |
2447 | if (voluntary) | |
2448 | amdgpu_virt_reset_gpu(adev); | |
2449 | else | |
2450 | amdgpu_virt_request_full_gpu(adev, true); | |
2451 | ||
2452 | ||
2453 | /* Resume IP prior to SMC */ | |
e4f0fdcc | 2454 | amdgpu_sriov_reinit_early(adev); |
a90ad3c2 ML |
2455 | |
2456 | /* we need recover gart prior to run SMC/CP/SDMA resume */ | |
2457 | amdgpu_ttm_recover_gart(adev); | |
2458 | ||
2459 | /* now we are okay to resume SMC/CP/SDMA */ | |
e4f0fdcc | 2460 | amdgpu_sriov_reinit_late(adev); |
a90ad3c2 ML |
2461 | |
2462 | amdgpu_irq_gpu_reset_resume_helper(adev); | |
2463 | ||
2464 | if (amdgpu_ib_ring_tests(adev)) | |
2465 | dev_err(adev->dev, "[GPU_RESET] ib ring test failed (%d).\n", r); | |
2466 | ||
2467 | /* release full control of GPU after ib test */ | |
2468 | amdgpu_virt_release_full_gpu(adev, true); | |
2469 | ||
2470 | DRM_INFO("recover vram bo from shadow\n"); | |
2471 | ||
2472 | ring = adev->mman.buffer_funcs_ring; | |
2473 | mutex_lock(&adev->shadow_list_lock); | |
2474 | list_for_each_entry_safe(bo, tmp, &adev->shadow_list, shadow_list) { | |
2475 | amdgpu_recover_vram_from_shadow(adev, ring, bo, &next); | |
2476 | if (fence) { | |
2477 | r = dma_fence_wait(fence, false); | |
2478 | if (r) { | |
2479 | WARN(r, "recovery from shadow isn't completed\n"); | |
2480 | break; | |
2481 | } | |
2482 | } | |
2483 | ||
2484 | dma_fence_put(fence); | |
2485 | fence = next; | |
2486 | } | |
2487 | mutex_unlock(&adev->shadow_list_lock); | |
2488 | ||
2489 | if (fence) { | |
2490 | r = dma_fence_wait(fence, false); | |
2491 | if (r) | |
2492 | WARN(r, "recovery from shadow isn't completed\n"); | |
2493 | } | |
2494 | dma_fence_put(fence); | |
2495 | ||
2496 | for (i = 0; i < AMDGPU_MAX_RINGS; ++i) { | |
2497 | struct amdgpu_ring *ring = adev->rings[i]; | |
2498 | if (!ring || !ring->sched.thread) | |
2499 | continue; | |
2500 | ||
2501 | amd_sched_job_recovery(&ring->sched); | |
2502 | kthread_unpark(ring->sched.thread); | |
2503 | } | |
2504 | ||
2505 | drm_helper_resume_force_mode(adev->ddev); | |
2506 | ttm_bo_unlock_delayed_workqueue(&adev->mman.bdev, resched); | |
2507 | if (r) { | |
2508 | /* bad news, how to tell it to userspace ? */ | |
2509 | dev_info(adev->dev, "GPU reset failed\n"); | |
2510 | } | |
2511 | ||
1fb37a3d | 2512 | adev->gfx.in_reset = false; |
147b5983 | 2513 | mutex_unlock(&adev->virt.lock_reset); |
a90ad3c2 ML |
2514 | return r; |
2515 | } | |
2516 | ||
d38ceaf9 AD |
2517 | /** |
2518 | * amdgpu_gpu_reset - reset the asic | |
2519 | * | |
2520 | * @adev: amdgpu device pointer | |
2521 | * | |
2522 | * Attempt the reset the GPU if it has hung (all asics). | |
2523 | * Returns 0 for success or an error on failure. | |
2524 | */ | |
2525 | int amdgpu_gpu_reset(struct amdgpu_device *adev) | |
2526 | { | |
d38ceaf9 AD |
2527 | int i, r; |
2528 | int resched; | |
35d782fe | 2529 | bool need_full_reset; |
d38ceaf9 | 2530 | |
fb140b29 | 2531 | if (amdgpu_sriov_vf(adev)) |
a90ad3c2 | 2532 | return amdgpu_sriov_gpu_reset(adev, true); |
fb140b29 | 2533 | |
63fbf42f CZ |
2534 | if (!amdgpu_check_soft_reset(adev)) { |
2535 | DRM_INFO("No hardware hang detected. Did some blocks stall?\n"); | |
2536 | return 0; | |
2537 | } | |
d38ceaf9 | 2538 | |
d94aed5a | 2539 | atomic_inc(&adev->gpu_reset_counter); |
d38ceaf9 | 2540 | |
a3c47d6b CZ |
2541 | /* block TTM */ |
2542 | resched = ttm_bo_lock_delayed_workqueue(&adev->mman.bdev); | |
2543 | ||
0875dc9e CZ |
2544 | /* block scheduler */ |
2545 | for (i = 0; i < AMDGPU_MAX_RINGS; ++i) { | |
2546 | struct amdgpu_ring *ring = adev->rings[i]; | |
2547 | ||
2548 | if (!ring) | |
2549 | continue; | |
2550 | kthread_park(ring->sched.thread); | |
aa1c8900 | 2551 | amd_sched_hw_job_reset(&ring->sched); |
0875dc9e | 2552 | } |
2200edac CZ |
2553 | /* after all hw jobs are reset, hw fence is meaningless, so force_completion */ |
2554 | amdgpu_fence_driver_force_completion(adev); | |
d38ceaf9 | 2555 | |
35d782fe | 2556 | need_full_reset = amdgpu_need_full_reset(adev); |
d38ceaf9 | 2557 | |
35d782fe CZ |
2558 | if (!need_full_reset) { |
2559 | amdgpu_pre_soft_reset(adev); | |
2560 | r = amdgpu_soft_reset(adev); | |
2561 | amdgpu_post_soft_reset(adev); | |
2562 | if (r || amdgpu_check_soft_reset(adev)) { | |
2563 | DRM_INFO("soft reset failed, will fallback to full reset!\n"); | |
2564 | need_full_reset = true; | |
2565 | } | |
f1aa7e08 CZ |
2566 | } |
2567 | ||
35d782fe | 2568 | if (need_full_reset) { |
35d782fe | 2569 | r = amdgpu_suspend(adev); |
bfa99269 | 2570 | |
35d782fe CZ |
2571 | retry: |
2572 | /* Disable fb access */ | |
2573 | if (adev->mode_info.num_crtc) { | |
2574 | struct amdgpu_mode_mc_save save; | |
2575 | amdgpu_display_stop_mc_access(adev, &save); | |
2576 | amdgpu_wait_for_idle(adev, AMD_IP_BLOCK_TYPE_GMC); | |
2577 | } | |
e695e77c | 2578 | amdgpu_atombios_scratch_regs_save(adev); |
35d782fe | 2579 | r = amdgpu_asic_reset(adev); |
e695e77c | 2580 | amdgpu_atombios_scratch_regs_restore(adev); |
35d782fe CZ |
2581 | /* post card */ |
2582 | amdgpu_atom_asic_init(adev->mode_info.atom_context); | |
2583 | ||
2584 | if (!r) { | |
2585 | dev_info(adev->dev, "GPU reset succeeded, trying to resume\n"); | |
2586 | r = amdgpu_resume(adev); | |
2587 | } | |
d38ceaf9 | 2588 | } |
d38ceaf9 | 2589 | if (!r) { |
e72cfd58 | 2590 | amdgpu_irq_gpu_reset_resume_helper(adev); |
2c0d7318 CZ |
2591 | if (need_full_reset && amdgpu_need_backup(adev)) { |
2592 | r = amdgpu_ttm_recover_gart(adev); | |
2593 | if (r) | |
2594 | DRM_ERROR("gart recovery failed!!!\n"); | |
2595 | } | |
1f465087 CZ |
2596 | r = amdgpu_ib_ring_tests(adev); |
2597 | if (r) { | |
2598 | dev_err(adev->dev, "ib ring test failed (%d).\n", r); | |
40019dc4 | 2599 | r = amdgpu_suspend(adev); |
53cdccd5 | 2600 | need_full_reset = true; |
40019dc4 | 2601 | goto retry; |
1f465087 | 2602 | } |
53cdccd5 CZ |
2603 | /** |
2604 | * recovery vm page tables, since we cannot depend on VRAM is | |
2605 | * consistent after gpu full reset. | |
2606 | */ | |
2607 | if (need_full_reset && amdgpu_need_backup(adev)) { | |
2608 | struct amdgpu_ring *ring = adev->mman.buffer_funcs_ring; | |
2609 | struct amdgpu_bo *bo, *tmp; | |
f54d1867 | 2610 | struct dma_fence *fence = NULL, *next = NULL; |
53cdccd5 CZ |
2611 | |
2612 | DRM_INFO("recover vram bo from shadow\n"); | |
2613 | mutex_lock(&adev->shadow_list_lock); | |
2614 | list_for_each_entry_safe(bo, tmp, &adev->shadow_list, shadow_list) { | |
2615 | amdgpu_recover_vram_from_shadow(adev, ring, bo, &next); | |
2616 | if (fence) { | |
f54d1867 | 2617 | r = dma_fence_wait(fence, false); |
53cdccd5 | 2618 | if (r) { |
1d7b17b0 | 2619 | WARN(r, "recovery from shadow isn't completed\n"); |
53cdccd5 CZ |
2620 | break; |
2621 | } | |
2622 | } | |
1f465087 | 2623 | |
f54d1867 | 2624 | dma_fence_put(fence); |
53cdccd5 CZ |
2625 | fence = next; |
2626 | } | |
2627 | mutex_unlock(&adev->shadow_list_lock); | |
2628 | if (fence) { | |
f54d1867 | 2629 | r = dma_fence_wait(fence, false); |
53cdccd5 | 2630 | if (r) |
1d7b17b0 | 2631 | WARN(r, "recovery from shadow isn't completed\n"); |
53cdccd5 | 2632 | } |
f54d1867 | 2633 | dma_fence_put(fence); |
53cdccd5 | 2634 | } |
d38ceaf9 AD |
2635 | for (i = 0; i < AMDGPU_MAX_RINGS; ++i) { |
2636 | struct amdgpu_ring *ring = adev->rings[i]; | |
2637 | if (!ring) | |
2638 | continue; | |
53cdccd5 | 2639 | |
aa1c8900 | 2640 | amd_sched_job_recovery(&ring->sched); |
0875dc9e | 2641 | kthread_unpark(ring->sched.thread); |
d38ceaf9 | 2642 | } |
d38ceaf9 | 2643 | } else { |
2200edac | 2644 | dev_err(adev->dev, "asic resume failed (%d).\n", r); |
d38ceaf9 | 2645 | for (i = 0; i < AMDGPU_MAX_RINGS; ++i) { |
0875dc9e CZ |
2646 | if (adev->rings[i]) { |
2647 | kthread_unpark(adev->rings[i]->sched.thread); | |
0875dc9e | 2648 | } |
d38ceaf9 AD |
2649 | } |
2650 | } | |
2651 | ||
2652 | drm_helper_resume_force_mode(adev->ddev); | |
2653 | ||
2654 | ttm_bo_unlock_delayed_workqueue(&adev->mman.bdev, resched); | |
2655 | if (r) { | |
2656 | /* bad news, how to tell it to userspace ? */ | |
2657 | dev_info(adev->dev, "GPU reset failed\n"); | |
2658 | } | |
2659 | ||
d38ceaf9 AD |
2660 | return r; |
2661 | } | |
2662 | ||
d0dd7f0c AD |
2663 | void amdgpu_get_pcie_info(struct amdgpu_device *adev) |
2664 | { | |
2665 | u32 mask; | |
2666 | int ret; | |
2667 | ||
cd474ba0 AD |
2668 | if (amdgpu_pcie_gen_cap) |
2669 | adev->pm.pcie_gen_mask = amdgpu_pcie_gen_cap; | |
d0dd7f0c | 2670 | |
cd474ba0 AD |
2671 | if (amdgpu_pcie_lane_cap) |
2672 | adev->pm.pcie_mlw_mask = amdgpu_pcie_lane_cap; | |
d0dd7f0c | 2673 | |
cd474ba0 AD |
2674 | /* covers APUs as well */ |
2675 | if (pci_is_root_bus(adev->pdev->bus)) { | |
2676 | if (adev->pm.pcie_gen_mask == 0) | |
2677 | adev->pm.pcie_gen_mask = AMDGPU_DEFAULT_PCIE_GEN_MASK; | |
2678 | if (adev->pm.pcie_mlw_mask == 0) | |
2679 | adev->pm.pcie_mlw_mask = AMDGPU_DEFAULT_PCIE_MLW_MASK; | |
d0dd7f0c | 2680 | return; |
cd474ba0 | 2681 | } |
d0dd7f0c | 2682 | |
cd474ba0 AD |
2683 | if (adev->pm.pcie_gen_mask == 0) { |
2684 | ret = drm_pcie_get_speed_cap_mask(adev->ddev, &mask); | |
2685 | if (!ret) { | |
2686 | adev->pm.pcie_gen_mask = (CAIL_ASIC_PCIE_LINK_SPEED_SUPPORT_GEN1 | | |
2687 | CAIL_ASIC_PCIE_LINK_SPEED_SUPPORT_GEN2 | | |
2688 | CAIL_ASIC_PCIE_LINK_SPEED_SUPPORT_GEN3); | |
2689 | ||
2690 | if (mask & DRM_PCIE_SPEED_25) | |
2691 | adev->pm.pcie_gen_mask |= CAIL_PCIE_LINK_SPEED_SUPPORT_GEN1; | |
2692 | if (mask & DRM_PCIE_SPEED_50) | |
2693 | adev->pm.pcie_gen_mask |= CAIL_PCIE_LINK_SPEED_SUPPORT_GEN2; | |
2694 | if (mask & DRM_PCIE_SPEED_80) | |
2695 | adev->pm.pcie_gen_mask |= CAIL_PCIE_LINK_SPEED_SUPPORT_GEN3; | |
2696 | } else { | |
2697 | adev->pm.pcie_gen_mask = AMDGPU_DEFAULT_PCIE_GEN_MASK; | |
2698 | } | |
2699 | } | |
2700 | if (adev->pm.pcie_mlw_mask == 0) { | |
2701 | ret = drm_pcie_get_max_link_width(adev->ddev, &mask); | |
2702 | if (!ret) { | |
2703 | switch (mask) { | |
2704 | case 32: | |
2705 | adev->pm.pcie_mlw_mask = (CAIL_PCIE_LINK_WIDTH_SUPPORT_X32 | | |
2706 | CAIL_PCIE_LINK_WIDTH_SUPPORT_X16 | | |
2707 | CAIL_PCIE_LINK_WIDTH_SUPPORT_X12 | | |
2708 | CAIL_PCIE_LINK_WIDTH_SUPPORT_X8 | | |
2709 | CAIL_PCIE_LINK_WIDTH_SUPPORT_X4 | | |
2710 | CAIL_PCIE_LINK_WIDTH_SUPPORT_X2 | | |
2711 | CAIL_PCIE_LINK_WIDTH_SUPPORT_X1); | |
2712 | break; | |
2713 | case 16: | |
2714 | adev->pm.pcie_mlw_mask = (CAIL_PCIE_LINK_WIDTH_SUPPORT_X16 | | |
2715 | CAIL_PCIE_LINK_WIDTH_SUPPORT_X12 | | |
2716 | CAIL_PCIE_LINK_WIDTH_SUPPORT_X8 | | |
2717 | CAIL_PCIE_LINK_WIDTH_SUPPORT_X4 | | |
2718 | CAIL_PCIE_LINK_WIDTH_SUPPORT_X2 | | |
2719 | CAIL_PCIE_LINK_WIDTH_SUPPORT_X1); | |
2720 | break; | |
2721 | case 12: | |
2722 | adev->pm.pcie_mlw_mask = (CAIL_PCIE_LINK_WIDTH_SUPPORT_X12 | | |
2723 | CAIL_PCIE_LINK_WIDTH_SUPPORT_X8 | | |
2724 | CAIL_PCIE_LINK_WIDTH_SUPPORT_X4 | | |
2725 | CAIL_PCIE_LINK_WIDTH_SUPPORT_X2 | | |
2726 | CAIL_PCIE_LINK_WIDTH_SUPPORT_X1); | |
2727 | break; | |
2728 | case 8: | |
2729 | adev->pm.pcie_mlw_mask = (CAIL_PCIE_LINK_WIDTH_SUPPORT_X8 | | |
2730 | CAIL_PCIE_LINK_WIDTH_SUPPORT_X4 | | |
2731 | CAIL_PCIE_LINK_WIDTH_SUPPORT_X2 | | |
2732 | CAIL_PCIE_LINK_WIDTH_SUPPORT_X1); | |
2733 | break; | |
2734 | case 4: | |
2735 | adev->pm.pcie_mlw_mask = (CAIL_PCIE_LINK_WIDTH_SUPPORT_X4 | | |
2736 | CAIL_PCIE_LINK_WIDTH_SUPPORT_X2 | | |
2737 | CAIL_PCIE_LINK_WIDTH_SUPPORT_X1); | |
2738 | break; | |
2739 | case 2: | |
2740 | adev->pm.pcie_mlw_mask = (CAIL_PCIE_LINK_WIDTH_SUPPORT_X2 | | |
2741 | CAIL_PCIE_LINK_WIDTH_SUPPORT_X1); | |
2742 | break; | |
2743 | case 1: | |
2744 | adev->pm.pcie_mlw_mask = CAIL_PCIE_LINK_WIDTH_SUPPORT_X1; | |
2745 | break; | |
2746 | default: | |
2747 | break; | |
2748 | } | |
2749 | } else { | |
2750 | adev->pm.pcie_mlw_mask = AMDGPU_DEFAULT_PCIE_MLW_MASK; | |
d0dd7f0c AD |
2751 | } |
2752 | } | |
2753 | } | |
d38ceaf9 AD |
2754 | |
2755 | /* | |
2756 | * Debugfs | |
2757 | */ | |
2758 | int amdgpu_debugfs_add_files(struct amdgpu_device *adev, | |
06ab6832 | 2759 | const struct drm_info_list *files, |
d38ceaf9 AD |
2760 | unsigned nfiles) |
2761 | { | |
2762 | unsigned i; | |
2763 | ||
2764 | for (i = 0; i < adev->debugfs_count; i++) { | |
2765 | if (adev->debugfs[i].files == files) { | |
2766 | /* Already registered */ | |
2767 | return 0; | |
2768 | } | |
2769 | } | |
2770 | ||
2771 | i = adev->debugfs_count + 1; | |
2772 | if (i > AMDGPU_DEBUGFS_MAX_COMPONENTS) { | |
2773 | DRM_ERROR("Reached maximum number of debugfs components.\n"); | |
2774 | DRM_ERROR("Report so we increase " | |
2775 | "AMDGPU_DEBUGFS_MAX_COMPONENTS.\n"); | |
2776 | return -EINVAL; | |
2777 | } | |
2778 | adev->debugfs[adev->debugfs_count].files = files; | |
2779 | adev->debugfs[adev->debugfs_count].num_files = nfiles; | |
2780 | adev->debugfs_count = i; | |
2781 | #if defined(CONFIG_DEBUG_FS) | |
d38ceaf9 AD |
2782 | drm_debugfs_create_files(files, nfiles, |
2783 | adev->ddev->primary->debugfs_root, | |
2784 | adev->ddev->primary); | |
2785 | #endif | |
2786 | return 0; | |
2787 | } | |
2788 | ||
d38ceaf9 AD |
2789 | #if defined(CONFIG_DEBUG_FS) |
2790 | ||
2791 | static ssize_t amdgpu_debugfs_regs_read(struct file *f, char __user *buf, | |
2792 | size_t size, loff_t *pos) | |
2793 | { | |
45063097 | 2794 | struct amdgpu_device *adev = file_inode(f)->i_private; |
d38ceaf9 AD |
2795 | ssize_t result = 0; |
2796 | int r; | |
bd12267d | 2797 | bool pm_pg_lock, use_bank; |
56628159 | 2798 | unsigned instance_bank, sh_bank, se_bank; |
d38ceaf9 AD |
2799 | |
2800 | if (size & 0x3 || *pos & 0x3) | |
2801 | return -EINVAL; | |
2802 | ||
bd12267d TSD |
2803 | /* are we reading registers for which a PG lock is necessary? */ |
2804 | pm_pg_lock = (*pos >> 23) & 1; | |
2805 | ||
56628159 TSD |
2806 | if (*pos & (1ULL << 62)) { |
2807 | se_bank = (*pos >> 24) & 0x3FF; | |
2808 | sh_bank = (*pos >> 34) & 0x3FF; | |
2809 | instance_bank = (*pos >> 44) & 0x3FF; | |
32977f93 TSD |
2810 | |
2811 | if (se_bank == 0x3FF) | |
2812 | se_bank = 0xFFFFFFFF; | |
2813 | if (sh_bank == 0x3FF) | |
2814 | sh_bank = 0xFFFFFFFF; | |
2815 | if (instance_bank == 0x3FF) | |
2816 | instance_bank = 0xFFFFFFFF; | |
56628159 | 2817 | use_bank = 1; |
56628159 TSD |
2818 | } else { |
2819 | use_bank = 0; | |
2820 | } | |
2821 | ||
801a6aa9 | 2822 | *pos &= (1UL << 22) - 1; |
bd12267d | 2823 | |
56628159 | 2824 | if (use_bank) { |
32977f93 TSD |
2825 | if ((sh_bank != 0xFFFFFFFF && sh_bank >= adev->gfx.config.max_sh_per_se) || |
2826 | (se_bank != 0xFFFFFFFF && se_bank >= adev->gfx.config.max_shader_engines)) | |
56628159 TSD |
2827 | return -EINVAL; |
2828 | mutex_lock(&adev->grbm_idx_mutex); | |
2829 | amdgpu_gfx_select_se_sh(adev, se_bank, | |
2830 | sh_bank, instance_bank); | |
2831 | } | |
2832 | ||
bd12267d TSD |
2833 | if (pm_pg_lock) |
2834 | mutex_lock(&adev->pm.mutex); | |
2835 | ||
d38ceaf9 AD |
2836 | while (size) { |
2837 | uint32_t value; | |
2838 | ||
2839 | if (*pos > adev->rmmio_size) | |
56628159 | 2840 | goto end; |
d38ceaf9 AD |
2841 | |
2842 | value = RREG32(*pos >> 2); | |
2843 | r = put_user(value, (uint32_t *)buf); | |
56628159 TSD |
2844 | if (r) { |
2845 | result = r; | |
2846 | goto end; | |
2847 | } | |
d38ceaf9 AD |
2848 | |
2849 | result += 4; | |
2850 | buf += 4; | |
2851 | *pos += 4; | |
2852 | size -= 4; | |
2853 | } | |
2854 | ||
56628159 TSD |
2855 | end: |
2856 | if (use_bank) { | |
2857 | amdgpu_gfx_select_se_sh(adev, 0xffffffff, 0xffffffff, 0xffffffff); | |
2858 | mutex_unlock(&adev->grbm_idx_mutex); | |
2859 | } | |
2860 | ||
bd12267d TSD |
2861 | if (pm_pg_lock) |
2862 | mutex_unlock(&adev->pm.mutex); | |
2863 | ||
d38ceaf9 AD |
2864 | return result; |
2865 | } | |
2866 | ||
2867 | static ssize_t amdgpu_debugfs_regs_write(struct file *f, const char __user *buf, | |
2868 | size_t size, loff_t *pos) | |
2869 | { | |
45063097 | 2870 | struct amdgpu_device *adev = file_inode(f)->i_private; |
d38ceaf9 AD |
2871 | ssize_t result = 0; |
2872 | int r; | |
394fdde2 TSD |
2873 | bool pm_pg_lock, use_bank; |
2874 | unsigned instance_bank, sh_bank, se_bank; | |
d38ceaf9 AD |
2875 | |
2876 | if (size & 0x3 || *pos & 0x3) | |
2877 | return -EINVAL; | |
2878 | ||
394fdde2 TSD |
2879 | /* are we reading registers for which a PG lock is necessary? */ |
2880 | pm_pg_lock = (*pos >> 23) & 1; | |
2881 | ||
2882 | if (*pos & (1ULL << 62)) { | |
2883 | se_bank = (*pos >> 24) & 0x3FF; | |
2884 | sh_bank = (*pos >> 34) & 0x3FF; | |
2885 | instance_bank = (*pos >> 44) & 0x3FF; | |
2886 | ||
2887 | if (se_bank == 0x3FF) | |
2888 | se_bank = 0xFFFFFFFF; | |
2889 | if (sh_bank == 0x3FF) | |
2890 | sh_bank = 0xFFFFFFFF; | |
2891 | if (instance_bank == 0x3FF) | |
2892 | instance_bank = 0xFFFFFFFF; | |
2893 | use_bank = 1; | |
2894 | } else { | |
2895 | use_bank = 0; | |
2896 | } | |
2897 | ||
801a6aa9 | 2898 | *pos &= (1UL << 22) - 1; |
394fdde2 TSD |
2899 | |
2900 | if (use_bank) { | |
2901 | if ((sh_bank != 0xFFFFFFFF && sh_bank >= adev->gfx.config.max_sh_per_se) || | |
2902 | (se_bank != 0xFFFFFFFF && se_bank >= adev->gfx.config.max_shader_engines)) | |
2903 | return -EINVAL; | |
2904 | mutex_lock(&adev->grbm_idx_mutex); | |
2905 | amdgpu_gfx_select_se_sh(adev, se_bank, | |
2906 | sh_bank, instance_bank); | |
2907 | } | |
2908 | ||
2909 | if (pm_pg_lock) | |
2910 | mutex_lock(&adev->pm.mutex); | |
2911 | ||
d38ceaf9 AD |
2912 | while (size) { |
2913 | uint32_t value; | |
2914 | ||
2915 | if (*pos > adev->rmmio_size) | |
2916 | return result; | |
2917 | ||
2918 | r = get_user(value, (uint32_t *)buf); | |
2919 | if (r) | |
2920 | return r; | |
2921 | ||
2922 | WREG32(*pos >> 2, value); | |
2923 | ||
2924 | result += 4; | |
2925 | buf += 4; | |
2926 | *pos += 4; | |
2927 | size -= 4; | |
2928 | } | |
2929 | ||
394fdde2 TSD |
2930 | if (use_bank) { |
2931 | amdgpu_gfx_select_se_sh(adev, 0xffffffff, 0xffffffff, 0xffffffff); | |
2932 | mutex_unlock(&adev->grbm_idx_mutex); | |
2933 | } | |
2934 | ||
2935 | if (pm_pg_lock) | |
2936 | mutex_unlock(&adev->pm.mutex); | |
2937 | ||
d38ceaf9 AD |
2938 | return result; |
2939 | } | |
2940 | ||
adcec288 TSD |
2941 | static ssize_t amdgpu_debugfs_regs_pcie_read(struct file *f, char __user *buf, |
2942 | size_t size, loff_t *pos) | |
2943 | { | |
45063097 | 2944 | struct amdgpu_device *adev = file_inode(f)->i_private; |
adcec288 TSD |
2945 | ssize_t result = 0; |
2946 | int r; | |
2947 | ||
2948 | if (size & 0x3 || *pos & 0x3) | |
2949 | return -EINVAL; | |
2950 | ||
2951 | while (size) { | |
2952 | uint32_t value; | |
2953 | ||
2954 | value = RREG32_PCIE(*pos >> 2); | |
2955 | r = put_user(value, (uint32_t *)buf); | |
2956 | if (r) | |
2957 | return r; | |
2958 | ||
2959 | result += 4; | |
2960 | buf += 4; | |
2961 | *pos += 4; | |
2962 | size -= 4; | |
2963 | } | |
2964 | ||
2965 | return result; | |
2966 | } | |
2967 | ||
2968 | static ssize_t amdgpu_debugfs_regs_pcie_write(struct file *f, const char __user *buf, | |
2969 | size_t size, loff_t *pos) | |
2970 | { | |
45063097 | 2971 | struct amdgpu_device *adev = file_inode(f)->i_private; |
adcec288 TSD |
2972 | ssize_t result = 0; |
2973 | int r; | |
2974 | ||
2975 | if (size & 0x3 || *pos & 0x3) | |
2976 | return -EINVAL; | |
2977 | ||
2978 | while (size) { | |
2979 | uint32_t value; | |
2980 | ||
2981 | r = get_user(value, (uint32_t *)buf); | |
2982 | if (r) | |
2983 | return r; | |
2984 | ||
2985 | WREG32_PCIE(*pos >> 2, value); | |
2986 | ||
2987 | result += 4; | |
2988 | buf += 4; | |
2989 | *pos += 4; | |
2990 | size -= 4; | |
2991 | } | |
2992 | ||
2993 | return result; | |
2994 | } | |
2995 | ||
2996 | static ssize_t amdgpu_debugfs_regs_didt_read(struct file *f, char __user *buf, | |
2997 | size_t size, loff_t *pos) | |
2998 | { | |
45063097 | 2999 | struct amdgpu_device *adev = file_inode(f)->i_private; |
adcec288 TSD |
3000 | ssize_t result = 0; |
3001 | int r; | |
3002 | ||
3003 | if (size & 0x3 || *pos & 0x3) | |
3004 | return -EINVAL; | |
3005 | ||
3006 | while (size) { | |
3007 | uint32_t value; | |
3008 | ||
3009 | value = RREG32_DIDT(*pos >> 2); | |
3010 | r = put_user(value, (uint32_t *)buf); | |
3011 | if (r) | |
3012 | return r; | |
3013 | ||
3014 | result += 4; | |
3015 | buf += 4; | |
3016 | *pos += 4; | |
3017 | size -= 4; | |
3018 | } | |
3019 | ||
3020 | return result; | |
3021 | } | |
3022 | ||
3023 | static ssize_t amdgpu_debugfs_regs_didt_write(struct file *f, const char __user *buf, | |
3024 | size_t size, loff_t *pos) | |
3025 | { | |
45063097 | 3026 | struct amdgpu_device *adev = file_inode(f)->i_private; |
adcec288 TSD |
3027 | ssize_t result = 0; |
3028 | int r; | |
3029 | ||
3030 | if (size & 0x3 || *pos & 0x3) | |
3031 | return -EINVAL; | |
3032 | ||
3033 | while (size) { | |
3034 | uint32_t value; | |
3035 | ||
3036 | r = get_user(value, (uint32_t *)buf); | |
3037 | if (r) | |
3038 | return r; | |
3039 | ||
3040 | WREG32_DIDT(*pos >> 2, value); | |
3041 | ||
3042 | result += 4; | |
3043 | buf += 4; | |
3044 | *pos += 4; | |
3045 | size -= 4; | |
3046 | } | |
3047 | ||
3048 | return result; | |
3049 | } | |
3050 | ||
3051 | static ssize_t amdgpu_debugfs_regs_smc_read(struct file *f, char __user *buf, | |
3052 | size_t size, loff_t *pos) | |
3053 | { | |
45063097 | 3054 | struct amdgpu_device *adev = file_inode(f)->i_private; |
adcec288 TSD |
3055 | ssize_t result = 0; |
3056 | int r; | |
3057 | ||
3058 | if (size & 0x3 || *pos & 0x3) | |
3059 | return -EINVAL; | |
3060 | ||
3061 | while (size) { | |
3062 | uint32_t value; | |
3063 | ||
6fc0deaf | 3064 | value = RREG32_SMC(*pos); |
adcec288 TSD |
3065 | r = put_user(value, (uint32_t *)buf); |
3066 | if (r) | |
3067 | return r; | |
3068 | ||
3069 | result += 4; | |
3070 | buf += 4; | |
3071 | *pos += 4; | |
3072 | size -= 4; | |
3073 | } | |
3074 | ||
3075 | return result; | |
3076 | } | |
3077 | ||
3078 | static ssize_t amdgpu_debugfs_regs_smc_write(struct file *f, const char __user *buf, | |
3079 | size_t size, loff_t *pos) | |
3080 | { | |
45063097 | 3081 | struct amdgpu_device *adev = file_inode(f)->i_private; |
adcec288 TSD |
3082 | ssize_t result = 0; |
3083 | int r; | |
3084 | ||
3085 | if (size & 0x3 || *pos & 0x3) | |
3086 | return -EINVAL; | |
3087 | ||
3088 | while (size) { | |
3089 | uint32_t value; | |
3090 | ||
3091 | r = get_user(value, (uint32_t *)buf); | |
3092 | if (r) | |
3093 | return r; | |
3094 | ||
6fc0deaf | 3095 | WREG32_SMC(*pos, value); |
adcec288 TSD |
3096 | |
3097 | result += 4; | |
3098 | buf += 4; | |
3099 | *pos += 4; | |
3100 | size -= 4; | |
3101 | } | |
3102 | ||
3103 | return result; | |
3104 | } | |
3105 | ||
1e051413 TSD |
3106 | static ssize_t amdgpu_debugfs_gca_config_read(struct file *f, char __user *buf, |
3107 | size_t size, loff_t *pos) | |
3108 | { | |
45063097 | 3109 | struct amdgpu_device *adev = file_inode(f)->i_private; |
1e051413 TSD |
3110 | ssize_t result = 0; |
3111 | int r; | |
3112 | uint32_t *config, no_regs = 0; | |
3113 | ||
3114 | if (size & 0x3 || *pos & 0x3) | |
3115 | return -EINVAL; | |
3116 | ||
ecab7668 | 3117 | config = kmalloc_array(256, sizeof(*config), GFP_KERNEL); |
1e051413 TSD |
3118 | if (!config) |
3119 | return -ENOMEM; | |
3120 | ||
3121 | /* version, increment each time something is added */ | |
9a999359 | 3122 | config[no_regs++] = 3; |
1e051413 TSD |
3123 | config[no_regs++] = adev->gfx.config.max_shader_engines; |
3124 | config[no_regs++] = adev->gfx.config.max_tile_pipes; | |
3125 | config[no_regs++] = adev->gfx.config.max_cu_per_sh; | |
3126 | config[no_regs++] = adev->gfx.config.max_sh_per_se; | |
3127 | config[no_regs++] = adev->gfx.config.max_backends_per_se; | |
3128 | config[no_regs++] = adev->gfx.config.max_texture_channel_caches; | |
3129 | config[no_regs++] = adev->gfx.config.max_gprs; | |
3130 | config[no_regs++] = adev->gfx.config.max_gs_threads; | |
3131 | config[no_regs++] = adev->gfx.config.max_hw_contexts; | |
3132 | config[no_regs++] = adev->gfx.config.sc_prim_fifo_size_frontend; | |
3133 | config[no_regs++] = adev->gfx.config.sc_prim_fifo_size_backend; | |
3134 | config[no_regs++] = adev->gfx.config.sc_hiz_tile_fifo_size; | |
3135 | config[no_regs++] = adev->gfx.config.sc_earlyz_tile_fifo_size; | |
3136 | config[no_regs++] = adev->gfx.config.num_tile_pipes; | |
3137 | config[no_regs++] = adev->gfx.config.backend_enable_mask; | |
3138 | config[no_regs++] = adev->gfx.config.mem_max_burst_length_bytes; | |
3139 | config[no_regs++] = adev->gfx.config.mem_row_size_in_kb; | |
3140 | config[no_regs++] = adev->gfx.config.shader_engine_tile_size; | |
3141 | config[no_regs++] = adev->gfx.config.num_gpus; | |
3142 | config[no_regs++] = adev->gfx.config.multi_gpu_tile_size; | |
3143 | config[no_regs++] = adev->gfx.config.mc_arb_ramcfg; | |
3144 | config[no_regs++] = adev->gfx.config.gb_addr_config; | |
3145 | config[no_regs++] = adev->gfx.config.num_rbs; | |
3146 | ||
89a8f309 TSD |
3147 | /* rev==1 */ |
3148 | config[no_regs++] = adev->rev_id; | |
3149 | config[no_regs++] = adev->pg_flags; | |
3150 | config[no_regs++] = adev->cg_flags; | |
3151 | ||
e9f11dc8 TSD |
3152 | /* rev==2 */ |
3153 | config[no_regs++] = adev->family; | |
3154 | config[no_regs++] = adev->external_rev_id; | |
3155 | ||
9a999359 TSD |
3156 | /* rev==3 */ |
3157 | config[no_regs++] = adev->pdev->device; | |
3158 | config[no_regs++] = adev->pdev->revision; | |
3159 | config[no_regs++] = adev->pdev->subsystem_device; | |
3160 | config[no_regs++] = adev->pdev->subsystem_vendor; | |
3161 | ||
1e051413 TSD |
3162 | while (size && (*pos < no_regs * 4)) { |
3163 | uint32_t value; | |
3164 | ||
3165 | value = config[*pos >> 2]; | |
3166 | r = put_user(value, (uint32_t *)buf); | |
3167 | if (r) { | |
3168 | kfree(config); | |
3169 | return r; | |
3170 | } | |
3171 | ||
3172 | result += 4; | |
3173 | buf += 4; | |
3174 | *pos += 4; | |
3175 | size -= 4; | |
3176 | } | |
3177 | ||
3178 | kfree(config); | |
3179 | return result; | |
3180 | } | |
3181 | ||
f2cdaf20 TSD |
3182 | static ssize_t amdgpu_debugfs_sensor_read(struct file *f, char __user *buf, |
3183 | size_t size, loff_t *pos) | |
3184 | { | |
45063097 | 3185 | struct amdgpu_device *adev = file_inode(f)->i_private; |
9f8df7d7 TSD |
3186 | int idx, x, outsize, r, valuesize; |
3187 | uint32_t values[16]; | |
f2cdaf20 | 3188 | |
9f8df7d7 | 3189 | if (size & 3 || *pos & 0x3) |
f2cdaf20 TSD |
3190 | return -EINVAL; |
3191 | ||
3cbc614f SP |
3192 | if (amdgpu_dpm == 0) |
3193 | return -EINVAL; | |
3194 | ||
f2cdaf20 TSD |
3195 | /* convert offset to sensor number */ |
3196 | idx = *pos >> 2; | |
3197 | ||
9f8df7d7 | 3198 | valuesize = sizeof(values); |
f2cdaf20 | 3199 | if (adev->powerplay.pp_funcs && adev->powerplay.pp_funcs->read_sensor) |
9f8df7d7 | 3200 | r = adev->powerplay.pp_funcs->read_sensor(adev->powerplay.pp_handle, idx, &values[0], &valuesize); |
3cbc614f SP |
3201 | else if (adev->pm.funcs && adev->pm.funcs->read_sensor) |
3202 | r = adev->pm.funcs->read_sensor(adev, idx, &values[0], | |
3203 | &valuesize); | |
f2cdaf20 TSD |
3204 | else |
3205 | return -EINVAL; | |
3206 | ||
9f8df7d7 TSD |
3207 | if (size > valuesize) |
3208 | return -EINVAL; | |
3209 | ||
3210 | outsize = 0; | |
3211 | x = 0; | |
3212 | if (!r) { | |
3213 | while (size) { | |
3214 | r = put_user(values[x++], (int32_t *)buf); | |
3215 | buf += 4; | |
3216 | size -= 4; | |
3217 | outsize += 4; | |
3218 | } | |
3219 | } | |
f2cdaf20 | 3220 | |
9f8df7d7 | 3221 | return !r ? outsize : r; |
f2cdaf20 | 3222 | } |
1e051413 | 3223 | |
273d7aa1 TSD |
3224 | static ssize_t amdgpu_debugfs_wave_read(struct file *f, char __user *buf, |
3225 | size_t size, loff_t *pos) | |
3226 | { | |
3227 | struct amdgpu_device *adev = f->f_inode->i_private; | |
3228 | int r, x; | |
3229 | ssize_t result=0; | |
472259f0 | 3230 | uint32_t offset, se, sh, cu, wave, simd, data[32]; |
273d7aa1 TSD |
3231 | |
3232 | if (size & 3 || *pos & 3) | |
3233 | return -EINVAL; | |
3234 | ||
3235 | /* decode offset */ | |
3236 | offset = (*pos & 0x7F); | |
3237 | se = ((*pos >> 7) & 0xFF); | |
3238 | sh = ((*pos >> 15) & 0xFF); | |
3239 | cu = ((*pos >> 23) & 0xFF); | |
3240 | wave = ((*pos >> 31) & 0xFF); | |
3241 | simd = ((*pos >> 37) & 0xFF); | |
273d7aa1 TSD |
3242 | |
3243 | /* switch to the specific se/sh/cu */ | |
3244 | mutex_lock(&adev->grbm_idx_mutex); | |
3245 | amdgpu_gfx_select_se_sh(adev, se, sh, cu); | |
3246 | ||
3247 | x = 0; | |
472259f0 TSD |
3248 | if (adev->gfx.funcs->read_wave_data) |
3249 | adev->gfx.funcs->read_wave_data(adev, simd, wave, data, &x); | |
273d7aa1 TSD |
3250 | |
3251 | amdgpu_gfx_select_se_sh(adev, 0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF); | |
3252 | mutex_unlock(&adev->grbm_idx_mutex); | |
3253 | ||
5ecfb3b8 TSD |
3254 | if (!x) |
3255 | return -EINVAL; | |
3256 | ||
472259f0 | 3257 | while (size && (offset < x * 4)) { |
273d7aa1 TSD |
3258 | uint32_t value; |
3259 | ||
472259f0 | 3260 | value = data[offset >> 2]; |
273d7aa1 TSD |
3261 | r = put_user(value, (uint32_t *)buf); |
3262 | if (r) | |
3263 | return r; | |
3264 | ||
3265 | result += 4; | |
3266 | buf += 4; | |
472259f0 | 3267 | offset += 4; |
273d7aa1 TSD |
3268 | size -= 4; |
3269 | } | |
3270 | ||
3271 | return result; | |
3272 | } | |
3273 | ||
c5a60ce8 TSD |
3274 | static ssize_t amdgpu_debugfs_gpr_read(struct file *f, char __user *buf, |
3275 | size_t size, loff_t *pos) | |
3276 | { | |
3277 | struct amdgpu_device *adev = f->f_inode->i_private; | |
3278 | int r; | |
3279 | ssize_t result = 0; | |
3280 | uint32_t offset, se, sh, cu, wave, simd, thread, bank, *data; | |
3281 | ||
3282 | if (size & 3 || *pos & 3) | |
3283 | return -EINVAL; | |
3284 | ||
3285 | /* decode offset */ | |
3286 | offset = (*pos & 0xFFF); /* in dwords */ | |
3287 | se = ((*pos >> 12) & 0xFF); | |
3288 | sh = ((*pos >> 20) & 0xFF); | |
3289 | cu = ((*pos >> 28) & 0xFF); | |
3290 | wave = ((*pos >> 36) & 0xFF); | |
3291 | simd = ((*pos >> 44) & 0xFF); | |
3292 | thread = ((*pos >> 52) & 0xFF); | |
3293 | bank = ((*pos >> 60) & 1); | |
3294 | ||
3295 | data = kmalloc_array(1024, sizeof(*data), GFP_KERNEL); | |
3296 | if (!data) | |
3297 | return -ENOMEM; | |
3298 | ||
3299 | /* switch to the specific se/sh/cu */ | |
3300 | mutex_lock(&adev->grbm_idx_mutex); | |
3301 | amdgpu_gfx_select_se_sh(adev, se, sh, cu); | |
3302 | ||
3303 | if (bank == 0) { | |
3304 | if (adev->gfx.funcs->read_wave_vgprs) | |
3305 | adev->gfx.funcs->read_wave_vgprs(adev, simd, wave, thread, offset, size>>2, data); | |
3306 | } else { | |
3307 | if (adev->gfx.funcs->read_wave_sgprs) | |
3308 | adev->gfx.funcs->read_wave_sgprs(adev, simd, wave, offset, size>>2, data); | |
3309 | } | |
3310 | ||
3311 | amdgpu_gfx_select_se_sh(adev, 0xFFFFFFFF, 0xFFFFFFFF, 0xFFFFFFFF); | |
3312 | mutex_unlock(&adev->grbm_idx_mutex); | |
3313 | ||
3314 | while (size) { | |
3315 | uint32_t value; | |
3316 | ||
3317 | value = data[offset++]; | |
3318 | r = put_user(value, (uint32_t *)buf); | |
3319 | if (r) { | |
3320 | result = r; | |
3321 | goto err; | |
3322 | } | |
3323 | ||
3324 | result += 4; | |
3325 | buf += 4; | |
3326 | size -= 4; | |
3327 | } | |
3328 | ||
3329 | err: | |
3330 | kfree(data); | |
3331 | return result; | |
3332 | } | |
3333 | ||
d38ceaf9 AD |
3334 | static const struct file_operations amdgpu_debugfs_regs_fops = { |
3335 | .owner = THIS_MODULE, | |
3336 | .read = amdgpu_debugfs_regs_read, | |
3337 | .write = amdgpu_debugfs_regs_write, | |
3338 | .llseek = default_llseek | |
3339 | }; | |
adcec288 TSD |
3340 | static const struct file_operations amdgpu_debugfs_regs_didt_fops = { |
3341 | .owner = THIS_MODULE, | |
3342 | .read = amdgpu_debugfs_regs_didt_read, | |
3343 | .write = amdgpu_debugfs_regs_didt_write, | |
3344 | .llseek = default_llseek | |
3345 | }; | |
3346 | static const struct file_operations amdgpu_debugfs_regs_pcie_fops = { | |
3347 | .owner = THIS_MODULE, | |
3348 | .read = amdgpu_debugfs_regs_pcie_read, | |
3349 | .write = amdgpu_debugfs_regs_pcie_write, | |
3350 | .llseek = default_llseek | |
3351 | }; | |
3352 | static const struct file_operations amdgpu_debugfs_regs_smc_fops = { | |
3353 | .owner = THIS_MODULE, | |
3354 | .read = amdgpu_debugfs_regs_smc_read, | |
3355 | .write = amdgpu_debugfs_regs_smc_write, | |
3356 | .llseek = default_llseek | |
3357 | }; | |
3358 | ||
1e051413 TSD |
3359 | static const struct file_operations amdgpu_debugfs_gca_config_fops = { |
3360 | .owner = THIS_MODULE, | |
3361 | .read = amdgpu_debugfs_gca_config_read, | |
3362 | .llseek = default_llseek | |
3363 | }; | |
3364 | ||
f2cdaf20 TSD |
3365 | static const struct file_operations amdgpu_debugfs_sensors_fops = { |
3366 | .owner = THIS_MODULE, | |
3367 | .read = amdgpu_debugfs_sensor_read, | |
3368 | .llseek = default_llseek | |
3369 | }; | |
3370 | ||
273d7aa1 TSD |
3371 | static const struct file_operations amdgpu_debugfs_wave_fops = { |
3372 | .owner = THIS_MODULE, | |
3373 | .read = amdgpu_debugfs_wave_read, | |
3374 | .llseek = default_llseek | |
3375 | }; | |
c5a60ce8 TSD |
3376 | static const struct file_operations amdgpu_debugfs_gpr_fops = { |
3377 | .owner = THIS_MODULE, | |
3378 | .read = amdgpu_debugfs_gpr_read, | |
3379 | .llseek = default_llseek | |
3380 | }; | |
273d7aa1 | 3381 | |
adcec288 TSD |
3382 | static const struct file_operations *debugfs_regs[] = { |
3383 | &amdgpu_debugfs_regs_fops, | |
3384 | &amdgpu_debugfs_regs_didt_fops, | |
3385 | &amdgpu_debugfs_regs_pcie_fops, | |
3386 | &amdgpu_debugfs_regs_smc_fops, | |
1e051413 | 3387 | &amdgpu_debugfs_gca_config_fops, |
f2cdaf20 | 3388 | &amdgpu_debugfs_sensors_fops, |
273d7aa1 | 3389 | &amdgpu_debugfs_wave_fops, |
c5a60ce8 | 3390 | &amdgpu_debugfs_gpr_fops, |
adcec288 TSD |
3391 | }; |
3392 | ||
3393 | static const char *debugfs_regs_names[] = { | |
3394 | "amdgpu_regs", | |
3395 | "amdgpu_regs_didt", | |
3396 | "amdgpu_regs_pcie", | |
3397 | "amdgpu_regs_smc", | |
1e051413 | 3398 | "amdgpu_gca_config", |
f2cdaf20 | 3399 | "amdgpu_sensors", |
273d7aa1 | 3400 | "amdgpu_wave", |
c5a60ce8 | 3401 | "amdgpu_gpr", |
adcec288 | 3402 | }; |
d38ceaf9 AD |
3403 | |
3404 | static int amdgpu_debugfs_regs_init(struct amdgpu_device *adev) | |
3405 | { | |
3406 | struct drm_minor *minor = adev->ddev->primary; | |
3407 | struct dentry *ent, *root = minor->debugfs_root; | |
adcec288 TSD |
3408 | unsigned i, j; |
3409 | ||
3410 | for (i = 0; i < ARRAY_SIZE(debugfs_regs); i++) { | |
3411 | ent = debugfs_create_file(debugfs_regs_names[i], | |
3412 | S_IFREG | S_IRUGO, root, | |
3413 | adev, debugfs_regs[i]); | |
3414 | if (IS_ERR(ent)) { | |
3415 | for (j = 0; j < i; j++) { | |
3416 | debugfs_remove(adev->debugfs_regs[i]); | |
3417 | adev->debugfs_regs[i] = NULL; | |
3418 | } | |
3419 | return PTR_ERR(ent); | |
3420 | } | |
d38ceaf9 | 3421 | |
adcec288 TSD |
3422 | if (!i) |
3423 | i_size_write(ent->d_inode, adev->rmmio_size); | |
3424 | adev->debugfs_regs[i] = ent; | |
3425 | } | |
d38ceaf9 AD |
3426 | |
3427 | return 0; | |
3428 | } | |
3429 | ||
3430 | static void amdgpu_debugfs_regs_cleanup(struct amdgpu_device *adev) | |
3431 | { | |
adcec288 TSD |
3432 | unsigned i; |
3433 | ||
3434 | for (i = 0; i < ARRAY_SIZE(debugfs_regs); i++) { | |
3435 | if (adev->debugfs_regs[i]) { | |
3436 | debugfs_remove(adev->debugfs_regs[i]); | |
3437 | adev->debugfs_regs[i] = NULL; | |
3438 | } | |
3439 | } | |
d38ceaf9 AD |
3440 | } |
3441 | ||
3442 | int amdgpu_debugfs_init(struct drm_minor *minor) | |
3443 | { | |
3444 | return 0; | |
3445 | } | |
7cebc728 AK |
3446 | #else |
3447 | static int amdgpu_debugfs_regs_init(struct amdgpu_device *adev) | |
3448 | { | |
3449 | return 0; | |
3450 | } | |
3451 | static void amdgpu_debugfs_regs_cleanup(struct amdgpu_device *adev) { } | |
d38ceaf9 | 3452 | #endif |