Commit | Line | Data |
---|---|---|
d38ceaf9 AD |
1 | /* |
2 | * Copyright 2008 Jerome Glisse. | |
3 | * All Rights Reserved. | |
4 | * | |
5 | * Permission is hereby granted, free of charge, to any person obtaining a | |
6 | * copy of this software and associated documentation files (the "Software"), | |
7 | * to deal in the Software without restriction, including without limitation | |
8 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
9 | * and/or sell copies of the Software, and to permit persons to whom the | |
10 | * Software is furnished to do so, subject to the following conditions: | |
11 | * | |
12 | * The above copyright notice and this permission notice (including the next | |
13 | * paragraph) shall be included in all copies or substantial portions of the | |
14 | * Software. | |
15 | * | |
16 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
17 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
18 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
19 | * PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR | |
20 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | |
21 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER | |
22 | * DEALINGS IN THE SOFTWARE. | |
23 | * | |
24 | * Authors: | |
25 | * Jerome Glisse <glisse@freedesktop.org> | |
26 | */ | |
568d7c76 | 27 | #include <linux/pagemap.h> |
d38ceaf9 AD |
28 | #include <drm/drmP.h> |
29 | #include <drm/amdgpu_drm.h> | |
30 | #include "amdgpu.h" | |
31 | #include "amdgpu_trace.h" | |
32 | ||
d38ceaf9 AD |
33 | int amdgpu_cs_get_ring(struct amdgpu_device *adev, u32 ip_type, |
34 | u32 ip_instance, u32 ring, | |
35 | struct amdgpu_ring **out_ring) | |
36 | { | |
37 | /* Right now all IPs have only one instance - multiple rings. */ | |
38 | if (ip_instance != 0) { | |
39 | DRM_ERROR("invalid ip instance: %d\n", ip_instance); | |
40 | return -EINVAL; | |
41 | } | |
42 | ||
43 | switch (ip_type) { | |
44 | default: | |
45 | DRM_ERROR("unknown ip type: %d\n", ip_type); | |
46 | return -EINVAL; | |
47 | case AMDGPU_HW_IP_GFX: | |
48 | if (ring < adev->gfx.num_gfx_rings) { | |
49 | *out_ring = &adev->gfx.gfx_ring[ring]; | |
50 | } else { | |
51 | DRM_ERROR("only %d gfx rings are supported now\n", | |
52 | adev->gfx.num_gfx_rings); | |
53 | return -EINVAL; | |
54 | } | |
55 | break; | |
56 | case AMDGPU_HW_IP_COMPUTE: | |
57 | if (ring < adev->gfx.num_compute_rings) { | |
58 | *out_ring = &adev->gfx.compute_ring[ring]; | |
59 | } else { | |
60 | DRM_ERROR("only %d compute rings are supported now\n", | |
61 | adev->gfx.num_compute_rings); | |
62 | return -EINVAL; | |
63 | } | |
64 | break; | |
65 | case AMDGPU_HW_IP_DMA: | |
c113ea1c AD |
66 | if (ring < adev->sdma.num_instances) { |
67 | *out_ring = &adev->sdma.instance[ring].ring; | |
d38ceaf9 | 68 | } else { |
c113ea1c AD |
69 | DRM_ERROR("only %d SDMA rings are supported\n", |
70 | adev->sdma.num_instances); | |
d38ceaf9 AD |
71 | return -EINVAL; |
72 | } | |
73 | break; | |
74 | case AMDGPU_HW_IP_UVD: | |
75 | *out_ring = &adev->uvd.ring; | |
76 | break; | |
77 | case AMDGPU_HW_IP_VCE: | |
78 | if (ring < 2){ | |
79 | *out_ring = &adev->vce.ring[ring]; | |
80 | } else { | |
81 | DRM_ERROR("only two VCE rings are supported\n"); | |
82 | return -EINVAL; | |
83 | } | |
84 | break; | |
85 | } | |
86 | return 0; | |
87 | } | |
88 | ||
91acbeb6 | 89 | static int amdgpu_cs_user_fence_chunk(struct amdgpu_cs_parser *p, |
758ac17f CK |
90 | struct drm_amdgpu_cs_chunk_fence *data, |
91 | uint32_t *offset) | |
91acbeb6 CK |
92 | { |
93 | struct drm_gem_object *gobj; | |
91acbeb6 | 94 | |
a8ad0bd8 | 95 | gobj = drm_gem_object_lookup(p->filp, data->handle); |
91acbeb6 CK |
96 | if (gobj == NULL) |
97 | return -EINVAL; | |
98 | ||
758ac17f | 99 | p->uf_entry.robj = amdgpu_bo_ref(gem_to_amdgpu_bo(gobj)); |
91acbeb6 CK |
100 | p->uf_entry.priority = 0; |
101 | p->uf_entry.tv.bo = &p->uf_entry.robj->tbo; | |
102 | p->uf_entry.tv.shared = true; | |
2f568dbd | 103 | p->uf_entry.user_pages = NULL; |
758ac17f | 104 | *offset = data->offset; |
91acbeb6 CK |
105 | |
106 | drm_gem_object_unreference_unlocked(gobj); | |
758ac17f CK |
107 | |
108 | if (amdgpu_ttm_tt_get_usermm(p->uf_entry.robj->tbo.ttm)) { | |
109 | amdgpu_bo_unref(&p->uf_entry.robj); | |
110 | return -EINVAL; | |
111 | } | |
112 | ||
91acbeb6 CK |
113 | return 0; |
114 | } | |
115 | ||
d38ceaf9 AD |
116 | int amdgpu_cs_parser_init(struct amdgpu_cs_parser *p, void *data) |
117 | { | |
4c0b242c | 118 | struct amdgpu_fpriv *fpriv = p->filp->driver_priv; |
c5637837 | 119 | struct amdgpu_vm *vm = &fpriv->vm; |
d38ceaf9 AD |
120 | union drm_amdgpu_cs *cs = data; |
121 | uint64_t *chunk_array_user; | |
1d263474 | 122 | uint64_t *chunk_array; |
50838c8c | 123 | unsigned size, num_ibs = 0; |
758ac17f | 124 | uint32_t uf_offset = 0; |
54313503 | 125 | int i; |
1d263474 | 126 | int ret; |
d38ceaf9 | 127 | |
1d263474 DC |
128 | if (cs->in.num_chunks == 0) |
129 | return 0; | |
130 | ||
131 | chunk_array = kmalloc_array(cs->in.num_chunks, sizeof(uint64_t), GFP_KERNEL); | |
132 | if (!chunk_array) | |
133 | return -ENOMEM; | |
d38ceaf9 | 134 | |
3cb485f3 CK |
135 | p->ctx = amdgpu_ctx_get(fpriv, cs->in.ctx_id); |
136 | if (!p->ctx) { | |
1d263474 DC |
137 | ret = -EINVAL; |
138 | goto free_chunk; | |
3cb485f3 | 139 | } |
1d263474 | 140 | |
d38ceaf9 | 141 | /* get chunks */ |
028423b0 | 142 | chunk_array_user = (uint64_t __user *)(unsigned long)(cs->in.chunks); |
d38ceaf9 AD |
143 | if (copy_from_user(chunk_array, chunk_array_user, |
144 | sizeof(uint64_t)*cs->in.num_chunks)) { | |
1d263474 | 145 | ret = -EFAULT; |
2a7d9bda | 146 | goto put_ctx; |
d38ceaf9 AD |
147 | } |
148 | ||
149 | p->nchunks = cs->in.num_chunks; | |
e60b344f | 150 | p->chunks = kmalloc_array(p->nchunks, sizeof(struct amdgpu_cs_chunk), |
d38ceaf9 | 151 | GFP_KERNEL); |
1d263474 DC |
152 | if (!p->chunks) { |
153 | ret = -ENOMEM; | |
2a7d9bda | 154 | goto put_ctx; |
d38ceaf9 AD |
155 | } |
156 | ||
157 | for (i = 0; i < p->nchunks; i++) { | |
158 | struct drm_amdgpu_cs_chunk __user **chunk_ptr = NULL; | |
159 | struct drm_amdgpu_cs_chunk user_chunk; | |
160 | uint32_t __user *cdata; | |
161 | ||
028423b0 | 162 | chunk_ptr = (void __user *)(unsigned long)chunk_array[i]; |
d38ceaf9 AD |
163 | if (copy_from_user(&user_chunk, chunk_ptr, |
164 | sizeof(struct drm_amdgpu_cs_chunk))) { | |
1d263474 DC |
165 | ret = -EFAULT; |
166 | i--; | |
167 | goto free_partial_kdata; | |
d38ceaf9 AD |
168 | } |
169 | p->chunks[i].chunk_id = user_chunk.chunk_id; | |
170 | p->chunks[i].length_dw = user_chunk.length_dw; | |
d38ceaf9 AD |
171 | |
172 | size = p->chunks[i].length_dw; | |
028423b0 | 173 | cdata = (void __user *)(unsigned long)user_chunk.chunk_data; |
d38ceaf9 AD |
174 | |
175 | p->chunks[i].kdata = drm_malloc_ab(size, sizeof(uint32_t)); | |
176 | if (p->chunks[i].kdata == NULL) { | |
1d263474 DC |
177 | ret = -ENOMEM; |
178 | i--; | |
179 | goto free_partial_kdata; | |
d38ceaf9 AD |
180 | } |
181 | size *= sizeof(uint32_t); | |
182 | if (copy_from_user(p->chunks[i].kdata, cdata, size)) { | |
1d263474 DC |
183 | ret = -EFAULT; |
184 | goto free_partial_kdata; | |
d38ceaf9 AD |
185 | } |
186 | ||
9a5e8fb1 CK |
187 | switch (p->chunks[i].chunk_id) { |
188 | case AMDGPU_CHUNK_ID_IB: | |
50838c8c | 189 | ++num_ibs; |
9a5e8fb1 CK |
190 | break; |
191 | ||
192 | case AMDGPU_CHUNK_ID_FENCE: | |
d38ceaf9 | 193 | size = sizeof(struct drm_amdgpu_cs_chunk_fence); |
91acbeb6 | 194 | if (p->chunks[i].length_dw * sizeof(uint32_t) < size) { |
1d263474 DC |
195 | ret = -EINVAL; |
196 | goto free_partial_kdata; | |
d38ceaf9 | 197 | } |
91acbeb6 | 198 | |
758ac17f CK |
199 | ret = amdgpu_cs_user_fence_chunk(p, p->chunks[i].kdata, |
200 | &uf_offset); | |
91acbeb6 CK |
201 | if (ret) |
202 | goto free_partial_kdata; | |
203 | ||
9a5e8fb1 CK |
204 | break; |
205 | ||
2b48d323 CK |
206 | case AMDGPU_CHUNK_ID_DEPENDENCIES: |
207 | break; | |
208 | ||
9a5e8fb1 | 209 | default: |
1d263474 DC |
210 | ret = -EINVAL; |
211 | goto free_partial_kdata; | |
d38ceaf9 AD |
212 | } |
213 | } | |
214 | ||
c5637837 | 215 | ret = amdgpu_job_alloc(p->adev, num_ibs, &p->job, vm); |
50838c8c | 216 | if (ret) |
4acabfe3 | 217 | goto free_all_kdata; |
d38ceaf9 | 218 | |
b5f5acbc CK |
219 | if (p->uf_entry.robj) |
220 | p->job->uf_addr = uf_offset; | |
d38ceaf9 | 221 | kfree(chunk_array); |
1d263474 DC |
222 | return 0; |
223 | ||
224 | free_all_kdata: | |
225 | i = p->nchunks - 1; | |
226 | free_partial_kdata: | |
227 | for (; i >= 0; i--) | |
228 | drm_free_large(p->chunks[i].kdata); | |
229 | kfree(p->chunks); | |
2a7d9bda | 230 | put_ctx: |
1d263474 DC |
231 | amdgpu_ctx_put(p->ctx); |
232 | free_chunk: | |
233 | kfree(chunk_array); | |
234 | ||
235 | return ret; | |
d38ceaf9 AD |
236 | } |
237 | ||
95844d20 MO |
238 | /* Convert microseconds to bytes. */ |
239 | static u64 us_to_bytes(struct amdgpu_device *adev, s64 us) | |
240 | { | |
241 | if (us <= 0 || !adev->mm_stats.log2_max_MBps) | |
242 | return 0; | |
243 | ||
244 | /* Since accum_us is incremented by a million per second, just | |
245 | * multiply it by the number of MB/s to get the number of bytes. | |
246 | */ | |
247 | return us << adev->mm_stats.log2_max_MBps; | |
248 | } | |
249 | ||
250 | static s64 bytes_to_us(struct amdgpu_device *adev, u64 bytes) | |
251 | { | |
252 | if (!adev->mm_stats.log2_max_MBps) | |
253 | return 0; | |
254 | ||
255 | return bytes >> adev->mm_stats.log2_max_MBps; | |
256 | } | |
257 | ||
258 | /* Returns how many bytes TTM can move right now. If no bytes can be moved, | |
259 | * it returns 0. If it returns non-zero, it's OK to move at least one buffer, | |
260 | * which means it can go over the threshold once. If that happens, the driver | |
261 | * will be in debt and no other buffer migrations can be done until that debt | |
262 | * is repaid. | |
263 | * | |
264 | * This approach allows moving a buffer of any size (it's important to allow | |
265 | * that). | |
266 | * | |
267 | * The currency is simply time in microseconds and it increases as the clock | |
268 | * ticks. The accumulated microseconds (us) are converted to bytes and | |
269 | * returned. | |
d38ceaf9 AD |
270 | */ |
271 | static u64 amdgpu_cs_get_threshold_for_moves(struct amdgpu_device *adev) | |
272 | { | |
95844d20 MO |
273 | s64 time_us, increment_us; |
274 | u64 max_bytes; | |
275 | u64 free_vram, total_vram, used_vram; | |
d38ceaf9 | 276 | |
95844d20 MO |
277 | /* Allow a maximum of 200 accumulated ms. This is basically per-IB |
278 | * throttling. | |
d38ceaf9 | 279 | * |
95844d20 MO |
280 | * It means that in order to get full max MBps, at least 5 IBs per |
281 | * second must be submitted and not more than 200ms apart from each | |
282 | * other. | |
283 | */ | |
284 | const s64 us_upper_bound = 200000; | |
d38ceaf9 | 285 | |
95844d20 MO |
286 | if (!adev->mm_stats.log2_max_MBps) |
287 | return 0; | |
288 | ||
289 | total_vram = adev->mc.real_vram_size - adev->vram_pin_size; | |
290 | used_vram = atomic64_read(&adev->vram_usage); | |
291 | free_vram = used_vram >= total_vram ? 0 : total_vram - used_vram; | |
292 | ||
293 | spin_lock(&adev->mm_stats.lock); | |
294 | ||
295 | /* Increase the amount of accumulated us. */ | |
296 | time_us = ktime_to_us(ktime_get()); | |
297 | increment_us = time_us - adev->mm_stats.last_update_us; | |
298 | adev->mm_stats.last_update_us = time_us; | |
299 | adev->mm_stats.accum_us = min(adev->mm_stats.accum_us + increment_us, | |
300 | us_upper_bound); | |
301 | ||
302 | /* This prevents the short period of low performance when the VRAM | |
303 | * usage is low and the driver is in debt or doesn't have enough | |
304 | * accumulated us to fill VRAM quickly. | |
d38ceaf9 | 305 | * |
95844d20 MO |
306 | * The situation can occur in these cases: |
307 | * - a lot of VRAM is freed by userspace | |
308 | * - the presence of a big buffer causes a lot of evictions | |
309 | * (solution: split buffers into smaller ones) | |
d38ceaf9 | 310 | * |
95844d20 MO |
311 | * If 128 MB or 1/8th of VRAM is free, start filling it now by setting |
312 | * accum_us to a positive number. | |
d38ceaf9 | 313 | */ |
95844d20 MO |
314 | if (free_vram >= 128 * 1024 * 1024 || free_vram >= total_vram / 8) { |
315 | s64 min_us; | |
316 | ||
317 | /* Be more aggresive on dGPUs. Try to fill a portion of free | |
318 | * VRAM now. | |
319 | */ | |
320 | if (!(adev->flags & AMD_IS_APU)) | |
321 | min_us = bytes_to_us(adev, free_vram / 4); | |
322 | else | |
323 | min_us = 0; /* Reset accum_us on APUs. */ | |
324 | ||
325 | adev->mm_stats.accum_us = max(min_us, adev->mm_stats.accum_us); | |
326 | } | |
d38ceaf9 | 327 | |
95844d20 MO |
328 | /* This returns 0 if the driver is in debt to disallow (optional) |
329 | * buffer moves. | |
330 | */ | |
331 | max_bytes = us_to_bytes(adev, adev->mm_stats.accum_us); | |
332 | ||
333 | spin_unlock(&adev->mm_stats.lock); | |
334 | return max_bytes; | |
335 | } | |
336 | ||
337 | /* Report how many bytes have really been moved for the last command | |
338 | * submission. This can result in a debt that can stop buffer migrations | |
339 | * temporarily. | |
340 | */ | |
341 | static void amdgpu_cs_report_moved_bytes(struct amdgpu_device *adev, | |
342 | u64 num_bytes) | |
343 | { | |
344 | spin_lock(&adev->mm_stats.lock); | |
345 | adev->mm_stats.accum_us -= bytes_to_us(adev, num_bytes); | |
346 | spin_unlock(&adev->mm_stats.lock); | |
d38ceaf9 AD |
347 | } |
348 | ||
14fd833e CZ |
349 | static int amdgpu_cs_bo_validate(struct amdgpu_cs_parser *p, |
350 | struct amdgpu_bo *bo) | |
351 | { | |
352 | u64 initial_bytes_moved; | |
353 | uint32_t domain; | |
354 | int r; | |
355 | ||
356 | if (bo->pin_count) | |
357 | return 0; | |
358 | ||
95844d20 MO |
359 | /* Don't move this buffer if we have depleted our allowance |
360 | * to move it. Don't move anything if the threshold is zero. | |
14fd833e | 361 | */ |
95844d20 | 362 | if (p->bytes_moved < p->bytes_moved_threshold) |
14fd833e CZ |
363 | domain = bo->prefered_domains; |
364 | else | |
365 | domain = bo->allowed_domains; | |
366 | ||
367 | retry: | |
368 | amdgpu_ttm_placement_from_domain(bo, domain); | |
369 | initial_bytes_moved = atomic64_read(&bo->adev->num_bytes_moved); | |
370 | r = ttm_bo_validate(&bo->tbo, &bo->placement, true, false); | |
371 | p->bytes_moved += atomic64_read(&bo->adev->num_bytes_moved) - | |
372 | initial_bytes_moved; | |
373 | ||
1abdc3d7 CK |
374 | if (unlikely(r == -ENOMEM) && domain != bo->allowed_domains) { |
375 | domain = bo->allowed_domains; | |
376 | goto retry; | |
14fd833e CZ |
377 | } |
378 | ||
379 | return r; | |
380 | } | |
381 | ||
f69f90a1 | 382 | int amdgpu_cs_list_validate(struct amdgpu_cs_parser *p, |
a5b75058 | 383 | struct list_head *validated) |
d38ceaf9 | 384 | { |
d38ceaf9 | 385 | struct amdgpu_bo_list_entry *lobj; |
d38ceaf9 AD |
386 | int r; |
387 | ||
a5b75058 | 388 | list_for_each_entry(lobj, validated, tv.head) { |
36409d12 | 389 | struct amdgpu_bo *bo = lobj->robj; |
2f568dbd | 390 | bool binding_userptr = false; |
cc325d19 | 391 | struct mm_struct *usermm; |
d38ceaf9 | 392 | |
cc325d19 CK |
393 | usermm = amdgpu_ttm_tt_get_usermm(bo->tbo.ttm); |
394 | if (usermm && usermm != current->mm) | |
395 | return -EPERM; | |
396 | ||
2f568dbd CK |
397 | /* Check if we have user pages and nobody bound the BO already */ |
398 | if (lobj->user_pages && bo->tbo.ttm->state != tt_bound) { | |
399 | size_t size = sizeof(struct page *); | |
400 | ||
401 | size *= bo->tbo.ttm->num_pages; | |
402 | memcpy(bo->tbo.ttm->pages, lobj->user_pages, size); | |
403 | binding_userptr = true; | |
404 | } | |
405 | ||
14fd833e CZ |
406 | r = amdgpu_cs_bo_validate(p, bo); |
407 | if (r) | |
36409d12 | 408 | return r; |
14fd833e CZ |
409 | if (bo->shadow) { |
410 | r = amdgpu_cs_bo_validate(p, bo); | |
411 | if (r) | |
412 | return r; | |
d38ceaf9 | 413 | } |
2f568dbd CK |
414 | |
415 | if (binding_userptr) { | |
416 | drm_free_large(lobj->user_pages); | |
417 | lobj->user_pages = NULL; | |
418 | } | |
d38ceaf9 AD |
419 | } |
420 | return 0; | |
421 | } | |
422 | ||
2a7d9bda CK |
423 | static int amdgpu_cs_parser_bos(struct amdgpu_cs_parser *p, |
424 | union drm_amdgpu_cs *cs) | |
d38ceaf9 AD |
425 | { |
426 | struct amdgpu_fpriv *fpriv = p->filp->driver_priv; | |
2f568dbd | 427 | struct amdgpu_bo_list_entry *e; |
a5b75058 | 428 | struct list_head duplicates; |
840d5144 | 429 | bool need_mmap_lock = false; |
2f568dbd | 430 | unsigned i, tries = 10; |
636ce25c | 431 | int r; |
d38ceaf9 | 432 | |
2a7d9bda CK |
433 | INIT_LIST_HEAD(&p->validated); |
434 | ||
435 | p->bo_list = amdgpu_bo_list_get(fpriv, cs->in.bo_list_handle); | |
840d5144 | 436 | if (p->bo_list) { |
211dff55 CK |
437 | need_mmap_lock = p->bo_list->first_userptr != |
438 | p->bo_list->num_entries; | |
636ce25c | 439 | amdgpu_bo_list_get_list(p->bo_list, &p->validated); |
840d5144 | 440 | } |
d38ceaf9 | 441 | |
3c0eea6c | 442 | INIT_LIST_HEAD(&duplicates); |
56467ebf | 443 | amdgpu_vm_get_pd_bo(&fpriv->vm, &p->validated, &p->vm_pd); |
d38ceaf9 | 444 | |
758ac17f | 445 | if (p->uf_entry.robj) |
91acbeb6 CK |
446 | list_add(&p->uf_entry.tv.head, &p->validated); |
447 | ||
d38ceaf9 AD |
448 | if (need_mmap_lock) |
449 | down_read(¤t->mm->mmap_sem); | |
450 | ||
2f568dbd CK |
451 | while (1) { |
452 | struct list_head need_pages; | |
453 | unsigned i; | |
454 | ||
455 | r = ttm_eu_reserve_buffers(&p->ticket, &p->validated, true, | |
456 | &duplicates); | |
f1037950 MO |
457 | if (unlikely(r != 0)) { |
458 | DRM_ERROR("ttm_eu_reserve_buffers failed.\n"); | |
2f568dbd | 459 | goto error_free_pages; |
f1037950 | 460 | } |
2f568dbd CK |
461 | |
462 | /* Without a BO list we don't have userptr BOs */ | |
463 | if (!p->bo_list) | |
464 | break; | |
465 | ||
466 | INIT_LIST_HEAD(&need_pages); | |
467 | for (i = p->bo_list->first_userptr; | |
468 | i < p->bo_list->num_entries; ++i) { | |
469 | ||
470 | e = &p->bo_list->array[i]; | |
471 | ||
472 | if (amdgpu_ttm_tt_userptr_invalidated(e->robj->tbo.ttm, | |
473 | &e->user_invalidated) && e->user_pages) { | |
474 | ||
475 | /* We acquired a page array, but somebody | |
476 | * invalidated it. Free it an try again | |
477 | */ | |
478 | release_pages(e->user_pages, | |
479 | e->robj->tbo.ttm->num_pages, | |
480 | false); | |
481 | drm_free_large(e->user_pages); | |
482 | e->user_pages = NULL; | |
483 | } | |
484 | ||
485 | if (e->robj->tbo.ttm->state != tt_bound && | |
486 | !e->user_pages) { | |
487 | list_del(&e->tv.head); | |
488 | list_add(&e->tv.head, &need_pages); | |
489 | ||
490 | amdgpu_bo_unreserve(e->robj); | |
491 | } | |
492 | } | |
493 | ||
494 | if (list_empty(&need_pages)) | |
495 | break; | |
496 | ||
497 | /* Unreserve everything again. */ | |
498 | ttm_eu_backoff_reservation(&p->ticket, &p->validated); | |
499 | ||
f1037950 | 500 | /* We tried too many times, just abort */ |
2f568dbd CK |
501 | if (!--tries) { |
502 | r = -EDEADLK; | |
f1037950 | 503 | DRM_ERROR("deadlock in %s\n", __func__); |
2f568dbd CK |
504 | goto error_free_pages; |
505 | } | |
506 | ||
507 | /* Fill the page arrays for all useptrs. */ | |
508 | list_for_each_entry(e, &need_pages, tv.head) { | |
509 | struct ttm_tt *ttm = e->robj->tbo.ttm; | |
510 | ||
511 | e->user_pages = drm_calloc_large(ttm->num_pages, | |
512 | sizeof(struct page*)); | |
513 | if (!e->user_pages) { | |
514 | r = -ENOMEM; | |
f1037950 | 515 | DRM_ERROR("calloc failure in %s\n", __func__); |
2f568dbd CK |
516 | goto error_free_pages; |
517 | } | |
518 | ||
519 | r = amdgpu_ttm_tt_get_user_pages(ttm, e->user_pages); | |
520 | if (r) { | |
f1037950 | 521 | DRM_ERROR("amdgpu_ttm_tt_get_user_pages failed.\n"); |
2f568dbd CK |
522 | drm_free_large(e->user_pages); |
523 | e->user_pages = NULL; | |
524 | goto error_free_pages; | |
525 | } | |
526 | } | |
527 | ||
528 | /* And try again. */ | |
529 | list_splice(&need_pages, &p->validated); | |
530 | } | |
a5b75058 | 531 | |
5a712a87 | 532 | amdgpu_vm_get_pt_bos(p->adev, &fpriv->vm, &duplicates); |
56467ebf | 533 | |
f69f90a1 CK |
534 | p->bytes_moved_threshold = amdgpu_cs_get_threshold_for_moves(p->adev); |
535 | p->bytes_moved = 0; | |
536 | ||
537 | r = amdgpu_cs_list_validate(p, &duplicates); | |
f1037950 MO |
538 | if (r) { |
539 | DRM_ERROR("amdgpu_cs_list_validate(duplicates) failed.\n"); | |
a5b75058 | 540 | goto error_validate; |
f1037950 | 541 | } |
a5b75058 | 542 | |
f69f90a1 | 543 | r = amdgpu_cs_list_validate(p, &p->validated); |
f1037950 MO |
544 | if (r) { |
545 | DRM_ERROR("amdgpu_cs_list_validate(validated) failed.\n"); | |
a8480309 | 546 | goto error_validate; |
f1037950 | 547 | } |
a8480309 | 548 | |
95844d20 MO |
549 | amdgpu_cs_report_moved_bytes(p->adev, p->bytes_moved); |
550 | ||
5a712a87 CK |
551 | fpriv->vm.last_eviction_counter = |
552 | atomic64_read(&p->adev->num_evictions); | |
553 | ||
a8480309 | 554 | if (p->bo_list) { |
d88bf583 CK |
555 | struct amdgpu_bo *gds = p->bo_list->gds_obj; |
556 | struct amdgpu_bo *gws = p->bo_list->gws_obj; | |
557 | struct amdgpu_bo *oa = p->bo_list->oa_obj; | |
a8480309 CK |
558 | struct amdgpu_vm *vm = &fpriv->vm; |
559 | unsigned i; | |
560 | ||
561 | for (i = 0; i < p->bo_list->num_entries; i++) { | |
562 | struct amdgpu_bo *bo = p->bo_list->array[i].robj; | |
563 | ||
564 | p->bo_list->array[i].bo_va = amdgpu_vm_bo_find(vm, bo); | |
565 | } | |
d88bf583 CK |
566 | |
567 | if (gds) { | |
568 | p->job->gds_base = amdgpu_bo_gpu_offset(gds); | |
569 | p->job->gds_size = amdgpu_bo_size(gds); | |
570 | } | |
571 | if (gws) { | |
572 | p->job->gws_base = amdgpu_bo_gpu_offset(gws); | |
573 | p->job->gws_size = amdgpu_bo_size(gws); | |
574 | } | |
575 | if (oa) { | |
576 | p->job->oa_base = amdgpu_bo_gpu_offset(oa); | |
577 | p->job->oa_size = amdgpu_bo_size(oa); | |
578 | } | |
a8480309 | 579 | } |
a5b75058 | 580 | |
b5f5acbc CK |
581 | if (p->uf_entry.robj) |
582 | p->job->uf_addr += amdgpu_bo_gpu_offset(p->uf_entry.robj); | |
583 | ||
a5b75058 | 584 | error_validate: |
eceb8a15 CK |
585 | if (r) { |
586 | amdgpu_vm_move_pt_bos_in_lru(p->adev, &fpriv->vm); | |
a5b75058 | 587 | ttm_eu_backoff_reservation(&p->ticket, &p->validated); |
eceb8a15 | 588 | } |
d38ceaf9 | 589 | |
2f568dbd CK |
590 | error_free_pages: |
591 | ||
d38ceaf9 AD |
592 | if (need_mmap_lock) |
593 | up_read(¤t->mm->mmap_sem); | |
594 | ||
2f568dbd CK |
595 | if (p->bo_list) { |
596 | for (i = p->bo_list->first_userptr; | |
597 | i < p->bo_list->num_entries; ++i) { | |
598 | e = &p->bo_list->array[i]; | |
599 | ||
600 | if (!e->user_pages) | |
601 | continue; | |
602 | ||
603 | release_pages(e->user_pages, | |
604 | e->robj->tbo.ttm->num_pages, | |
605 | false); | |
606 | drm_free_large(e->user_pages); | |
607 | } | |
608 | } | |
609 | ||
d38ceaf9 AD |
610 | return r; |
611 | } | |
612 | ||
613 | static int amdgpu_cs_sync_rings(struct amdgpu_cs_parser *p) | |
614 | { | |
615 | struct amdgpu_bo_list_entry *e; | |
616 | int r; | |
617 | ||
618 | list_for_each_entry(e, &p->validated, tv.head) { | |
619 | struct reservation_object *resv = e->robj->tbo.resv; | |
e86f9cee | 620 | r = amdgpu_sync_resv(p->adev, &p->job->sync, resv, p->filp); |
d38ceaf9 AD |
621 | |
622 | if (r) | |
623 | return r; | |
624 | } | |
625 | return 0; | |
626 | } | |
627 | ||
984810fc CK |
628 | /** |
629 | * cs_parser_fini() - clean parser states | |
630 | * @parser: parser structure holding parsing context. | |
631 | * @error: error number | |
632 | * | |
633 | * If error is set than unvalidate buffer, otherwise just free memory | |
634 | * used by parsing context. | |
635 | **/ | |
636 | static void amdgpu_cs_parser_fini(struct amdgpu_cs_parser *parser, int error, bool backoff) | |
049fc527 | 637 | { |
eceb8a15 | 638 | struct amdgpu_fpriv *fpriv = parser->filp->driver_priv; |
984810fc CK |
639 | unsigned i; |
640 | ||
d38ceaf9 | 641 | if (!error) { |
28b8d66e NH |
642 | amdgpu_vm_move_pt_bos_in_lru(parser->adev, &fpriv->vm); |
643 | ||
d38ceaf9 | 644 | ttm_eu_fence_buffer_objects(&parser->ticket, |
984810fc CK |
645 | &parser->validated, |
646 | parser->fence); | |
d38ceaf9 AD |
647 | } else if (backoff) { |
648 | ttm_eu_backoff_reservation(&parser->ticket, | |
649 | &parser->validated); | |
650 | } | |
984810fc | 651 | fence_put(parser->fence); |
7e52a81c | 652 | |
3cb485f3 CK |
653 | if (parser->ctx) |
654 | amdgpu_ctx_put(parser->ctx); | |
a3348bb8 CZ |
655 | if (parser->bo_list) |
656 | amdgpu_bo_list_put(parser->bo_list); | |
657 | ||
d38ceaf9 AD |
658 | for (i = 0; i < parser->nchunks; i++) |
659 | drm_free_large(parser->chunks[i].kdata); | |
660 | kfree(parser->chunks); | |
50838c8c CK |
661 | if (parser->job) |
662 | amdgpu_job_free(parser->job); | |
91acbeb6 | 663 | amdgpu_bo_unref(&parser->uf_entry.robj); |
d38ceaf9 AD |
664 | } |
665 | ||
666 | static int amdgpu_bo_vm_update_pte(struct amdgpu_cs_parser *p, | |
667 | struct amdgpu_vm *vm) | |
668 | { | |
669 | struct amdgpu_device *adev = p->adev; | |
670 | struct amdgpu_bo_va *bo_va; | |
671 | struct amdgpu_bo *bo; | |
672 | int i, r; | |
673 | ||
674 | r = amdgpu_vm_update_page_directory(adev, vm); | |
675 | if (r) | |
676 | return r; | |
677 | ||
e86f9cee | 678 | r = amdgpu_sync_fence(adev, &p->job->sync, vm->page_directory_fence); |
05906dec BN |
679 | if (r) |
680 | return r; | |
681 | ||
d38ceaf9 AD |
682 | r = amdgpu_vm_clear_freed(adev, vm); |
683 | if (r) | |
684 | return r; | |
685 | ||
686 | if (p->bo_list) { | |
687 | for (i = 0; i < p->bo_list->num_entries; i++) { | |
91e1a520 CK |
688 | struct fence *f; |
689 | ||
d38ceaf9 AD |
690 | /* ignore duplicates */ |
691 | bo = p->bo_list->array[i].robj; | |
692 | if (!bo) | |
693 | continue; | |
694 | ||
695 | bo_va = p->bo_list->array[i].bo_va; | |
696 | if (bo_va == NULL) | |
697 | continue; | |
698 | ||
99e124f4 | 699 | r = amdgpu_vm_bo_update(adev, bo_va, false); |
d38ceaf9 AD |
700 | if (r) |
701 | return r; | |
702 | ||
bb1e38a4 | 703 | f = bo_va->last_pt_update; |
e86f9cee | 704 | r = amdgpu_sync_fence(adev, &p->job->sync, f); |
91e1a520 CK |
705 | if (r) |
706 | return r; | |
d38ceaf9 | 707 | } |
b495bd3a CK |
708 | |
709 | } | |
710 | ||
e86f9cee | 711 | r = amdgpu_vm_clear_invalids(adev, vm, &p->job->sync); |
b495bd3a CK |
712 | |
713 | if (amdgpu_vm_debug && p->bo_list) { | |
714 | /* Invalidate all BOs to test for userspace bugs */ | |
715 | for (i = 0; i < p->bo_list->num_entries; i++) { | |
716 | /* ignore duplicates */ | |
717 | bo = p->bo_list->array[i].robj; | |
718 | if (!bo) | |
719 | continue; | |
720 | ||
721 | amdgpu_vm_bo_invalidate(adev, bo); | |
722 | } | |
d38ceaf9 AD |
723 | } |
724 | ||
b495bd3a | 725 | return r; |
d38ceaf9 AD |
726 | } |
727 | ||
728 | static int amdgpu_cs_ib_vm_chunk(struct amdgpu_device *adev, | |
b07c60c0 | 729 | struct amdgpu_cs_parser *p) |
d38ceaf9 | 730 | { |
b07c60c0 | 731 | struct amdgpu_fpriv *fpriv = p->filp->driver_priv; |
d38ceaf9 | 732 | struct amdgpu_vm *vm = &fpriv->vm; |
b07c60c0 | 733 | struct amdgpu_ring *ring = p->job->ring; |
d38ceaf9 AD |
734 | int i, r; |
735 | ||
d38ceaf9 | 736 | /* Only for UVD/VCE VM emulation */ |
b07c60c0 | 737 | if (ring->funcs->parse_cs) { |
9a79588c | 738 | p->job->vm = NULL; |
b07c60c0 CK |
739 | for (i = 0; i < p->job->num_ibs; i++) { |
740 | r = amdgpu_ring_parse_cs(ring, p, i); | |
d38ceaf9 AD |
741 | if (r) |
742 | return r; | |
743 | } | |
9a79588c CK |
744 | } else { |
745 | p->job->vm_pd_addr = amdgpu_bo_gpu_offset(vm->page_directory); | |
281d144d | 746 | |
9a79588c CK |
747 | r = amdgpu_bo_vm_update_pte(p, vm); |
748 | if (r) | |
749 | return r; | |
750 | } | |
d38ceaf9 | 751 | |
9a79588c | 752 | return amdgpu_cs_sync_rings(p); |
d38ceaf9 AD |
753 | } |
754 | ||
755 | static int amdgpu_cs_handle_lockup(struct amdgpu_device *adev, int r) | |
756 | { | |
757 | if (r == -EDEADLK) { | |
758 | r = amdgpu_gpu_reset(adev); | |
759 | if (!r) | |
760 | r = -EAGAIN; | |
761 | } | |
762 | return r; | |
763 | } | |
764 | ||
765 | static int amdgpu_cs_ib_fill(struct amdgpu_device *adev, | |
766 | struct amdgpu_cs_parser *parser) | |
767 | { | |
768 | struct amdgpu_fpriv *fpriv = parser->filp->driver_priv; | |
769 | struct amdgpu_vm *vm = &fpriv->vm; | |
770 | int i, j; | |
771 | int r; | |
772 | ||
50838c8c | 773 | for (i = 0, j = 0; i < parser->nchunks && j < parser->job->num_ibs; i++) { |
d38ceaf9 AD |
774 | struct amdgpu_cs_chunk *chunk; |
775 | struct amdgpu_ib *ib; | |
776 | struct drm_amdgpu_cs_chunk_ib *chunk_ib; | |
d38ceaf9 | 777 | struct amdgpu_ring *ring; |
d38ceaf9 AD |
778 | |
779 | chunk = &parser->chunks[i]; | |
50838c8c | 780 | ib = &parser->job->ibs[j]; |
d38ceaf9 AD |
781 | chunk_ib = (struct drm_amdgpu_cs_chunk_ib *)chunk->kdata; |
782 | ||
783 | if (chunk->chunk_id != AMDGPU_CHUNK_ID_IB) | |
784 | continue; | |
785 | ||
d38ceaf9 AD |
786 | r = amdgpu_cs_get_ring(adev, chunk_ib->ip_type, |
787 | chunk_ib->ip_instance, chunk_ib->ring, | |
788 | &ring); | |
3ccec53c | 789 | if (r) |
d38ceaf9 | 790 | return r; |
d38ceaf9 | 791 | |
b07c60c0 CK |
792 | if (parser->job->ring && parser->job->ring != ring) |
793 | return -EINVAL; | |
794 | ||
795 | parser->job->ring = ring; | |
796 | ||
d38ceaf9 | 797 | if (ring->funcs->parse_cs) { |
4802ce11 | 798 | struct amdgpu_bo_va_mapping *m; |
3ccec53c | 799 | struct amdgpu_bo *aobj = NULL; |
4802ce11 CK |
800 | uint64_t offset; |
801 | uint8_t *kptr; | |
3ccec53c | 802 | |
4802ce11 CK |
803 | m = amdgpu_cs_find_mapping(parser, chunk_ib->va_start, |
804 | &aobj); | |
3ccec53c MO |
805 | if (!aobj) { |
806 | DRM_ERROR("IB va_start is invalid\n"); | |
807 | return -EINVAL; | |
d38ceaf9 AD |
808 | } |
809 | ||
4802ce11 CK |
810 | if ((chunk_ib->va_start + chunk_ib->ib_bytes) > |
811 | (m->it.last + 1) * AMDGPU_GPU_PAGE_SIZE) { | |
812 | DRM_ERROR("IB va_start+ib_bytes is invalid\n"); | |
813 | return -EINVAL; | |
814 | } | |
815 | ||
3ccec53c | 816 | /* the IB should be reserved at this point */ |
4802ce11 | 817 | r = amdgpu_bo_kmap(aobj, (void **)&kptr); |
d38ceaf9 | 818 | if (r) { |
d38ceaf9 AD |
819 | return r; |
820 | } | |
821 | ||
4802ce11 CK |
822 | offset = ((uint64_t)m->it.start) * AMDGPU_GPU_PAGE_SIZE; |
823 | kptr += chunk_ib->va_start - offset; | |
824 | ||
b07c60c0 | 825 | r = amdgpu_ib_get(adev, NULL, chunk_ib->ib_bytes, ib); |
d38ceaf9 AD |
826 | if (r) { |
827 | DRM_ERROR("Failed to get ib !\n"); | |
d38ceaf9 AD |
828 | return r; |
829 | } | |
830 | ||
831 | memcpy(ib->ptr, kptr, chunk_ib->ib_bytes); | |
832 | amdgpu_bo_kunmap(aobj); | |
d38ceaf9 | 833 | } else { |
b07c60c0 | 834 | r = amdgpu_ib_get(adev, vm, 0, ib); |
d38ceaf9 AD |
835 | if (r) { |
836 | DRM_ERROR("Failed to get ib !\n"); | |
d38ceaf9 AD |
837 | return r; |
838 | } | |
839 | ||
840 | ib->gpu_addr = chunk_ib->va_start; | |
841 | } | |
d38ceaf9 | 842 | |
3ccec53c | 843 | ib->length_dw = chunk_ib->ib_bytes / 4; |
de807f81 | 844 | ib->flags = chunk_ib->flags; |
d38ceaf9 AD |
845 | j++; |
846 | } | |
847 | ||
758ac17f | 848 | /* UVD & VCE fw doesn't support user fences */ |
b5f5acbc | 849 | if (parser->job->uf_addr && ( |
758ac17f CK |
850 | parser->job->ring->type == AMDGPU_RING_TYPE_UVD || |
851 | parser->job->ring->type == AMDGPU_RING_TYPE_VCE)) | |
852 | return -EINVAL; | |
d38ceaf9 AD |
853 | |
854 | return 0; | |
855 | } | |
856 | ||
2b48d323 CK |
857 | static int amdgpu_cs_dependencies(struct amdgpu_device *adev, |
858 | struct amdgpu_cs_parser *p) | |
859 | { | |
76a1ea61 | 860 | struct amdgpu_fpriv *fpriv = p->filp->driver_priv; |
2b48d323 CK |
861 | int i, j, r; |
862 | ||
2b48d323 CK |
863 | for (i = 0; i < p->nchunks; ++i) { |
864 | struct drm_amdgpu_cs_chunk_dep *deps; | |
865 | struct amdgpu_cs_chunk *chunk; | |
866 | unsigned num_deps; | |
867 | ||
868 | chunk = &p->chunks[i]; | |
869 | ||
870 | if (chunk->chunk_id != AMDGPU_CHUNK_ID_DEPENDENCIES) | |
871 | continue; | |
872 | ||
873 | deps = (struct drm_amdgpu_cs_chunk_dep *)chunk->kdata; | |
874 | num_deps = chunk->length_dw * 4 / | |
875 | sizeof(struct drm_amdgpu_cs_chunk_dep); | |
876 | ||
877 | for (j = 0; j < num_deps; ++j) { | |
2b48d323 | 878 | struct amdgpu_ring *ring; |
76a1ea61 | 879 | struct amdgpu_ctx *ctx; |
21c16bf6 | 880 | struct fence *fence; |
2b48d323 CK |
881 | |
882 | r = amdgpu_cs_get_ring(adev, deps[j].ip_type, | |
883 | deps[j].ip_instance, | |
884 | deps[j].ring, &ring); | |
885 | if (r) | |
886 | return r; | |
887 | ||
76a1ea61 CK |
888 | ctx = amdgpu_ctx_get(fpriv, deps[j].ctx_id); |
889 | if (ctx == NULL) | |
890 | return -EINVAL; | |
891 | ||
21c16bf6 CK |
892 | fence = amdgpu_ctx_get_fence(ctx, ring, |
893 | deps[j].handle); | |
894 | if (IS_ERR(fence)) { | |
895 | r = PTR_ERR(fence); | |
76a1ea61 | 896 | amdgpu_ctx_put(ctx); |
2b48d323 | 897 | return r; |
91e1a520 | 898 | |
21c16bf6 | 899 | } else if (fence) { |
e86f9cee CK |
900 | r = amdgpu_sync_fence(adev, &p->job->sync, |
901 | fence); | |
21c16bf6 CK |
902 | fence_put(fence); |
903 | amdgpu_ctx_put(ctx); | |
904 | if (r) | |
905 | return r; | |
906 | } | |
2b48d323 CK |
907 | } |
908 | } | |
909 | ||
910 | return 0; | |
911 | } | |
912 | ||
cd75dc68 CK |
913 | static int amdgpu_cs_submit(struct amdgpu_cs_parser *p, |
914 | union drm_amdgpu_cs *cs) | |
915 | { | |
b07c60c0 | 916 | struct amdgpu_ring *ring = p->job->ring; |
92f25098 | 917 | struct amd_sched_entity *entity = &p->ctx->rings[ring->idx].entity; |
cd75dc68 | 918 | struct amdgpu_job *job; |
e686941a | 919 | int r; |
cd75dc68 | 920 | |
50838c8c CK |
921 | job = p->job; |
922 | p->job = NULL; | |
cd75dc68 | 923 | |
595a9cd6 | 924 | r = amd_sched_job_init(&job->base, &ring->sched, entity, p->filp); |
e686941a | 925 | if (r) { |
d71518b5 | 926 | amdgpu_job_free(job); |
e686941a | 927 | return r; |
cd75dc68 CK |
928 | } |
929 | ||
e686941a | 930 | job->owner = p->filp; |
92f25098 | 931 | job->ctx = entity->fence_context; |
595a9cd6 CK |
932 | p->fence = fence_get(&job->base.s_fence->finished); |
933 | cs->out.handle = amdgpu_ctx_add_fence(p->ctx, ring, p->fence); | |
758ac17f | 934 | job->uf_sequence = cs->out.handle; |
a5fb4ec2 | 935 | amdgpu_job_free_resources(job); |
cd75dc68 CK |
936 | |
937 | trace_amdgpu_cs_ioctl(job); | |
938 | amd_sched_entity_push_job(&job->base); | |
939 | ||
940 | return 0; | |
941 | } | |
942 | ||
049fc527 CZ |
943 | int amdgpu_cs_ioctl(struct drm_device *dev, void *data, struct drm_file *filp) |
944 | { | |
945 | struct amdgpu_device *adev = dev->dev_private; | |
946 | union drm_amdgpu_cs *cs = data; | |
7e52a81c | 947 | struct amdgpu_cs_parser parser = {}; |
26a6980c CK |
948 | bool reserved_buffers = false; |
949 | int i, r; | |
049fc527 | 950 | |
0c418f10 | 951 | if (!adev->accel_working) |
049fc527 | 952 | return -EBUSY; |
2b48d323 | 953 | |
7e52a81c CK |
954 | parser.adev = adev; |
955 | parser.filp = filp; | |
956 | ||
957 | r = amdgpu_cs_parser_init(&parser, data); | |
d38ceaf9 | 958 | if (r) { |
049fc527 | 959 | DRM_ERROR("Failed to initialize parser !\n"); |
7e52a81c | 960 | amdgpu_cs_parser_fini(&parser, r, false); |
d38ceaf9 AD |
961 | r = amdgpu_cs_handle_lockup(adev, r); |
962 | return r; | |
963 | } | |
2a7d9bda | 964 | r = amdgpu_cs_parser_bos(&parser, data); |
26a6980c CK |
965 | if (r == -ENOMEM) |
966 | DRM_ERROR("Not enough memory for command submission!\n"); | |
967 | else if (r && r != -ERESTARTSYS) | |
968 | DRM_ERROR("Failed to process the buffer list %d!\n", r); | |
969 | else if (!r) { | |
970 | reserved_buffers = true; | |
7e52a81c | 971 | r = amdgpu_cs_ib_fill(adev, &parser); |
26a6980c CK |
972 | } |
973 | ||
974 | if (!r) { | |
7e52a81c | 975 | r = amdgpu_cs_dependencies(adev, &parser); |
26a6980c CK |
976 | if (r) |
977 | DRM_ERROR("Failed in the dependencies handling %d!\n", r); | |
978 | } | |
979 | ||
980 | if (r) | |
981 | goto out; | |
982 | ||
50838c8c | 983 | for (i = 0; i < parser.job->num_ibs; i++) |
7e52a81c | 984 | trace_amdgpu_cs(&parser, i); |
26a6980c | 985 | |
7e52a81c | 986 | r = amdgpu_cs_ib_vm_chunk(adev, &parser); |
4fe63117 CZ |
987 | if (r) |
988 | goto out; | |
989 | ||
4acabfe3 | 990 | r = amdgpu_cs_submit(&parser, cs); |
d38ceaf9 | 991 | |
d38ceaf9 | 992 | out: |
7e52a81c | 993 | amdgpu_cs_parser_fini(&parser, r, reserved_buffers); |
d38ceaf9 AD |
994 | r = amdgpu_cs_handle_lockup(adev, r); |
995 | return r; | |
996 | } | |
997 | ||
998 | /** | |
999 | * amdgpu_cs_wait_ioctl - wait for a command submission to finish | |
1000 | * | |
1001 | * @dev: drm device | |
1002 | * @data: data from userspace | |
1003 | * @filp: file private | |
1004 | * | |
1005 | * Wait for the command submission identified by handle to finish. | |
1006 | */ | |
1007 | int amdgpu_cs_wait_ioctl(struct drm_device *dev, void *data, | |
1008 | struct drm_file *filp) | |
1009 | { | |
1010 | union drm_amdgpu_wait_cs *wait = data; | |
1011 | struct amdgpu_device *adev = dev->dev_private; | |
d38ceaf9 | 1012 | unsigned long timeout = amdgpu_gem_timeout(wait->in.timeout); |
03507c4f | 1013 | struct amdgpu_ring *ring = NULL; |
66b3cf2a | 1014 | struct amdgpu_ctx *ctx; |
21c16bf6 | 1015 | struct fence *fence; |
d38ceaf9 AD |
1016 | long r; |
1017 | ||
21c16bf6 CK |
1018 | r = amdgpu_cs_get_ring(adev, wait->in.ip_type, wait->in.ip_instance, |
1019 | wait->in.ring, &ring); | |
1020 | if (r) | |
1021 | return r; | |
1022 | ||
66b3cf2a JZ |
1023 | ctx = amdgpu_ctx_get(filp->driver_priv, wait->in.ctx_id); |
1024 | if (ctx == NULL) | |
1025 | return -EINVAL; | |
d38ceaf9 | 1026 | |
4b559c90 CZ |
1027 | fence = amdgpu_ctx_get_fence(ctx, ring, wait->in.handle); |
1028 | if (IS_ERR(fence)) | |
1029 | r = PTR_ERR(fence); | |
1030 | else if (fence) { | |
1031 | r = fence_wait_timeout(fence, true, timeout); | |
1032 | fence_put(fence); | |
1033 | } else | |
1034 | r = 1; | |
049fc527 | 1035 | |
66b3cf2a | 1036 | amdgpu_ctx_put(ctx); |
d38ceaf9 AD |
1037 | if (r < 0) |
1038 | return r; | |
1039 | ||
1040 | memset(wait, 0, sizeof(*wait)); | |
1041 | wait->out.status = (r == 0); | |
1042 | ||
1043 | return 0; | |
1044 | } | |
1045 | ||
1046 | /** | |
1047 | * amdgpu_cs_find_bo_va - find bo_va for VM address | |
1048 | * | |
1049 | * @parser: command submission parser context | |
1050 | * @addr: VM address | |
1051 | * @bo: resulting BO of the mapping found | |
1052 | * | |
1053 | * Search the buffer objects in the command submission context for a certain | |
1054 | * virtual memory address. Returns allocation structure when found, NULL | |
1055 | * otherwise. | |
1056 | */ | |
1057 | struct amdgpu_bo_va_mapping * | |
1058 | amdgpu_cs_find_mapping(struct amdgpu_cs_parser *parser, | |
1059 | uint64_t addr, struct amdgpu_bo **bo) | |
1060 | { | |
d38ceaf9 | 1061 | struct amdgpu_bo_va_mapping *mapping; |
15486fd2 CK |
1062 | unsigned i; |
1063 | ||
1064 | if (!parser->bo_list) | |
1065 | return NULL; | |
d38ceaf9 AD |
1066 | |
1067 | addr /= AMDGPU_GPU_PAGE_SIZE; | |
1068 | ||
15486fd2 CK |
1069 | for (i = 0; i < parser->bo_list->num_entries; i++) { |
1070 | struct amdgpu_bo_list_entry *lobj; | |
1071 | ||
1072 | lobj = &parser->bo_list->array[i]; | |
1073 | if (!lobj->bo_va) | |
d38ceaf9 AD |
1074 | continue; |
1075 | ||
15486fd2 | 1076 | list_for_each_entry(mapping, &lobj->bo_va->valids, list) { |
7fc11959 CK |
1077 | if (mapping->it.start > addr || |
1078 | addr > mapping->it.last) | |
1079 | continue; | |
1080 | ||
15486fd2 | 1081 | *bo = lobj->bo_va->bo; |
7fc11959 CK |
1082 | return mapping; |
1083 | } | |
1084 | ||
15486fd2 | 1085 | list_for_each_entry(mapping, &lobj->bo_va->invalids, list) { |
d38ceaf9 AD |
1086 | if (mapping->it.start > addr || |
1087 | addr > mapping->it.last) | |
1088 | continue; | |
1089 | ||
15486fd2 | 1090 | *bo = lobj->bo_va->bo; |
d38ceaf9 AD |
1091 | return mapping; |
1092 | } | |
1093 | } | |
1094 | ||
1095 | return NULL; | |
1096 | } |