Commit | Line | Data |
---|---|---|
3242ba11 HK |
1 | /* |
2 | * Xilinx Zynq GPIO device driver | |
3 | * | |
4 | * Copyright (C) 2009 - 2014 Xilinx, Inc. | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or modify it under | |
7 | * the terms of the GNU General Public License as published by the Free Software | |
8 | * Foundation; either version 2 of the License, or (at your option) any later | |
9 | * version. | |
10 | */ | |
11 | ||
12 | #include <linux/bitops.h> | |
13 | #include <linux/clk.h> | |
14 | #include <linux/gpio/driver.h> | |
15 | #include <linux/init.h> | |
16 | #include <linux/interrupt.h> | |
17 | #include <linux/io.h> | |
18 | #include <linux/module.h> | |
19 | #include <linux/platform_device.h> | |
20 | #include <linux/pm_runtime.h> | |
bdf7a4ae | 21 | #include <linux/of.h> |
3242ba11 HK |
22 | |
23 | #define DRIVER_NAME "zynq-gpio" | |
24 | ||
25 | /* Maximum banks */ | |
26 | #define ZYNQ_GPIO_MAX_BANK 4 | |
bdf7a4ae | 27 | #define ZYNQMP_GPIO_MAX_BANK 6 |
3242ba11 HK |
28 | |
29 | #define ZYNQ_GPIO_BANK0_NGPIO 32 | |
30 | #define ZYNQ_GPIO_BANK1_NGPIO 22 | |
31 | #define ZYNQ_GPIO_BANK2_NGPIO 32 | |
32 | #define ZYNQ_GPIO_BANK3_NGPIO 32 | |
33 | ||
bdf7a4ae AKV |
34 | #define ZYNQMP_GPIO_BANK0_NGPIO 26 |
35 | #define ZYNQMP_GPIO_BANK1_NGPIO 26 | |
36 | #define ZYNQMP_GPIO_BANK2_NGPIO 26 | |
37 | #define ZYNQMP_GPIO_BANK3_NGPIO 32 | |
38 | #define ZYNQMP_GPIO_BANK4_NGPIO 32 | |
39 | #define ZYNQMP_GPIO_BANK5_NGPIO 32 | |
40 | ||
41 | #define ZYNQ_GPIO_NR_GPIOS 118 | |
42 | #define ZYNQMP_GPIO_NR_GPIOS 174 | |
43 | ||
44 | #define ZYNQ_GPIO_BANK0_PIN_MIN(str) 0 | |
45 | #define ZYNQ_GPIO_BANK0_PIN_MAX(str) (ZYNQ_GPIO_BANK0_PIN_MIN(str) + \ | |
46 | ZYNQ##str##_GPIO_BANK0_NGPIO - 1) | |
47 | #define ZYNQ_GPIO_BANK1_PIN_MIN(str) (ZYNQ_GPIO_BANK0_PIN_MAX(str) + 1) | |
48 | #define ZYNQ_GPIO_BANK1_PIN_MAX(str) (ZYNQ_GPIO_BANK1_PIN_MIN(str) + \ | |
49 | ZYNQ##str##_GPIO_BANK1_NGPIO - 1) | |
50 | #define ZYNQ_GPIO_BANK2_PIN_MIN(str) (ZYNQ_GPIO_BANK1_PIN_MAX(str) + 1) | |
51 | #define ZYNQ_GPIO_BANK2_PIN_MAX(str) (ZYNQ_GPIO_BANK2_PIN_MIN(str) + \ | |
52 | ZYNQ##str##_GPIO_BANK2_NGPIO - 1) | |
53 | #define ZYNQ_GPIO_BANK3_PIN_MIN(str) (ZYNQ_GPIO_BANK2_PIN_MAX(str) + 1) | |
54 | #define ZYNQ_GPIO_BANK3_PIN_MAX(str) (ZYNQ_GPIO_BANK3_PIN_MIN(str) + \ | |
55 | ZYNQ##str##_GPIO_BANK3_NGPIO - 1) | |
56 | #define ZYNQ_GPIO_BANK4_PIN_MIN(str) (ZYNQ_GPIO_BANK3_PIN_MAX(str) + 1) | |
57 | #define ZYNQ_GPIO_BANK4_PIN_MAX(str) (ZYNQ_GPIO_BANK4_PIN_MIN(str) + \ | |
58 | ZYNQ##str##_GPIO_BANK4_NGPIO - 1) | |
59 | #define ZYNQ_GPIO_BANK5_PIN_MIN(str) (ZYNQ_GPIO_BANK4_PIN_MAX(str) + 1) | |
60 | #define ZYNQ_GPIO_BANK5_PIN_MAX(str) (ZYNQ_GPIO_BANK5_PIN_MIN(str) + \ | |
61 | ZYNQ##str##_GPIO_BANK5_NGPIO - 1) | |
3242ba11 | 62 | |
3242ba11 HK |
63 | /* Register offsets for the GPIO device */ |
64 | /* LSW Mask & Data -WO */ | |
65 | #define ZYNQ_GPIO_DATA_LSW_OFFSET(BANK) (0x000 + (8 * BANK)) | |
66 | /* MSW Mask & Data -WO */ | |
67 | #define ZYNQ_GPIO_DATA_MSW_OFFSET(BANK) (0x004 + (8 * BANK)) | |
68 | /* Data Register-RW */ | |
06aa0908 | 69 | #define ZYNQ_GPIO_DATA_OFFSET(BANK) (0x040 + (4 * BANK)) |
3242ba11 HK |
70 | #define ZYNQ_GPIO_DATA_RO_OFFSET(BANK) (0x060 + (4 * BANK)) |
71 | /* Direction mode reg-RW */ | |
72 | #define ZYNQ_GPIO_DIRM_OFFSET(BANK) (0x204 + (0x40 * BANK)) | |
73 | /* Output enable reg-RW */ | |
74 | #define ZYNQ_GPIO_OUTEN_OFFSET(BANK) (0x208 + (0x40 * BANK)) | |
75 | /* Interrupt mask reg-RO */ | |
76 | #define ZYNQ_GPIO_INTMASK_OFFSET(BANK) (0x20C + (0x40 * BANK)) | |
77 | /* Interrupt enable reg-WO */ | |
78 | #define ZYNQ_GPIO_INTEN_OFFSET(BANK) (0x210 + (0x40 * BANK)) | |
79 | /* Interrupt disable reg-WO */ | |
80 | #define ZYNQ_GPIO_INTDIS_OFFSET(BANK) (0x214 + (0x40 * BANK)) | |
81 | /* Interrupt status reg-RO */ | |
82 | #define ZYNQ_GPIO_INTSTS_OFFSET(BANK) (0x218 + (0x40 * BANK)) | |
83 | /* Interrupt type reg-RW */ | |
84 | #define ZYNQ_GPIO_INTTYPE_OFFSET(BANK) (0x21C + (0x40 * BANK)) | |
85 | /* Interrupt polarity reg-RW */ | |
86 | #define ZYNQ_GPIO_INTPOL_OFFSET(BANK) (0x220 + (0x40 * BANK)) | |
87 | /* Interrupt on any, reg-RW */ | |
88 | #define ZYNQ_GPIO_INTANY_OFFSET(BANK) (0x224 + (0x40 * BANK)) | |
89 | ||
90 | /* Disable all interrupts mask */ | |
91 | #define ZYNQ_GPIO_IXR_DISABLE_ALL 0xFFFFFFFF | |
92 | ||
93 | /* Mid pin number of a bank */ | |
94 | #define ZYNQ_GPIO_MID_PIN_NUM 16 | |
95 | ||
96 | /* GPIO upper 16 bit mask */ | |
97 | #define ZYNQ_GPIO_UPPER_MASK 0xFFFF0000 | |
98 | ||
3638bd4a SB |
99 | /* set to differentiate zynq from zynqmp, 0=zynqmp, 1=zynq */ |
100 | #define ZYNQ_GPIO_QUIRK_IS_ZYNQ BIT(0) | |
06aa0908 | 101 | #define GPIO_QUIRK_DATA_RO_BUG BIT(1) |
e3296f19 | 102 | |
e11de4de SD |
103 | struct gpio_regs { |
104 | u32 datamsw[ZYNQMP_GPIO_MAX_BANK]; | |
105 | u32 datalsw[ZYNQMP_GPIO_MAX_BANK]; | |
106 | u32 dirm[ZYNQMP_GPIO_MAX_BANK]; | |
107 | u32 outen[ZYNQMP_GPIO_MAX_BANK]; | |
108 | u32 int_en[ZYNQMP_GPIO_MAX_BANK]; | |
109 | u32 int_dis[ZYNQMP_GPIO_MAX_BANK]; | |
110 | u32 int_type[ZYNQMP_GPIO_MAX_BANK]; | |
111 | u32 int_polarity[ZYNQMP_GPIO_MAX_BANK]; | |
112 | u32 int_any[ZYNQMP_GPIO_MAX_BANK]; | |
113 | }; | |
eb73d6ea | 114 | |
3242ba11 HK |
115 | /** |
116 | * struct zynq_gpio - gpio device private data structure | |
117 | * @chip: instance of the gpio_chip | |
118 | * @base_addr: base address of the GPIO device | |
119 | * @clk: clock resource for this controller | |
59e22114 | 120 | * @irq: interrupt for the GPIO device |
bdf7a4ae | 121 | * @p_data: pointer to platform data |
e11de4de | 122 | * @context: context registers |
3242ba11 HK |
123 | */ |
124 | struct zynq_gpio { | |
125 | struct gpio_chip chip; | |
126 | void __iomem *base_addr; | |
127 | struct clk *clk; | |
59e22114 | 128 | int irq; |
bdf7a4ae | 129 | const struct zynq_platform_data *p_data; |
e11de4de | 130 | struct gpio_regs context; |
bdf7a4ae AKV |
131 | }; |
132 | ||
133 | /** | |
134 | * struct zynq_platform_data - zynq gpio platform data structure | |
135 | * @label: string to store in gpio->label | |
6ae5104c | 136 | * @quirks: Flags is used to identify the platform |
bdf7a4ae AKV |
137 | * @ngpio: max number of gpio pins |
138 | * @max_bank: maximum number of gpio banks | |
139 | * @bank_min: this array represents bank's min pin | |
140 | * @bank_max: this array represents bank's max pin | |
6ae5104c | 141 | */ |
bdf7a4ae AKV |
142 | struct zynq_platform_data { |
143 | const char *label; | |
e3296f19 | 144 | u32 quirks; |
bdf7a4ae AKV |
145 | u16 ngpio; |
146 | int max_bank; | |
147 | int bank_min[ZYNQMP_GPIO_MAX_BANK]; | |
148 | int bank_max[ZYNQMP_GPIO_MAX_BANK]; | |
3242ba11 HK |
149 | }; |
150 | ||
6dd85950 LPC |
151 | static struct irq_chip zynq_gpio_level_irqchip; |
152 | static struct irq_chip zynq_gpio_edge_irqchip; | |
fa9795d1 | 153 | |
3638bd4a SB |
154 | /** |
155 | * zynq_gpio_is_zynq - test if HW is zynq or zynqmp | |
156 | * @gpio: Pointer to driver data struct | |
157 | * | |
158 | * Return: 0 if zynqmp, 1 if zynq. | |
159 | */ | |
160 | static int zynq_gpio_is_zynq(struct zynq_gpio *gpio) | |
161 | { | |
162 | return !!(gpio->p_data->quirks & ZYNQ_GPIO_QUIRK_IS_ZYNQ); | |
163 | } | |
164 | ||
06aa0908 SM |
165 | /** |
166 | * gpio_data_ro_bug - test if HW bug exists or not | |
167 | * @gpio: Pointer to driver data struct | |
168 | * | |
169 | * Return: 0 if bug doesnot exist, 1 if bug exists. | |
170 | */ | |
171 | static int gpio_data_ro_bug(struct zynq_gpio *gpio) | |
172 | { | |
173 | return !!(gpio->p_data->quirks & GPIO_QUIRK_DATA_RO_BUG); | |
174 | } | |
175 | ||
3242ba11 HK |
176 | /** |
177 | * zynq_gpio_get_bank_pin - Get the bank number and pin number within that bank | |
178 | * for a given pin in the GPIO device | |
179 | * @pin_num: gpio pin number within the device | |
180 | * @bank_num: an output parameter used to return the bank number of the gpio | |
181 | * pin | |
182 | * @bank_pin_num: an output parameter used to return pin number within a bank | |
183 | * for the given gpio pin | |
6ae5104c | 184 | * @gpio: gpio device data structure |
3242ba11 HK |
185 | * |
186 | * Returns the bank number and pin offset within the bank. | |
187 | */ | |
188 | static inline void zynq_gpio_get_bank_pin(unsigned int pin_num, | |
189 | unsigned int *bank_num, | |
bdf7a4ae AKV |
190 | unsigned int *bank_pin_num, |
191 | struct zynq_gpio *gpio) | |
3242ba11 | 192 | { |
bdf7a4ae AKV |
193 | int bank; |
194 | ||
195 | for (bank = 0; bank < gpio->p_data->max_bank; bank++) { | |
196 | if ((pin_num >= gpio->p_data->bank_min[bank]) && | |
16ee62e5 | 197 | (pin_num <= gpio->p_data->bank_max[bank])) { |
2717cfca NM |
198 | *bank_num = bank; |
199 | *bank_pin_num = pin_num - | |
200 | gpio->p_data->bank_min[bank]; | |
201 | return; | |
bdf7a4ae | 202 | } |
3242ba11 | 203 | } |
3242ba11 | 204 | |
bdf7a4ae AKV |
205 | /* default */ |
206 | WARN(true, "invalid GPIO pin number: %u", pin_num); | |
207 | *bank_num = 0; | |
208 | *bank_pin_num = 0; | |
209 | } | |
016da144 | 210 | |
3242ba11 HK |
211 | /** |
212 | * zynq_gpio_get_value - Get the state of the specified pin of GPIO device | |
213 | * @chip: gpio_chip instance to be worked on | |
214 | * @pin: gpio pin number within the device | |
215 | * | |
216 | * This function reads the state of the specified pin of the GPIO device. | |
217 | * | |
218 | * Return: 0 if the pin is low, 1 if pin is high. | |
219 | */ | |
220 | static int zynq_gpio_get_value(struct gpio_chip *chip, unsigned int pin) | |
221 | { | |
222 | u32 data; | |
223 | unsigned int bank_num, bank_pin_num; | |
31a89447 | 224 | struct zynq_gpio *gpio = gpiochip_get_data(chip); |
3242ba11 | 225 | |
bdf7a4ae | 226 | zynq_gpio_get_bank_pin(pin, &bank_num, &bank_pin_num, gpio); |
3242ba11 | 227 | |
06aa0908 SM |
228 | if (gpio_data_ro_bug(gpio)) { |
229 | if (zynq_gpio_is_zynq(gpio)) { | |
230 | if (bank_num <= 1) { | |
231 | data = readl_relaxed(gpio->base_addr + | |
232 | ZYNQ_GPIO_DATA_RO_OFFSET(bank_num)); | |
233 | } else { | |
234 | data = readl_relaxed(gpio->base_addr + | |
235 | ZYNQ_GPIO_DATA_OFFSET(bank_num)); | |
236 | } | |
237 | } else { | |
238 | if (bank_num <= 2) { | |
239 | data = readl_relaxed(gpio->base_addr + | |
240 | ZYNQ_GPIO_DATA_RO_OFFSET(bank_num)); | |
241 | } else { | |
242 | data = readl_relaxed(gpio->base_addr + | |
243 | ZYNQ_GPIO_DATA_OFFSET(bank_num)); | |
244 | } | |
245 | } | |
246 | } else { | |
247 | data = readl_relaxed(gpio->base_addr + | |
248 | ZYNQ_GPIO_DATA_RO_OFFSET(bank_num)); | |
249 | } | |
3242ba11 HK |
250 | return (data >> bank_pin_num) & 1; |
251 | } | |
252 | ||
253 | /** | |
254 | * zynq_gpio_set_value - Modify the state of the pin with specified value | |
255 | * @chip: gpio_chip instance to be worked on | |
256 | * @pin: gpio pin number within the device | |
257 | * @state: value used to modify the state of the specified pin | |
258 | * | |
259 | * This function calculates the register offset (i.e to lower 16 bits or | |
260 | * upper 16 bits) based on the given pin number and sets the state of a | |
261 | * gpio pin to the specified value. The state is either 0 or non-zero. | |
262 | */ | |
263 | static void zynq_gpio_set_value(struct gpio_chip *chip, unsigned int pin, | |
264 | int state) | |
265 | { | |
266 | unsigned int reg_offset, bank_num, bank_pin_num; | |
31a89447 | 267 | struct zynq_gpio *gpio = gpiochip_get_data(chip); |
3242ba11 | 268 | |
bdf7a4ae | 269 | zynq_gpio_get_bank_pin(pin, &bank_num, &bank_pin_num, gpio); |
3242ba11 HK |
270 | |
271 | if (bank_pin_num >= ZYNQ_GPIO_MID_PIN_NUM) { | |
272 | /* only 16 data bits in bit maskable reg */ | |
273 | bank_pin_num -= ZYNQ_GPIO_MID_PIN_NUM; | |
274 | reg_offset = ZYNQ_GPIO_DATA_MSW_OFFSET(bank_num); | |
275 | } else { | |
276 | reg_offset = ZYNQ_GPIO_DATA_LSW_OFFSET(bank_num); | |
277 | } | |
278 | ||
279 | /* | |
280 | * get the 32 bit value to be written to the mask/data register where | |
281 | * the upper 16 bits is the mask and lower 16 bits is the data | |
282 | */ | |
283 | state = !!state; | |
284 | state = ~(1 << (bank_pin_num + ZYNQ_GPIO_MID_PIN_NUM)) & | |
285 | ((state << bank_pin_num) | ZYNQ_GPIO_UPPER_MASK); | |
286 | ||
287 | writel_relaxed(state, gpio->base_addr + reg_offset); | |
288 | } | |
289 | ||
290 | /** | |
291 | * zynq_gpio_dir_in - Set the direction of the specified GPIO pin as input | |
292 | * @chip: gpio_chip instance to be worked on | |
293 | * @pin: gpio pin number within the device | |
294 | * | |
295 | * This function uses the read-modify-write sequence to set the direction of | |
296 | * the gpio pin as input. | |
297 | * | |
298 | * Return: 0 always | |
299 | */ | |
300 | static int zynq_gpio_dir_in(struct gpio_chip *chip, unsigned int pin) | |
301 | { | |
302 | u32 reg; | |
303 | unsigned int bank_num, bank_pin_num; | |
31a89447 | 304 | struct zynq_gpio *gpio = gpiochip_get_data(chip); |
3242ba11 | 305 | |
bdf7a4ae | 306 | zynq_gpio_get_bank_pin(pin, &bank_num, &bank_pin_num, gpio); |
3242ba11 | 307 | |
e3296f19 NM |
308 | /* |
309 | * On zynq bank 0 pins 7 and 8 are special and cannot be used | |
310 | * as inputs. | |
311 | */ | |
3638bd4a | 312 | if (zynq_gpio_is_zynq(gpio) && bank_num == 0 && |
16ee62e5 | 313 | (bank_pin_num == 7 || bank_pin_num == 8)) |
3242ba11 HK |
314 | return -EINVAL; |
315 | ||
316 | /* clear the bit in direction mode reg to set the pin as input */ | |
317 | reg = readl_relaxed(gpio->base_addr + ZYNQ_GPIO_DIRM_OFFSET(bank_num)); | |
318 | reg &= ~BIT(bank_pin_num); | |
319 | writel_relaxed(reg, gpio->base_addr + ZYNQ_GPIO_DIRM_OFFSET(bank_num)); | |
320 | ||
321 | return 0; | |
322 | } | |
323 | ||
324 | /** | |
325 | * zynq_gpio_dir_out - Set the direction of the specified GPIO pin as output | |
326 | * @chip: gpio_chip instance to be worked on | |
327 | * @pin: gpio pin number within the device | |
328 | * @state: value to be written to specified pin | |
329 | * | |
330 | * This function sets the direction of specified GPIO pin as output, configures | |
331 | * the Output Enable register for the pin and uses zynq_gpio_set to set | |
332 | * the state of the pin to the value specified. | |
333 | * | |
334 | * Return: 0 always | |
335 | */ | |
336 | static int zynq_gpio_dir_out(struct gpio_chip *chip, unsigned int pin, | |
337 | int state) | |
338 | { | |
339 | u32 reg; | |
340 | unsigned int bank_num, bank_pin_num; | |
31a89447 | 341 | struct zynq_gpio *gpio = gpiochip_get_data(chip); |
3242ba11 | 342 | |
bdf7a4ae | 343 | zynq_gpio_get_bank_pin(pin, &bank_num, &bank_pin_num, gpio); |
3242ba11 HK |
344 | |
345 | /* set the GPIO pin as output */ | |
346 | reg = readl_relaxed(gpio->base_addr + ZYNQ_GPIO_DIRM_OFFSET(bank_num)); | |
347 | reg |= BIT(bank_pin_num); | |
348 | writel_relaxed(reg, gpio->base_addr + ZYNQ_GPIO_DIRM_OFFSET(bank_num)); | |
349 | ||
350 | /* configure the output enable reg for the pin */ | |
351 | reg = readl_relaxed(gpio->base_addr + ZYNQ_GPIO_OUTEN_OFFSET(bank_num)); | |
352 | reg |= BIT(bank_pin_num); | |
353 | writel_relaxed(reg, gpio->base_addr + ZYNQ_GPIO_OUTEN_OFFSET(bank_num)); | |
354 | ||
355 | /* set the state of the pin */ | |
356 | zynq_gpio_set_value(chip, pin, state); | |
357 | return 0; | |
358 | } | |
359 | ||
360 | /** | |
361 | * zynq_gpio_irq_mask - Disable the interrupts for a gpio pin | |
362 | * @irq_data: per irq and chip data passed down to chip functions | |
363 | * | |
364 | * This function calculates gpio pin number from irq number and sets the | |
365 | * bit in the Interrupt Disable register of the corresponding bank to disable | |
366 | * interrupts for that pin. | |
367 | */ | |
368 | static void zynq_gpio_irq_mask(struct irq_data *irq_data) | |
369 | { | |
370 | unsigned int device_pin_num, bank_num, bank_pin_num; | |
fa9795d1 | 371 | struct zynq_gpio *gpio = |
31a89447 | 372 | gpiochip_get_data(irq_data_get_irq_chip_data(irq_data)); |
3242ba11 HK |
373 | |
374 | device_pin_num = irq_data->hwirq; | |
bdf7a4ae | 375 | zynq_gpio_get_bank_pin(device_pin_num, &bank_num, &bank_pin_num, gpio); |
3242ba11 HK |
376 | writel_relaxed(BIT(bank_pin_num), |
377 | gpio->base_addr + ZYNQ_GPIO_INTDIS_OFFSET(bank_num)); | |
378 | } | |
379 | ||
380 | /** | |
381 | * zynq_gpio_irq_unmask - Enable the interrupts for a gpio pin | |
382 | * @irq_data: irq data containing irq number of gpio pin for the interrupt | |
383 | * to enable | |
384 | * | |
385 | * This function calculates the gpio pin number from irq number and sets the | |
386 | * bit in the Interrupt Enable register of the corresponding bank to enable | |
387 | * interrupts for that pin. | |
388 | */ | |
389 | static void zynq_gpio_irq_unmask(struct irq_data *irq_data) | |
390 | { | |
391 | unsigned int device_pin_num, bank_num, bank_pin_num; | |
fa9795d1 | 392 | struct zynq_gpio *gpio = |
31a89447 | 393 | gpiochip_get_data(irq_data_get_irq_chip_data(irq_data)); |
3242ba11 HK |
394 | |
395 | device_pin_num = irq_data->hwirq; | |
bdf7a4ae | 396 | zynq_gpio_get_bank_pin(device_pin_num, &bank_num, &bank_pin_num, gpio); |
3242ba11 HK |
397 | writel_relaxed(BIT(bank_pin_num), |
398 | gpio->base_addr + ZYNQ_GPIO_INTEN_OFFSET(bank_num)); | |
399 | } | |
400 | ||
190dc2e6 LPC |
401 | /** |
402 | * zynq_gpio_irq_ack - Acknowledge the interrupt of a gpio pin | |
403 | * @irq_data: irq data containing irq number of gpio pin for the interrupt | |
404 | * to ack | |
405 | * | |
406 | * This function calculates gpio pin number from irq number and sets the bit | |
407 | * in the Interrupt Status Register of the corresponding bank, to ACK the irq. | |
408 | */ | |
409 | static void zynq_gpio_irq_ack(struct irq_data *irq_data) | |
410 | { | |
411 | unsigned int device_pin_num, bank_num, bank_pin_num; | |
fa9795d1 | 412 | struct zynq_gpio *gpio = |
31a89447 | 413 | gpiochip_get_data(irq_data_get_irq_chip_data(irq_data)); |
190dc2e6 LPC |
414 | |
415 | device_pin_num = irq_data->hwirq; | |
bdf7a4ae | 416 | zynq_gpio_get_bank_pin(device_pin_num, &bank_num, &bank_pin_num, gpio); |
190dc2e6 LPC |
417 | writel_relaxed(BIT(bank_pin_num), |
418 | gpio->base_addr + ZYNQ_GPIO_INTSTS_OFFSET(bank_num)); | |
419 | } | |
420 | ||
421 | /** | |
422 | * zynq_gpio_irq_enable - Enable the interrupts for a gpio pin | |
423 | * @irq_data: irq data containing irq number of gpio pin for the interrupt | |
424 | * to enable | |
425 | * | |
20a8a968 | 426 | * Clears the INTSTS bit and unmasks the given interrupt. |
190dc2e6 LPC |
427 | */ |
428 | static void zynq_gpio_irq_enable(struct irq_data *irq_data) | |
429 | { | |
430 | /* | |
431 | * The Zynq GPIO controller does not disable interrupt detection when | |
432 | * the interrupt is masked and only disables the propagation of the | |
433 | * interrupt. This means when the controller detects an interrupt | |
434 | * condition while the interrupt is logically disabled it will propagate | |
435 | * that interrupt event once the interrupt is enabled. This will cause | |
436 | * the interrupt consumer to see spurious interrupts to prevent this | |
437 | * first make sure that the interrupt is not asserted and then enable | |
438 | * it. | |
439 | */ | |
440 | zynq_gpio_irq_ack(irq_data); | |
441 | zynq_gpio_irq_unmask(irq_data); | |
442 | } | |
443 | ||
3242ba11 HK |
444 | /** |
445 | * zynq_gpio_set_irq_type - Set the irq type for a gpio pin | |
446 | * @irq_data: irq data containing irq number of gpio pin | |
447 | * @type: interrupt type that is to be set for the gpio pin | |
448 | * | |
449 | * This function gets the gpio pin number and its bank from the gpio pin number | |
450 | * and configures the INT_TYPE, INT_POLARITY and INT_ANY registers. | |
451 | * | |
452 | * Return: 0, negative error otherwise. | |
453 | * TYPE-EDGE_RISING, INT_TYPE - 1, INT_POLARITY - 1, INT_ANY - 0; | |
454 | * TYPE-EDGE_FALLING, INT_TYPE - 1, INT_POLARITY - 0, INT_ANY - 0; | |
455 | * TYPE-EDGE_BOTH, INT_TYPE - 1, INT_POLARITY - NA, INT_ANY - 1; | |
456 | * TYPE-LEVEL_HIGH, INT_TYPE - 0, INT_POLARITY - 1, INT_ANY - NA; | |
457 | * TYPE-LEVEL_LOW, INT_TYPE - 0, INT_POLARITY - 0, INT_ANY - NA | |
458 | */ | |
459 | static int zynq_gpio_set_irq_type(struct irq_data *irq_data, unsigned int type) | |
460 | { | |
461 | u32 int_type, int_pol, int_any; | |
462 | unsigned int device_pin_num, bank_num, bank_pin_num; | |
fa9795d1 | 463 | struct zynq_gpio *gpio = |
31a89447 | 464 | gpiochip_get_data(irq_data_get_irq_chip_data(irq_data)); |
3242ba11 HK |
465 | |
466 | device_pin_num = irq_data->hwirq; | |
bdf7a4ae | 467 | zynq_gpio_get_bank_pin(device_pin_num, &bank_num, &bank_pin_num, gpio); |
3242ba11 HK |
468 | |
469 | int_type = readl_relaxed(gpio->base_addr + | |
470 | ZYNQ_GPIO_INTTYPE_OFFSET(bank_num)); | |
471 | int_pol = readl_relaxed(gpio->base_addr + | |
472 | ZYNQ_GPIO_INTPOL_OFFSET(bank_num)); | |
473 | int_any = readl_relaxed(gpio->base_addr + | |
474 | ZYNQ_GPIO_INTANY_OFFSET(bank_num)); | |
475 | ||
476 | /* | |
477 | * based on the type requested, configure the INT_TYPE, INT_POLARITY | |
478 | * and INT_ANY registers | |
479 | */ | |
480 | switch (type) { | |
481 | case IRQ_TYPE_EDGE_RISING: | |
482 | int_type |= BIT(bank_pin_num); | |
483 | int_pol |= BIT(bank_pin_num); | |
484 | int_any &= ~BIT(bank_pin_num); | |
485 | break; | |
486 | case IRQ_TYPE_EDGE_FALLING: | |
487 | int_type |= BIT(bank_pin_num); | |
488 | int_pol &= ~BIT(bank_pin_num); | |
489 | int_any &= ~BIT(bank_pin_num); | |
490 | break; | |
491 | case IRQ_TYPE_EDGE_BOTH: | |
492 | int_type |= BIT(bank_pin_num); | |
493 | int_any |= BIT(bank_pin_num); | |
494 | break; | |
495 | case IRQ_TYPE_LEVEL_HIGH: | |
496 | int_type &= ~BIT(bank_pin_num); | |
497 | int_pol |= BIT(bank_pin_num); | |
498 | break; | |
499 | case IRQ_TYPE_LEVEL_LOW: | |
500 | int_type &= ~BIT(bank_pin_num); | |
501 | int_pol &= ~BIT(bank_pin_num); | |
502 | break; | |
503 | default: | |
504 | return -EINVAL; | |
505 | } | |
506 | ||
507 | writel_relaxed(int_type, | |
508 | gpio->base_addr + ZYNQ_GPIO_INTTYPE_OFFSET(bank_num)); | |
509 | writel_relaxed(int_pol, | |
510 | gpio->base_addr + ZYNQ_GPIO_INTPOL_OFFSET(bank_num)); | |
511 | writel_relaxed(int_any, | |
512 | gpio->base_addr + ZYNQ_GPIO_INTANY_OFFSET(bank_num)); | |
6dd85950 | 513 | |
16ee62e5 | 514 | if (type & IRQ_TYPE_LEVEL_MASK) |
47c08462 | 515 | irq_set_chip_handler_name_locked(irq_data, |
16ee62e5 MS |
516 | &zynq_gpio_level_irqchip, |
517 | handle_fasteoi_irq, NULL); | |
518 | else | |
47c08462 | 519 | irq_set_chip_handler_name_locked(irq_data, |
16ee62e5 MS |
520 | &zynq_gpio_edge_irqchip, |
521 | handle_level_irq, NULL); | |
6dd85950 | 522 | |
3242ba11 HK |
523 | return 0; |
524 | } | |
525 | ||
526 | static int zynq_gpio_set_wake(struct irq_data *data, unsigned int on) | |
527 | { | |
fa9795d1 | 528 | struct zynq_gpio *gpio = |
31a89447 | 529 | gpiochip_get_data(irq_data_get_irq_chip_data(data)); |
59e22114 ES |
530 | |
531 | irq_set_irq_wake(gpio->irq, on); | |
3242ba11 HK |
532 | |
533 | return 0; | |
534 | } | |
535 | ||
536 | /* irq chip descriptor */ | |
6dd85950 | 537 | static struct irq_chip zynq_gpio_level_irqchip = { |
3242ba11 | 538 | .name = DRIVER_NAME, |
190dc2e6 | 539 | .irq_enable = zynq_gpio_irq_enable, |
6dd85950 LPC |
540 | .irq_eoi = zynq_gpio_irq_ack, |
541 | .irq_mask = zynq_gpio_irq_mask, | |
542 | .irq_unmask = zynq_gpio_irq_unmask, | |
543 | .irq_set_type = zynq_gpio_set_irq_type, | |
544 | .irq_set_wake = zynq_gpio_set_wake, | |
a1946778 ES |
545 | .flags = IRQCHIP_EOI_THREADED | IRQCHIP_EOI_IF_HANDLED | |
546 | IRQCHIP_MASK_ON_SUSPEND, | |
6dd85950 LPC |
547 | }; |
548 | ||
549 | static struct irq_chip zynq_gpio_edge_irqchip = { | |
550 | .name = DRIVER_NAME, | |
551 | .irq_enable = zynq_gpio_irq_enable, | |
552 | .irq_ack = zynq_gpio_irq_ack, | |
3242ba11 HK |
553 | .irq_mask = zynq_gpio_irq_mask, |
554 | .irq_unmask = zynq_gpio_irq_unmask, | |
555 | .irq_set_type = zynq_gpio_set_irq_type, | |
556 | .irq_set_wake = zynq_gpio_set_wake, | |
a1946778 | 557 | .flags = IRQCHIP_MASK_ON_SUSPEND, |
3242ba11 HK |
558 | }; |
559 | ||
5a2533a7 LPC |
560 | static void zynq_gpio_handle_bank_irq(struct zynq_gpio *gpio, |
561 | unsigned int bank_num, | |
562 | unsigned long pending) | |
563 | { | |
bdf7a4ae | 564 | unsigned int bank_offset = gpio->p_data->bank_min[bank_num]; |
f0fbe7bc | 565 | struct irq_domain *irqdomain = gpio->chip.irq.domain; |
5a2533a7 LPC |
566 | int offset; |
567 | ||
568 | if (!pending) | |
569 | return; | |
570 | ||
571 | for_each_set_bit(offset, &pending, 32) { | |
572 | unsigned int gpio_irq; | |
573 | ||
016da144 | 574 | gpio_irq = irq_find_mapping(irqdomain, offset + bank_offset); |
5a2533a7 LPC |
575 | generic_handle_irq(gpio_irq); |
576 | } | |
577 | } | |
578 | ||
3242ba11 HK |
579 | /** |
580 | * zynq_gpio_irqhandler - IRQ handler for the gpio banks of a gpio device | |
3242ba11 HK |
581 | * @desc: irq descriptor instance of the 'irq' |
582 | * | |
583 | * This function reads the Interrupt Status Register of each bank to get the | |
584 | * gpio pin number which has triggered an interrupt. It then acks the triggered | |
585 | * interrupt and calls the pin specific handler set by the higher layer | |
586 | * application for that pin. | |
587 | * Note: A bug is reported if no handler is set for the gpio pin. | |
588 | */ | |
bd0b9ac4 | 589 | static void zynq_gpio_irqhandler(struct irq_desc *desc) |
3242ba11 HK |
590 | { |
591 | u32 int_sts, int_enb; | |
592 | unsigned int bank_num; | |
fa9795d1 | 593 | struct zynq_gpio *gpio = |
31a89447 | 594 | gpiochip_get_data(irq_desc_get_handler_data(desc)); |
3242ba11 HK |
595 | struct irq_chip *irqchip = irq_desc_get_chip(desc); |
596 | ||
597 | chained_irq_enter(irqchip, desc); | |
598 | ||
bdf7a4ae | 599 | for (bank_num = 0; bank_num < gpio->p_data->max_bank; bank_num++) { |
3242ba11 HK |
600 | int_sts = readl_relaxed(gpio->base_addr + |
601 | ZYNQ_GPIO_INTSTS_OFFSET(bank_num)); | |
602 | int_enb = readl_relaxed(gpio->base_addr + | |
603 | ZYNQ_GPIO_INTMASK_OFFSET(bank_num)); | |
5a2533a7 | 604 | zynq_gpio_handle_bank_irq(gpio, bank_num, int_sts & ~int_enb); |
3242ba11 HK |
605 | } |
606 | ||
607 | chained_irq_exit(irqchip, desc); | |
608 | } | |
609 | ||
e11de4de SD |
610 | static void zynq_gpio_save_context(struct zynq_gpio *gpio) |
611 | { | |
612 | unsigned int bank_num; | |
613 | ||
614 | for (bank_num = 0; bank_num < gpio->p_data->max_bank; bank_num++) { | |
615 | gpio->context.datalsw[bank_num] = | |
616 | readl_relaxed(gpio->base_addr + | |
617 | ZYNQ_GPIO_DATA_LSW_OFFSET(bank_num)); | |
618 | gpio->context.datamsw[bank_num] = | |
619 | readl_relaxed(gpio->base_addr + | |
620 | ZYNQ_GPIO_DATA_MSW_OFFSET(bank_num)); | |
621 | gpio->context.dirm[bank_num] = readl_relaxed(gpio->base_addr + | |
622 | ZYNQ_GPIO_DIRM_OFFSET(bank_num)); | |
623 | gpio->context.int_en[bank_num] = readl_relaxed(gpio->base_addr + | |
624 | ZYNQ_GPIO_INTMASK_OFFSET(bank_num)); | |
625 | gpio->context.int_type[bank_num] = | |
626 | readl_relaxed(gpio->base_addr + | |
627 | ZYNQ_GPIO_INTTYPE_OFFSET(bank_num)); | |
628 | gpio->context.int_polarity[bank_num] = | |
629 | readl_relaxed(gpio->base_addr + | |
630 | ZYNQ_GPIO_INTPOL_OFFSET(bank_num)); | |
631 | gpio->context.int_any[bank_num] = | |
632 | readl_relaxed(gpio->base_addr + | |
633 | ZYNQ_GPIO_INTANY_OFFSET(bank_num)); | |
634 | } | |
635 | } | |
636 | ||
637 | static void zynq_gpio_restore_context(struct zynq_gpio *gpio) | |
638 | { | |
639 | unsigned int bank_num; | |
640 | ||
641 | for (bank_num = 0; bank_num < gpio->p_data->max_bank; bank_num++) { | |
642 | writel_relaxed(gpio->context.datalsw[bank_num], | |
643 | gpio->base_addr + | |
644 | ZYNQ_GPIO_DATA_LSW_OFFSET(bank_num)); | |
645 | writel_relaxed(gpio->context.datamsw[bank_num], | |
646 | gpio->base_addr + | |
647 | ZYNQ_GPIO_DATA_MSW_OFFSET(bank_num)); | |
648 | writel_relaxed(gpio->context.dirm[bank_num], | |
649 | gpio->base_addr + | |
650 | ZYNQ_GPIO_DIRM_OFFSET(bank_num)); | |
651 | writel_relaxed(gpio->context.int_en[bank_num], | |
652 | gpio->base_addr + | |
653 | ZYNQ_GPIO_INTEN_OFFSET(bank_num)); | |
654 | writel_relaxed(gpio->context.int_type[bank_num], | |
655 | gpio->base_addr + | |
656 | ZYNQ_GPIO_INTTYPE_OFFSET(bank_num)); | |
657 | writel_relaxed(gpio->context.int_polarity[bank_num], | |
658 | gpio->base_addr + | |
659 | ZYNQ_GPIO_INTPOL_OFFSET(bank_num)); | |
660 | writel_relaxed(gpio->context.int_any[bank_num], | |
661 | gpio->base_addr + | |
662 | ZYNQ_GPIO_INTANY_OFFSET(bank_num)); | |
663 | } | |
664 | } | |
eb73d6ea | 665 | |
3242ba11 HK |
666 | static int __maybe_unused zynq_gpio_suspend(struct device *dev) |
667 | { | |
a76e865e | 668 | struct zynq_gpio *gpio = dev_get_drvdata(dev); |
5e3a8ecd | 669 | struct irq_data *data = irq_get_irq_data(gpio->irq); |
59e22114 | 670 | |
e11de4de SD |
671 | if (!irqd_is_wakeup_set(data)) { |
672 | zynq_gpio_save_context(gpio); | |
3242ba11 | 673 | return pm_runtime_force_suspend(dev); |
e11de4de | 674 | } |
3242ba11 HK |
675 | |
676 | return 0; | |
677 | } | |
678 | ||
679 | static int __maybe_unused zynq_gpio_resume(struct device *dev) | |
680 | { | |
a76e865e | 681 | struct zynq_gpio *gpio = dev_get_drvdata(dev); |
5e3a8ecd | 682 | struct irq_data *data = irq_get_irq_data(gpio->irq); |
e11de4de | 683 | int ret; |
59e22114 | 684 | |
e11de4de SD |
685 | if (!irqd_is_wakeup_set(data)) { |
686 | ret = pm_runtime_force_resume(dev); | |
687 | zynq_gpio_restore_context(gpio); | |
688 | return ret; | |
689 | } | |
3242ba11 HK |
690 | |
691 | return 0; | |
692 | } | |
693 | ||
694 | static int __maybe_unused zynq_gpio_runtime_suspend(struct device *dev) | |
695 | { | |
696 | struct platform_device *pdev = to_platform_device(dev); | |
697 | struct zynq_gpio *gpio = platform_get_drvdata(pdev); | |
698 | ||
699 | clk_disable_unprepare(gpio->clk); | |
700 | ||
701 | return 0; | |
702 | } | |
703 | ||
704 | static int __maybe_unused zynq_gpio_runtime_resume(struct device *dev) | |
705 | { | |
706 | struct platform_device *pdev = to_platform_device(dev); | |
707 | struct zynq_gpio *gpio = platform_get_drvdata(pdev); | |
708 | ||
709 | return clk_prepare_enable(gpio->clk); | |
710 | } | |
711 | ||
2717cfca | 712 | static int zynq_gpio_request(struct gpio_chip *chip, unsigned int offset) |
3242ba11 HK |
713 | { |
714 | int ret; | |
715 | ||
58383c78 | 716 | ret = pm_runtime_get_sync(chip->parent); |
3242ba11 HK |
717 | |
718 | /* | |
719 | * If the device is already active pm_runtime_get() will return 1 on | |
720 | * success, but gpio_request still needs to return 0. | |
721 | */ | |
722 | return ret < 0 ? ret : 0; | |
723 | } | |
724 | ||
2717cfca | 725 | static void zynq_gpio_free(struct gpio_chip *chip, unsigned int offset) |
3242ba11 | 726 | { |
58383c78 | 727 | pm_runtime_put(chip->parent); |
3242ba11 HK |
728 | } |
729 | ||
730 | static const struct dev_pm_ops zynq_gpio_dev_pm_ops = { | |
731 | SET_SYSTEM_SLEEP_PM_OPS(zynq_gpio_suspend, zynq_gpio_resume) | |
6ed23b80 | 732 | SET_RUNTIME_PM_OPS(zynq_gpio_runtime_suspend, |
16ee62e5 | 733 | zynq_gpio_runtime_resume, NULL) |
3242ba11 HK |
734 | }; |
735 | ||
bdf7a4ae AKV |
736 | static const struct zynq_platform_data zynqmp_gpio_def = { |
737 | .label = "zynqmp_gpio", | |
06aa0908 | 738 | .quirks = GPIO_QUIRK_DATA_RO_BUG, |
bdf7a4ae AKV |
739 | .ngpio = ZYNQMP_GPIO_NR_GPIOS, |
740 | .max_bank = ZYNQMP_GPIO_MAX_BANK, | |
741 | .bank_min[0] = ZYNQ_GPIO_BANK0_PIN_MIN(MP), | |
742 | .bank_max[0] = ZYNQ_GPIO_BANK0_PIN_MAX(MP), | |
743 | .bank_min[1] = ZYNQ_GPIO_BANK1_PIN_MIN(MP), | |
744 | .bank_max[1] = ZYNQ_GPIO_BANK1_PIN_MAX(MP), | |
745 | .bank_min[2] = ZYNQ_GPIO_BANK2_PIN_MIN(MP), | |
746 | .bank_max[2] = ZYNQ_GPIO_BANK2_PIN_MAX(MP), | |
747 | .bank_min[3] = ZYNQ_GPIO_BANK3_PIN_MIN(MP), | |
748 | .bank_max[3] = ZYNQ_GPIO_BANK3_PIN_MAX(MP), | |
749 | .bank_min[4] = ZYNQ_GPIO_BANK4_PIN_MIN(MP), | |
750 | .bank_max[4] = ZYNQ_GPIO_BANK4_PIN_MAX(MP), | |
751 | .bank_min[5] = ZYNQ_GPIO_BANK5_PIN_MIN(MP), | |
752 | .bank_max[5] = ZYNQ_GPIO_BANK5_PIN_MAX(MP), | |
753 | }; | |
754 | ||
755 | static const struct zynq_platform_data zynq_gpio_def = { | |
756 | .label = "zynq_gpio", | |
06aa0908 | 757 | .quirks = ZYNQ_GPIO_QUIRK_IS_ZYNQ | GPIO_QUIRK_DATA_RO_BUG, |
bdf7a4ae AKV |
758 | .ngpio = ZYNQ_GPIO_NR_GPIOS, |
759 | .max_bank = ZYNQ_GPIO_MAX_BANK, | |
760 | .bank_min[0] = ZYNQ_GPIO_BANK0_PIN_MIN(), | |
761 | .bank_max[0] = ZYNQ_GPIO_BANK0_PIN_MAX(), | |
762 | .bank_min[1] = ZYNQ_GPIO_BANK1_PIN_MIN(), | |
763 | .bank_max[1] = ZYNQ_GPIO_BANK1_PIN_MAX(), | |
764 | .bank_min[2] = ZYNQ_GPIO_BANK2_PIN_MIN(), | |
765 | .bank_max[2] = ZYNQ_GPIO_BANK2_PIN_MAX(), | |
766 | .bank_min[3] = ZYNQ_GPIO_BANK3_PIN_MIN(), | |
767 | .bank_max[3] = ZYNQ_GPIO_BANK3_PIN_MAX(), | |
768 | }; | |
769 | ||
770 | static const struct of_device_id zynq_gpio_of_match[] = { | |
7808c42b MY |
771 | { .compatible = "xlnx,zynq-gpio-1.0", .data = &zynq_gpio_def }, |
772 | { .compatible = "xlnx,zynqmp-gpio-1.0", .data = &zynqmp_gpio_def }, | |
bdf7a4ae AKV |
773 | { /* end of table */ } |
774 | }; | |
775 | MODULE_DEVICE_TABLE(of, zynq_gpio_of_match); | |
776 | ||
3242ba11 HK |
777 | /** |
778 | * zynq_gpio_probe - Initialization method for a zynq_gpio device | |
779 | * @pdev: platform device instance | |
780 | * | |
781 | * This function allocates memory resources for the gpio device and registers | |
782 | * all the banks of the device. It will also set up interrupts for the gpio | |
783 | * pins. | |
784 | * Note: Interrupts are disabled for all the banks during initialization. | |
785 | * | |
786 | * Return: 0 on success, negative error otherwise. | |
787 | */ | |
788 | static int zynq_gpio_probe(struct platform_device *pdev) | |
789 | { | |
59e22114 | 790 | int ret, bank_num; |
3242ba11 HK |
791 | struct zynq_gpio *gpio; |
792 | struct gpio_chip *chip; | |
793 | struct resource *res; | |
bdf7a4ae | 794 | const struct of_device_id *match; |
3242ba11 HK |
795 | |
796 | gpio = devm_kzalloc(&pdev->dev, sizeof(*gpio), GFP_KERNEL); | |
797 | if (!gpio) | |
798 | return -ENOMEM; | |
799 | ||
bdf7a4ae AKV |
800 | match = of_match_node(zynq_gpio_of_match, pdev->dev.of_node); |
801 | if (!match) { | |
802 | dev_err(&pdev->dev, "of_match_node() failed\n"); | |
803 | return -EINVAL; | |
804 | } | |
805 | gpio->p_data = match->data; | |
3242ba11 HK |
806 | platform_set_drvdata(pdev, gpio); |
807 | ||
808 | res = platform_get_resource(pdev, IORESOURCE_MEM, 0); | |
809 | gpio->base_addr = devm_ioremap_resource(&pdev->dev, res); | |
810 | if (IS_ERR(gpio->base_addr)) | |
811 | return PTR_ERR(gpio->base_addr); | |
812 | ||
59e22114 ES |
813 | gpio->irq = platform_get_irq(pdev, 0); |
814 | if (gpio->irq < 0) { | |
3242ba11 | 815 | dev_err(&pdev->dev, "invalid IRQ\n"); |
59e22114 | 816 | return gpio->irq; |
3242ba11 HK |
817 | } |
818 | ||
819 | /* configure the gpio chip */ | |
820 | chip = &gpio->chip; | |
bdf7a4ae | 821 | chip->label = gpio->p_data->label; |
3242ba11 | 822 | chip->owner = THIS_MODULE; |
58383c78 | 823 | chip->parent = &pdev->dev; |
3242ba11 HK |
824 | chip->get = zynq_gpio_get_value; |
825 | chip->set = zynq_gpio_set_value; | |
826 | chip->request = zynq_gpio_request; | |
827 | chip->free = zynq_gpio_free; | |
828 | chip->direction_input = zynq_gpio_dir_in; | |
829 | chip->direction_output = zynq_gpio_dir_out; | |
060f3ebf | 830 | chip->base = of_alias_get_id(pdev->dev.of_node, "gpio"); |
bdf7a4ae | 831 | chip->ngpio = gpio->p_data->ngpio; |
3242ba11 | 832 | |
3773c195 | 833 | /* Retrieve GPIO clock */ |
3242ba11 HK |
834 | gpio->clk = devm_clk_get(&pdev->dev, NULL); |
835 | if (IS_ERR(gpio->clk)) { | |
836 | dev_err(&pdev->dev, "input clock not found.\n"); | |
837 | return PTR_ERR(gpio->clk); | |
838 | } | |
0f84f29f HG |
839 | ret = clk_prepare_enable(gpio->clk); |
840 | if (ret) { | |
841 | dev_err(&pdev->dev, "Unable to enable clock.\n"); | |
842 | return ret; | |
843 | } | |
3773c195 | 844 | |
0f84f29f | 845 | pm_runtime_set_active(&pdev->dev); |
3773c195 MS |
846 | pm_runtime_enable(&pdev->dev); |
847 | ret = pm_runtime_get_sync(&pdev->dev); | |
848 | if (ret < 0) | |
615d23f8 | 849 | goto err_pm_dis; |
3242ba11 HK |
850 | |
851 | /* report a bug if gpio chip registration fails */ | |
31a89447 | 852 | ret = gpiochip_add_data(chip, gpio); |
3242ba11 HK |
853 | if (ret) { |
854 | dev_err(&pdev->dev, "Failed to add gpio chip\n"); | |
3773c195 | 855 | goto err_pm_put; |
3242ba11 HK |
856 | } |
857 | ||
858 | /* disable interrupts for all banks */ | |
bdf7a4ae | 859 | for (bank_num = 0; bank_num < gpio->p_data->max_bank; bank_num++) |
3242ba11 HK |
860 | writel_relaxed(ZYNQ_GPIO_IXR_DISABLE_ALL, gpio->base_addr + |
861 | ZYNQ_GPIO_INTDIS_OFFSET(bank_num)); | |
862 | ||
6dd85950 LPC |
863 | ret = gpiochip_irqchip_add(chip, &zynq_gpio_edge_irqchip, 0, |
864 | handle_level_irq, IRQ_TYPE_NONE); | |
3242ba11 HK |
865 | if (ret) { |
866 | dev_err(&pdev->dev, "Failed to add irq chip\n"); | |
867 | goto err_rm_gpiochip; | |
868 | } | |
869 | ||
59e22114 | 870 | gpiochip_set_chained_irqchip(chip, &zynq_gpio_edge_irqchip, gpio->irq, |
3242ba11 HK |
871 | zynq_gpio_irqhandler); |
872 | ||
3773c195 | 873 | pm_runtime_put(&pdev->dev); |
3242ba11 | 874 | |
3242ba11 HK |
875 | return 0; |
876 | ||
877 | err_rm_gpiochip: | |
88d5e520 | 878 | gpiochip_remove(chip); |
3773c195 MS |
879 | err_pm_put: |
880 | pm_runtime_put(&pdev->dev); | |
615d23f8 SD |
881 | err_pm_dis: |
882 | pm_runtime_disable(&pdev->dev); | |
0f84f29f | 883 | clk_disable_unprepare(gpio->clk); |
3242ba11 HK |
884 | |
885 | return ret; | |
886 | } | |
887 | ||
888 | /** | |
889 | * zynq_gpio_remove - Driver removal function | |
890 | * @pdev: platform device instance | |
891 | * | |
892 | * Return: 0 always | |
893 | */ | |
894 | static int zynq_gpio_remove(struct platform_device *pdev) | |
895 | { | |
3242ba11 HK |
896 | struct zynq_gpio *gpio = platform_get_drvdata(pdev); |
897 | ||
898 | pm_runtime_get_sync(&pdev->dev); | |
da26d5d8 | 899 | gpiochip_remove(&gpio->chip); |
3242ba11 HK |
900 | clk_disable_unprepare(gpio->clk); |
901 | device_set_wakeup_capable(&pdev->dev, 0); | |
6b956af0 | 902 | pm_runtime_disable(&pdev->dev); |
3242ba11 HK |
903 | return 0; |
904 | } | |
905 | ||
3242ba11 HK |
906 | static struct platform_driver zynq_gpio_driver = { |
907 | .driver = { | |
908 | .name = DRIVER_NAME, | |
3242ba11 HK |
909 | .pm = &zynq_gpio_dev_pm_ops, |
910 | .of_match_table = zynq_gpio_of_match, | |
911 | }, | |
912 | .probe = zynq_gpio_probe, | |
913 | .remove = zynq_gpio_remove, | |
914 | }; | |
915 | ||
916 | /** | |
917 | * zynq_gpio_init - Initial driver registration call | |
918 | * | |
919 | * Return: value from platform_driver_register | |
920 | */ | |
921 | static int __init zynq_gpio_init(void) | |
922 | { | |
923 | return platform_driver_register(&zynq_gpio_driver); | |
924 | } | |
925 | postcore_initcall(zynq_gpio_init); | |
926 | ||
80d2bf55 MY |
927 | static void __exit zynq_gpio_exit(void) |
928 | { | |
929 | platform_driver_unregister(&zynq_gpio_driver); | |
930 | } | |
931 | module_exit(zynq_gpio_exit); | |
932 | ||
3242ba11 HK |
933 | MODULE_AUTHOR("Xilinx Inc."); |
934 | MODULE_DESCRIPTION("Zynq GPIO driver"); | |
935 | MODULE_LICENSE("GPL"); |