Merge tag 'nand/for-5.3' of git://git.kernel.org/pub/scm/linux/kernel/git/mtd/linux...
[linux-2.6-block.git] / drivers / gpio / gpio-palmas.c
CommitLineData
9952f691 1// SPDX-License-Identifier: GPL-2.0-only
3d50a278
LD
2/*
3 * TI Palma series PMIC's GPIO driver.
4 *
5 * Copyright (c) 2012, NVIDIA CORPORATION. All rights reserved.
6 *
7 * Author: Laxman Dewangan <ldewangan@nvidia.com>
3d50a278
LD
8 */
9
b11a0b3e 10#include <linux/gpio/driver.h>
3d50a278 11#include <linux/kernel.h>
f9f2b5cb 12#include <linux/init.h>
3d50a278
LD
13#include <linux/mfd/palmas.h>
14#include <linux/of.h>
15#include <linux/of_device.h>
16#include <linux/platform_device.h>
17
18struct palmas_gpio {
19 struct gpio_chip gpio_chip;
20 struct palmas *palmas;
21};
22
ca6af7b9
LD
23struct palmas_device_data {
24 int ngpio;
25};
26
3d50a278
LD
27static int palmas_gpio_get(struct gpio_chip *gc, unsigned offset)
28{
5b68cc2d 29 struct palmas_gpio *pg = gpiochip_get_data(gc);
3d50a278
LD
30 struct palmas *palmas = pg->palmas;
31 unsigned int val;
32 int ret;
ca6af7b9
LD
33 unsigned int reg;
34 int gpio16 = (offset/8);
35
36 offset %= 8;
37 reg = (gpio16) ? PALMAS_GPIO_DATA_DIR2 : PALMAS_GPIO_DATA_DIR;
3d50a278 38
ca6af7b9 39 ret = palmas_read(palmas, PALMAS_GPIO_BASE, reg, &val);
3d50a278 40 if (ret < 0) {
58383c78 41 dev_err(gc->parent, "Reg 0x%02x read failed, %d\n", reg, ret);
8b628c65
AC
42 return ret;
43 }
44
ca6af7b9
LD
45 if (val & BIT(offset))
46 reg = (gpio16) ? PALMAS_GPIO_DATA_OUT2 : PALMAS_GPIO_DATA_OUT;
47 else
48 reg = (gpio16) ? PALMAS_GPIO_DATA_IN2 : PALMAS_GPIO_DATA_IN;
49
50 ret = palmas_read(palmas, PALMAS_GPIO_BASE, reg, &val);
8b628c65 51 if (ret < 0) {
58383c78 52 dev_err(gc->parent, "Reg 0x%02x read failed, %d\n", reg, ret);
3d50a278
LD
53 return ret;
54 }
55 return !!(val & BIT(offset));
56}
57
58static void palmas_gpio_set(struct gpio_chip *gc, unsigned offset,
59 int value)
60{
5b68cc2d 61 struct palmas_gpio *pg = gpiochip_get_data(gc);
3d50a278
LD
62 struct palmas *palmas = pg->palmas;
63 int ret;
ca6af7b9
LD
64 unsigned int reg;
65 int gpio16 = (offset/8);
3d50a278 66
ca6af7b9
LD
67 offset %= 8;
68 if (gpio16)
69 reg = (value) ?
70 PALMAS_GPIO_SET_DATA_OUT2 : PALMAS_GPIO_CLEAR_DATA_OUT2;
3d50a278 71 else
ca6af7b9
LD
72 reg = (value) ?
73 PALMAS_GPIO_SET_DATA_OUT : PALMAS_GPIO_CLEAR_DATA_OUT;
74
75 ret = palmas_write(palmas, PALMAS_GPIO_BASE, reg, BIT(offset));
3d50a278 76 if (ret < 0)
58383c78 77 dev_err(gc->parent, "Reg 0x%02x write failed, %d\n", reg, ret);
3d50a278
LD
78}
79
80static int palmas_gpio_output(struct gpio_chip *gc, unsigned offset,
81 int value)
82{
5b68cc2d 83 struct palmas_gpio *pg = gpiochip_get_data(gc);
3d50a278
LD
84 struct palmas *palmas = pg->palmas;
85 int ret;
ca6af7b9
LD
86 unsigned int reg;
87 int gpio16 = (offset/8);
88
89 offset %= 8;
90 reg = (gpio16) ? PALMAS_GPIO_DATA_DIR2 : PALMAS_GPIO_DATA_DIR;
3d50a278
LD
91
92 /* Set the initial value */
93 palmas_gpio_set(gc, offset, value);
94
ca6af7b9
LD
95 ret = palmas_update_bits(palmas, PALMAS_GPIO_BASE, reg,
96 BIT(offset), BIT(offset));
3d50a278 97 if (ret < 0)
58383c78
LW
98 dev_err(gc->parent, "Reg 0x%02x update failed, %d\n", reg,
99 ret);
3d50a278
LD
100 return ret;
101}
102
103static int palmas_gpio_input(struct gpio_chip *gc, unsigned offset)
104{
5b68cc2d 105 struct palmas_gpio *pg = gpiochip_get_data(gc);
3d50a278
LD
106 struct palmas *palmas = pg->palmas;
107 int ret;
ca6af7b9
LD
108 unsigned int reg;
109 int gpio16 = (offset/8);
110
111 offset %= 8;
112 reg = (gpio16) ? PALMAS_GPIO_DATA_DIR2 : PALMAS_GPIO_DATA_DIR;
3d50a278 113
ca6af7b9 114 ret = palmas_update_bits(palmas, PALMAS_GPIO_BASE, reg, BIT(offset), 0);
3d50a278 115 if (ret < 0)
58383c78
LW
116 dev_err(gc->parent, "Reg 0x%02x update failed, %d\n", reg,
117 ret);
3d50a278
LD
118 return ret;
119}
120
121static int palmas_gpio_to_irq(struct gpio_chip *gc, unsigned offset)
122{
5b68cc2d 123 struct palmas_gpio *pg = gpiochip_get_data(gc);
3d50a278
LD
124 struct palmas *palmas = pg->palmas;
125
126 return palmas_irq_get_virq(palmas, PALMAS_GPIO_0_IRQ + offset);
127}
128
ca6af7b9
LD
129static const struct palmas_device_data palmas_dev_data = {
130 .ngpio = 8,
131};
132
133static const struct palmas_device_data tps80036_dev_data = {
134 .ngpio = 16,
135};
136
722782fe 137static const struct of_device_id of_palmas_gpio_match[] = {
ca6af7b9
LD
138 { .compatible = "ti,palmas-gpio", .data = &palmas_dev_data,},
139 { .compatible = "ti,tps65913-gpio", .data = &palmas_dev_data,},
140 { .compatible = "ti,tps65914-gpio", .data = &palmas_dev_data,},
141 { .compatible = "ti,tps80036-gpio", .data = &tps80036_dev_data,},
142 { },
143};
ca6af7b9 144
3d50a278
LD
145static int palmas_gpio_probe(struct platform_device *pdev)
146{
147 struct palmas *palmas = dev_get_drvdata(pdev->dev.parent);
148 struct palmas_platform_data *palmas_pdata;
149 struct palmas_gpio *palmas_gpio;
150 int ret;
ca6af7b9
LD
151 const struct palmas_device_data *dev_data;
152
fd46d5c3 153 dev_data = of_device_get_match_data(&pdev->dev);
ca6af7b9
LD
154 if (!dev_data)
155 dev_data = &palmas_dev_data;
3d50a278
LD
156
157 palmas_gpio = devm_kzalloc(&pdev->dev,
158 sizeof(*palmas_gpio), GFP_KERNEL);
5605beb2 159 if (!palmas_gpio)
3d50a278 160 return -ENOMEM;
3d50a278
LD
161
162 palmas_gpio->palmas = palmas;
163 palmas_gpio->gpio_chip.owner = THIS_MODULE;
164 palmas_gpio->gpio_chip.label = dev_name(&pdev->dev);
ca6af7b9 165 palmas_gpio->gpio_chip.ngpio = dev_data->ngpio;
9fb1f39e 166 palmas_gpio->gpio_chip.can_sleep = true;
3d50a278
LD
167 palmas_gpio->gpio_chip.direction_input = palmas_gpio_input;
168 palmas_gpio->gpio_chip.direction_output = palmas_gpio_output;
169 palmas_gpio->gpio_chip.to_irq = palmas_gpio_to_irq;
170 palmas_gpio->gpio_chip.set = palmas_gpio_set;
171 palmas_gpio->gpio_chip.get = palmas_gpio_get;
58383c78 172 palmas_gpio->gpio_chip.parent = &pdev->dev;
3d50a278 173#ifdef CONFIG_OF_GPIO
5763318f 174 palmas_gpio->gpio_chip.of_node = pdev->dev.of_node;
3d50a278
LD
175#endif
176 palmas_pdata = dev_get_platdata(palmas->dev);
177 if (palmas_pdata && palmas_pdata->gpio_base)
178 palmas_gpio->gpio_chip.base = palmas_pdata->gpio_base;
179 else
180 palmas_gpio->gpio_chip.base = -1;
181
297bf067
LD
182 ret = devm_gpiochip_add_data(&pdev->dev, &palmas_gpio->gpio_chip,
183 palmas_gpio);
3d50a278
LD
184 if (ret < 0) {
185 dev_err(&pdev->dev, "Could not register gpiochip, %d\n", ret);
186 return ret;
187 }
188
189 platform_set_drvdata(pdev, palmas_gpio);
190 return ret;
191}
192
3d50a278
LD
193static struct platform_driver palmas_gpio_driver = {
194 .driver.name = "palmas-gpio",
5763318f 195 .driver.of_match_table = of_palmas_gpio_match,
3d50a278 196 .probe = palmas_gpio_probe,
3d50a278
LD
197};
198
199static int __init palmas_gpio_init(void)
200{
201 return platform_driver_register(&palmas_gpio_driver);
202}
203subsys_initcall(palmas_gpio_init);