Commit | Line | Data |
---|---|---|
3d9edf09 VB |
1 | /* |
2 | * TI DaVinci GPIO Support | |
3 | * | |
dce1115b | 4 | * Copyright (c) 2006-2007 David Brownell |
3d9edf09 VB |
5 | * Copyright (c) 2007, MontaVista Software, Inc. <source@mvista.com> |
6 | * | |
7 | * This program is free software; you can redistribute it and/or modify | |
8 | * it under the terms of the GNU General Public License as published by | |
9 | * the Free Software Foundation; either version 2 of the License, or | |
10 | * (at your option) any later version. | |
11 | */ | |
2f8163ba | 12 | #include <linux/gpio.h> |
3d9edf09 VB |
13 | #include <linux/errno.h> |
14 | #include <linux/kernel.h> | |
3d9edf09 VB |
15 | #include <linux/clk.h> |
16 | #include <linux/err.h> | |
17 | #include <linux/io.h> | |
118150f2 | 18 | #include <linux/irq.h> |
9211ff31 | 19 | #include <linux/irqdomain.h> |
c770844c KS |
20 | #include <linux/module.h> |
21 | #include <linux/of.h> | |
22 | #include <linux/of_device.h> | |
118150f2 KS |
23 | #include <linux/platform_device.h> |
24 | #include <linux/platform_data/gpio-davinci.h> | |
0d978eb7 | 25 | #include <linux/irqchip/chained_irq.h> |
3d9edf09 | 26 | |
c12f415a CC |
27 | struct davinci_gpio_regs { |
28 | u32 dir; | |
29 | u32 out_data; | |
30 | u32 set_data; | |
31 | u32 clr_data; | |
32 | u32 in_data; | |
33 | u32 set_rising; | |
34 | u32 clr_rising; | |
35 | u32 set_falling; | |
36 | u32 clr_falling; | |
37 | u32 intstat; | |
38 | }; | |
39 | ||
0c6feb07 GS |
40 | typedef struct irq_chip *(*gpio_get_irq_chip_cb_t)(unsigned int irq); |
41 | ||
131a10a3 | 42 | #define BINTEN 0x8 /* GPIO Interrupt Per-Bank Enable Register */ |
e0275034 | 43 | #define MAX_LABEL_SIZE 20 |
131a10a3 | 44 | |
b8d44293 | 45 | static void __iomem *gpio_base; |
3d9edf09 | 46 | |
118150f2 | 47 | static struct davinci_gpio_regs __iomem *gpio2regs(unsigned gpio) |
3d9edf09 | 48 | { |
c12f415a | 49 | void __iomem *ptr; |
c12f415a CC |
50 | |
51 | if (gpio < 32 * 1) | |
b8d44293 | 52 | ptr = gpio_base + 0x10; |
c12f415a | 53 | else if (gpio < 32 * 2) |
b8d44293 | 54 | ptr = gpio_base + 0x38; |
c12f415a | 55 | else if (gpio < 32 * 3) |
b8d44293 | 56 | ptr = gpio_base + 0x60; |
c12f415a | 57 | else if (gpio < 32 * 4) |
b8d44293 | 58 | ptr = gpio_base + 0x88; |
c12f415a | 59 | else if (gpio < 32 * 5) |
b8d44293 | 60 | ptr = gpio_base + 0xb0; |
c12f415a CC |
61 | else |
62 | ptr = NULL; | |
63 | return ptr; | |
3d9edf09 VB |
64 | } |
65 | ||
1765d671 | 66 | static inline struct davinci_gpio_regs __iomem *irq2regs(struct irq_data *d) |
21ce873d | 67 | { |
99e9e52d | 68 | struct davinci_gpio_regs __iomem *g; |
21ce873d | 69 | |
1765d671 | 70 | g = (__force struct davinci_gpio_regs __iomem *)irq_data_get_irq_chip_data(d); |
21ce873d KH |
71 | |
72 | return g; | |
73 | } | |
74 | ||
118150f2 | 75 | static int davinci_gpio_irq_setup(struct platform_device *pdev); |
dce1115b DB |
76 | |
77 | /*--------------------------------------------------------------------------*/ | |
78 | ||
5b3a05ca | 79 | /* board setup code *MUST* setup pinmux and enable the GPIO clock. */ |
ba4a984e CC |
80 | static inline int __davinci_direction(struct gpio_chip *chip, |
81 | unsigned offset, bool out, int value) | |
3d9edf09 | 82 | { |
72a1ca2c | 83 | struct davinci_gpio_controller *d = gpiochip_get_data(chip); |
99e9e52d | 84 | struct davinci_gpio_regs __iomem *g = d->regs; |
b27b6d03 | 85 | unsigned long flags; |
dce1115b | 86 | u32 temp; |
ba4a984e | 87 | u32 mask = 1 << offset; |
3d9edf09 | 88 | |
b27b6d03 | 89 | spin_lock_irqsave(&d->lock, flags); |
388291c3 | 90 | temp = readl_relaxed(&g->dir); |
ba4a984e CC |
91 | if (out) { |
92 | temp &= ~mask; | |
388291c3 | 93 | writel_relaxed(mask, value ? &g->set_data : &g->clr_data); |
ba4a984e CC |
94 | } else { |
95 | temp |= mask; | |
96 | } | |
388291c3 | 97 | writel_relaxed(temp, &g->dir); |
b27b6d03 | 98 | spin_unlock_irqrestore(&d->lock, flags); |
3d9edf09 | 99 | |
dce1115b DB |
100 | return 0; |
101 | } | |
3d9edf09 | 102 | |
ba4a984e CC |
103 | static int davinci_direction_in(struct gpio_chip *chip, unsigned offset) |
104 | { | |
105 | return __davinci_direction(chip, offset, false, 0); | |
106 | } | |
107 | ||
108 | static int | |
109 | davinci_direction_out(struct gpio_chip *chip, unsigned offset, int value) | |
110 | { | |
111 | return __davinci_direction(chip, offset, true, value); | |
112 | } | |
113 | ||
3d9edf09 VB |
114 | /* |
115 | * Read the pin's value (works even if it's set up as output); | |
116 | * returns zero/nonzero. | |
117 | * | |
118 | * Note that changes are synched to the GPIO clock, so reading values back | |
119 | * right after you've set them may give old values. | |
120 | */ | |
dce1115b | 121 | static int davinci_gpio_get(struct gpio_chip *chip, unsigned offset) |
3d9edf09 | 122 | { |
72a1ca2c | 123 | struct davinci_gpio_controller *d = gpiochip_get_data(chip); |
99e9e52d | 124 | struct davinci_gpio_regs __iomem *g = d->regs; |
3d9edf09 | 125 | |
5b8d8fb0 | 126 | return !!((1 << offset) & readl_relaxed(&g->in_data)); |
3d9edf09 | 127 | } |
3d9edf09 | 128 | |
dce1115b DB |
129 | /* |
130 | * Assuming the pin is muxed as a gpio output, set its output value. | |
131 | */ | |
132 | static void | |
133 | davinci_gpio_set(struct gpio_chip *chip, unsigned offset, int value) | |
3d9edf09 | 134 | { |
72a1ca2c | 135 | struct davinci_gpio_controller *d = gpiochip_get_data(chip); |
99e9e52d | 136 | struct davinci_gpio_regs __iomem *g = d->regs; |
3d9edf09 | 137 | |
388291c3 | 138 | writel_relaxed((1 << offset), value ? &g->set_data : &g->clr_data); |
dce1115b DB |
139 | } |
140 | ||
c770844c KS |
141 | static struct davinci_gpio_platform_data * |
142 | davinci_gpio_get_pdata(struct platform_device *pdev) | |
143 | { | |
144 | struct device_node *dn = pdev->dev.of_node; | |
145 | struct davinci_gpio_platform_data *pdata; | |
146 | int ret; | |
147 | u32 val; | |
148 | ||
149 | if (!IS_ENABLED(CONFIG_OF) || !pdev->dev.of_node) | |
ab128afc | 150 | return dev_get_platdata(&pdev->dev); |
c770844c KS |
151 | |
152 | pdata = devm_kzalloc(&pdev->dev, sizeof(*pdata), GFP_KERNEL); | |
153 | if (!pdata) | |
154 | return NULL; | |
155 | ||
156 | ret = of_property_read_u32(dn, "ti,ngpio", &val); | |
157 | if (ret) | |
158 | goto of_err; | |
159 | ||
160 | pdata->ngpio = val; | |
161 | ||
162 | ret = of_property_read_u32(dn, "ti,davinci-gpio-unbanked", &val); | |
163 | if (ret) | |
164 | goto of_err; | |
165 | ||
166 | pdata->gpio_unbanked = val; | |
167 | ||
168 | return pdata; | |
169 | ||
170 | of_err: | |
171 | dev_err(&pdev->dev, "Populating pdata from DT failed: err %d\n", ret); | |
172 | return NULL; | |
173 | } | |
174 | ||
758afe42 AH |
175 | #ifdef CONFIG_OF_GPIO |
176 | static int davinci_gpio_of_xlate(struct gpio_chip *gc, | |
177 | const struct of_phandle_args *gpiospec, | |
178 | u32 *flags) | |
179 | { | |
58383c78 LW |
180 | struct davinci_gpio_controller *chips = dev_get_drvdata(gc->parent); |
181 | struct davinci_gpio_platform_data *pdata = dev_get_platdata(gc->parent); | |
758afe42 AH |
182 | |
183 | if (gpiospec->args[0] > pdata->ngpio) | |
184 | return -EINVAL; | |
185 | ||
186 | if (gc != &chips[gpiospec->args[0] / 32].chip) | |
187 | return -EINVAL; | |
188 | ||
189 | if (flags) | |
190 | *flags = gpiospec->args[1]; | |
191 | ||
192 | return gpiospec->args[0] % 32; | |
193 | } | |
194 | #endif | |
195 | ||
118150f2 | 196 | static int davinci_gpio_probe(struct platform_device *pdev) |
dce1115b DB |
197 | { |
198 | int i, base; | |
6ec9249a | 199 | unsigned ngpio, nbank; |
118150f2 KS |
200 | struct davinci_gpio_controller *chips; |
201 | struct davinci_gpio_platform_data *pdata; | |
202 | struct davinci_gpio_regs __iomem *regs; | |
203 | struct device *dev = &pdev->dev; | |
204 | struct resource *res; | |
e0275034 | 205 | char label[MAX_LABEL_SIZE]; |
118150f2 | 206 | |
c770844c | 207 | pdata = davinci_gpio_get_pdata(pdev); |
118150f2 KS |
208 | if (!pdata) { |
209 | dev_err(dev, "No platform data found\n"); | |
210 | return -EINVAL; | |
211 | } | |
686b634a | 212 | |
c770844c KS |
213 | dev->platform_data = pdata; |
214 | ||
a994955c MG |
215 | /* |
216 | * The gpio banks conceptually expose a segmented bitmap, | |
474dad54 DB |
217 | * and "ngpio" is one more than the largest zero-based |
218 | * bit index that's valid. | |
219 | */ | |
118150f2 | 220 | ngpio = pdata->ngpio; |
a994955c | 221 | if (ngpio == 0) { |
118150f2 | 222 | dev_err(dev, "How many GPIOs?\n"); |
474dad54 DB |
223 | return -EINVAL; |
224 | } | |
225 | ||
c21d500b GS |
226 | if (WARN_ON(ARCH_NR_GPIOS < ngpio)) |
227 | ngpio = ARCH_NR_GPIOS; | |
474dad54 | 228 | |
6ec9249a | 229 | nbank = DIV_ROUND_UP(ngpio, 32); |
118150f2 | 230 | chips = devm_kzalloc(dev, |
6ec9249a | 231 | nbank * sizeof(struct davinci_gpio_controller), |
118150f2 | 232 | GFP_KERNEL); |
9ea9363c | 233 | if (!chips) |
b8d44293 | 234 | return -ENOMEM; |
118150f2 KS |
235 | |
236 | res = platform_get_resource(pdev, IORESOURCE_MEM, 0); | |
118150f2 KS |
237 | gpio_base = devm_ioremap_resource(dev, res); |
238 | if (IS_ERR(gpio_base)) | |
239 | return PTR_ERR(gpio_base); | |
b8d44293 | 240 | |
474dad54 | 241 | for (i = 0, base = 0; base < ngpio; i++, base += 32) { |
e0275034 AH |
242 | snprintf(label, MAX_LABEL_SIZE, "davinci_gpio.%d", i); |
243 | chips[i].chip.label = devm_kstrdup(dev, label, GFP_KERNEL); | |
244 | if (!chips[i].chip.label) | |
245 | return -ENOMEM; | |
dce1115b DB |
246 | |
247 | chips[i].chip.direction_input = davinci_direction_in; | |
248 | chips[i].chip.get = davinci_gpio_get; | |
249 | chips[i].chip.direction_output = davinci_direction_out; | |
250 | chips[i].chip.set = davinci_gpio_set; | |
251 | ||
252 | chips[i].chip.base = base; | |
474dad54 | 253 | chips[i].chip.ngpio = ngpio - base; |
dce1115b DB |
254 | if (chips[i].chip.ngpio > 32) |
255 | chips[i].chip.ngpio = 32; | |
256 | ||
c770844c | 257 | #ifdef CONFIG_OF_GPIO |
758afe42 AH |
258 | chips[i].chip.of_gpio_n_cells = 2; |
259 | chips[i].chip.of_xlate = davinci_gpio_of_xlate; | |
6ddbaed3 | 260 | chips[i].chip.parent = dev; |
c770844c KS |
261 | chips[i].chip.of_node = dev->of_node; |
262 | #endif | |
b27b6d03 CC |
263 | spin_lock_init(&chips[i].lock); |
264 | ||
c12f415a | 265 | regs = gpio2regs(base); |
d6f434e8 NK |
266 | if (!regs) |
267 | return -ENXIO; | |
c12f415a CC |
268 | chips[i].regs = regs; |
269 | chips[i].set_data = ®s->set_data; | |
270 | chips[i].clr_data = ®s->clr_data; | |
271 | chips[i].in_data = ®s->in_data; | |
dce1115b | 272 | |
72a1ca2c | 273 | gpiochip_add_data(&chips[i].chip, &chips[i]); |
dce1115b | 274 | } |
3d9edf09 | 275 | |
118150f2 KS |
276 | platform_set_drvdata(pdev, chips); |
277 | davinci_gpio_irq_setup(pdev); | |
3d9edf09 VB |
278 | return 0; |
279 | } | |
3d9edf09 | 280 | |
dce1115b | 281 | /*--------------------------------------------------------------------------*/ |
3d9edf09 VB |
282 | /* |
283 | * We expect irqs will normally be set up as input pins, but they can also be | |
284 | * used as output pins ... which is convenient for testing. | |
285 | * | |
474dad54 | 286 | * NOTE: The first few GPIOs also have direct INTC hookups in addition |
7a36071e | 287 | * to their GPIOBNK0 irq, with a bit less overhead. |
3d9edf09 | 288 | * |
474dad54 | 289 | * All those INTC hookups (direct, plus several IRQ banks) can also |
3d9edf09 VB |
290 | * serve as EDMA event triggers. |
291 | */ | |
292 | ||
23265442 | 293 | static void gpio_irq_disable(struct irq_data *d) |
3d9edf09 | 294 | { |
1765d671 | 295 | struct davinci_gpio_regs __iomem *g = irq2regs(d); |
6845664a | 296 | u32 mask = (u32) irq_data_get_irq_handler_data(d); |
3d9edf09 | 297 | |
388291c3 LP |
298 | writel_relaxed(mask, &g->clr_falling); |
299 | writel_relaxed(mask, &g->clr_rising); | |
3d9edf09 VB |
300 | } |
301 | ||
23265442 | 302 | static void gpio_irq_enable(struct irq_data *d) |
3d9edf09 | 303 | { |
1765d671 | 304 | struct davinci_gpio_regs __iomem *g = irq2regs(d); |
6845664a | 305 | u32 mask = (u32) irq_data_get_irq_handler_data(d); |
5093aec8 | 306 | unsigned status = irqd_get_trigger_type(d); |
3d9edf09 | 307 | |
df4aab46 DB |
308 | status &= IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING; |
309 | if (!status) | |
310 | status = IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING; | |
311 | ||
312 | if (status & IRQ_TYPE_EDGE_FALLING) | |
388291c3 | 313 | writel_relaxed(mask, &g->set_falling); |
df4aab46 | 314 | if (status & IRQ_TYPE_EDGE_RISING) |
388291c3 | 315 | writel_relaxed(mask, &g->set_rising); |
3d9edf09 VB |
316 | } |
317 | ||
23265442 | 318 | static int gpio_irq_type(struct irq_data *d, unsigned trigger) |
3d9edf09 | 319 | { |
3d9edf09 VB |
320 | if (trigger & ~(IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING)) |
321 | return -EINVAL; | |
322 | ||
3d9edf09 VB |
323 | return 0; |
324 | } | |
325 | ||
326 | static struct irq_chip gpio_irqchip = { | |
327 | .name = "GPIO", | |
23265442 LB |
328 | .irq_enable = gpio_irq_enable, |
329 | .irq_disable = gpio_irq_disable, | |
330 | .irq_set_type = gpio_irq_type, | |
5093aec8 | 331 | .flags = IRQCHIP_SET_TYPE_MASKED, |
3d9edf09 VB |
332 | }; |
333 | ||
bd0b9ac4 | 334 | static void gpio_irq_handler(struct irq_desc *desc) |
3d9edf09 | 335 | { |
c3ca1e6f | 336 | unsigned int irq = irq_desc_get_irq(desc); |
74164016 | 337 | struct davinci_gpio_regs __iomem *g; |
3d9edf09 | 338 | u32 mask = 0xffff; |
f299bb95 | 339 | struct davinci_gpio_controller *d; |
3d9edf09 | 340 | |
f299bb95 IY |
341 | d = (struct davinci_gpio_controller *)irq_desc_get_handler_data(desc); |
342 | g = (struct davinci_gpio_regs __iomem *)d->regs; | |
74164016 | 343 | |
3d9edf09 VB |
344 | /* we only care about one bank */ |
345 | if (irq & 1) | |
346 | mask <<= 16; | |
347 | ||
348 | /* temporarily mask (level sensitive) parent IRQ */ | |
0d978eb7 | 349 | chained_irq_enter(irq_desc_get_chip(desc), desc); |
3d9edf09 VB |
350 | while (1) { |
351 | u32 status; | |
9211ff31 | 352 | int bit; |
3d9edf09 VB |
353 | |
354 | /* ack any irqs */ | |
388291c3 | 355 | status = readl_relaxed(&g->intstat) & mask; |
3d9edf09 VB |
356 | if (!status) |
357 | break; | |
388291c3 | 358 | writel_relaxed(status, &g->intstat); |
3d9edf09 VB |
359 | |
360 | /* now demux them to the right lowlevel handler */ | |
f299bb95 | 361 | |
3d9edf09 | 362 | while (status) { |
9211ff31 LP |
363 | bit = __ffs(status); |
364 | status &= ~BIT(bit); | |
365 | generic_handle_irq( | |
366 | irq_find_mapping(d->irq_domain, | |
367 | d->chip.base + bit)); | |
3d9edf09 VB |
368 | } |
369 | } | |
0d978eb7 | 370 | chained_irq_exit(irq_desc_get_chip(desc), desc); |
3d9edf09 VB |
371 | /* now it may re-trigger */ |
372 | } | |
373 | ||
7a36071e DB |
374 | static int gpio_to_irq_banked(struct gpio_chip *chip, unsigned offset) |
375 | { | |
72a1ca2c | 376 | struct davinci_gpio_controller *d = gpiochip_get_data(chip); |
7a36071e | 377 | |
6075a8b2 GS |
378 | if (d->irq_domain) |
379 | return irq_create_mapping(d->irq_domain, d->chip.base + offset); | |
380 | else | |
381 | return -ENXIO; | |
7a36071e DB |
382 | } |
383 | ||
384 | static int gpio_to_irq_unbanked(struct gpio_chip *chip, unsigned offset) | |
385 | { | |
72a1ca2c | 386 | struct davinci_gpio_controller *d = gpiochip_get_data(chip); |
7a36071e | 387 | |
131a10a3 PA |
388 | /* |
389 | * NOTE: we assume for now that only irqs in the first gpio_chip | |
7a36071e DB |
390 | * can provide direct-mapped IRQs to AINTC (up to 32 GPIOs). |
391 | */ | |
34af1ab4 | 392 | if (offset < d->gpio_unbanked) |
118150f2 | 393 | return d->gpio_irq + offset; |
7a36071e DB |
394 | else |
395 | return -ENODEV; | |
396 | } | |
397 | ||
ab2dde99 | 398 | static int gpio_irq_type_unbanked(struct irq_data *data, unsigned trigger) |
7a36071e | 399 | { |
ab2dde99 SN |
400 | struct davinci_gpio_controller *d; |
401 | struct davinci_gpio_regs __iomem *g; | |
ab2dde99 SN |
402 | u32 mask; |
403 | ||
c16edb8b | 404 | d = (struct davinci_gpio_controller *)irq_data_get_irq_handler_data(data); |
ab2dde99 | 405 | g = (struct davinci_gpio_regs __iomem *)d->regs; |
118150f2 | 406 | mask = __gpio_mask(data->irq - d->gpio_irq); |
7a36071e DB |
407 | |
408 | if (trigger & ~(IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING)) | |
409 | return -EINVAL; | |
410 | ||
388291c3 | 411 | writel_relaxed(mask, (trigger & IRQ_TYPE_EDGE_FALLING) |
7a36071e | 412 | ? &g->set_falling : &g->clr_falling); |
388291c3 | 413 | writel_relaxed(mask, (trigger & IRQ_TYPE_EDGE_RISING) |
7a36071e DB |
414 | ? &g->set_rising : &g->clr_rising); |
415 | ||
416 | return 0; | |
417 | } | |
418 | ||
9211ff31 LP |
419 | static int |
420 | davinci_gpio_irq_map(struct irq_domain *d, unsigned int irq, | |
421 | irq_hw_number_t hw) | |
422 | { | |
423 | struct davinci_gpio_regs __iomem *g = gpio2regs(hw); | |
424 | ||
425 | irq_set_chip_and_handler_name(irq, &gpio_irqchip, handle_simple_irq, | |
426 | "davinci_gpio"); | |
427 | irq_set_irq_type(irq, IRQ_TYPE_NONE); | |
428 | irq_set_chip_data(irq, (__force void *)g); | |
429 | irq_set_handler_data(irq, (void *)__gpio_mask(hw)); | |
9211ff31 LP |
430 | |
431 | return 0; | |
432 | } | |
433 | ||
434 | static const struct irq_domain_ops davinci_gpio_irq_ops = { | |
435 | .map = davinci_gpio_irq_map, | |
436 | .xlate = irq_domain_xlate_onetwocell, | |
437 | }; | |
438 | ||
0c6feb07 GS |
439 | static struct irq_chip *davinci_gpio_get_irq_chip(unsigned int irq) |
440 | { | |
441 | static struct irq_chip_type gpio_unbanked; | |
442 | ||
ccdbddfe | 443 | gpio_unbanked = *irq_data_get_chip_type(irq_get_irq_data(irq)); |
0c6feb07 GS |
444 | |
445 | return &gpio_unbanked.chip; | |
446 | }; | |
447 | ||
448 | static struct irq_chip *keystone_gpio_get_irq_chip(unsigned int irq) | |
449 | { | |
450 | static struct irq_chip gpio_unbanked; | |
451 | ||
452 | gpio_unbanked = *irq_get_chip(irq); | |
453 | return &gpio_unbanked; | |
454 | }; | |
455 | ||
456 | static const struct of_device_id davinci_gpio_ids[]; | |
457 | ||
3d9edf09 | 458 | /* |
474dad54 DB |
459 | * NOTE: for suspend/resume, probably best to make a platform_device with |
460 | * suspend_late/resume_resume calls hooking into results of the set_wake() | |
3d9edf09 VB |
461 | * calls ... so if no gpios are wakeup events the clock can be disabled, |
462 | * with outputs left at previously set levels, and so that VDD3P3V.IOPWDN0 | |
474dad54 | 463 | * (dm6446) can be set appropriately for GPIOV33 pins. |
3d9edf09 VB |
464 | */ |
465 | ||
118150f2 | 466 | static int davinci_gpio_irq_setup(struct platform_device *pdev) |
3d9edf09 | 467 | { |
58c0f5aa AS |
468 | unsigned gpio, bank; |
469 | int irq; | |
3d9edf09 | 470 | struct clk *clk; |
474dad54 | 471 | u32 binten = 0; |
a994955c | 472 | unsigned ngpio, bank_irq; |
118150f2 KS |
473 | struct device *dev = &pdev->dev; |
474 | struct resource *res; | |
475 | struct davinci_gpio_controller *chips = platform_get_drvdata(pdev); | |
476 | struct davinci_gpio_platform_data *pdata = dev->platform_data; | |
477 | struct davinci_gpio_regs __iomem *g; | |
6075a8b2 | 478 | struct irq_domain *irq_domain = NULL; |
0c6feb07 GS |
479 | const struct of_device_id *match; |
480 | struct irq_chip *irq_chip; | |
481 | gpio_get_irq_chip_cb_t gpio_get_irq_chip; | |
482 | ||
483 | /* | |
484 | * Use davinci_gpio_get_irq_chip by default to handle non DT cases | |
485 | */ | |
486 | gpio_get_irq_chip = davinci_gpio_get_irq_chip; | |
487 | match = of_match_device(of_match_ptr(davinci_gpio_ids), | |
488 | dev); | |
489 | if (match) | |
490 | gpio_get_irq_chip = (gpio_get_irq_chip_cb_t)match->data; | |
a994955c | 491 | |
118150f2 KS |
492 | ngpio = pdata->ngpio; |
493 | res = platform_get_resource(pdev, IORESOURCE_IRQ, 0); | |
494 | if (!res) { | |
495 | dev_err(dev, "Invalid IRQ resource\n"); | |
496 | return -EBUSY; | |
497 | } | |
474dad54 | 498 | |
118150f2 KS |
499 | bank_irq = res->start; |
500 | ||
501 | if (!bank_irq) { | |
502 | dev_err(dev, "Invalid IRQ resource\n"); | |
503 | return -ENODEV; | |
474dad54 | 504 | } |
3d9edf09 | 505 | |
118150f2 | 506 | clk = devm_clk_get(dev, "gpio"); |
3d9edf09 VB |
507 | if (IS_ERR(clk)) { |
508 | printk(KERN_ERR "Error %ld getting gpio clock?\n", | |
509 | PTR_ERR(clk)); | |
474dad54 | 510 | return PTR_ERR(clk); |
3d9edf09 | 511 | } |
ce6b658d | 512 | clk_prepare_enable(clk); |
3d9edf09 | 513 | |
6075a8b2 GS |
514 | if (!pdata->gpio_unbanked) { |
515 | irq = irq_alloc_descs(-1, 0, ngpio, 0); | |
516 | if (irq < 0) { | |
517 | dev_err(dev, "Couldn't allocate IRQ numbers\n"); | |
518 | return irq; | |
519 | } | |
9211ff31 | 520 | |
310a7e60 | 521 | irq_domain = irq_domain_add_legacy(dev->of_node, ngpio, irq, 0, |
6075a8b2 GS |
522 | &davinci_gpio_irq_ops, |
523 | chips); | |
524 | if (!irq_domain) { | |
525 | dev_err(dev, "Couldn't register an IRQ domain\n"); | |
526 | return -ENODEV; | |
527 | } | |
9211ff31 LP |
528 | } |
529 | ||
131a10a3 PA |
530 | /* |
531 | * Arrange gpio_to_irq() support, handling either direct IRQs or | |
7a36071e DB |
532 | * banked IRQs. Having GPIOs in the first GPIO bank use direct |
533 | * IRQs, while the others use banked IRQs, would need some setup | |
534 | * tweaks to recognize hardware which can do that. | |
535 | */ | |
536 | for (gpio = 0, bank = 0; gpio < ngpio; bank++, gpio += 32) { | |
537 | chips[bank].chip.to_irq = gpio_to_irq_banked; | |
6075a8b2 | 538 | chips[bank].irq_domain = irq_domain; |
7a36071e DB |
539 | } |
540 | ||
541 | /* | |
542 | * AINTC can handle direct/unbanked IRQs for GPIOs, with the GPIO | |
543 | * controller only handling trigger modes. We currently assume no | |
544 | * IRQ mux conflicts; gpio_irq_type_unbanked() is only for GPIOs. | |
545 | */ | |
118150f2 | 546 | if (pdata->gpio_unbanked) { |
7a36071e DB |
547 | /* pass "bank 0" GPIO IRQs to AINTC */ |
548 | chips[0].chip.to_irq = gpio_to_irq_unbanked; | |
34af1ab4 LP |
549 | chips[0].gpio_irq = bank_irq; |
550 | chips[0].gpio_unbanked = pdata->gpio_unbanked; | |
3685bbce | 551 | binten = GENMASK(pdata->gpio_unbanked / 16, 0); |
7a36071e DB |
552 | |
553 | /* AINTC handles mask/unmask; GPIO handles triggering */ | |
554 | irq = bank_irq; | |
0c6feb07 GS |
555 | irq_chip = gpio_get_irq_chip(irq); |
556 | irq_chip->name = "GPIO-AINTC"; | |
557 | irq_chip->irq_set_type = gpio_irq_type_unbanked; | |
7a36071e DB |
558 | |
559 | /* default trigger: both edges */ | |
99e9e52d | 560 | g = gpio2regs(0); |
388291c3 LP |
561 | writel_relaxed(~0, &g->set_falling); |
562 | writel_relaxed(~0, &g->set_rising); | |
7a36071e DB |
563 | |
564 | /* set the direct IRQs up to use that irqchip */ | |
118150f2 | 565 | for (gpio = 0; gpio < pdata->gpio_unbanked; gpio++, irq++) { |
0c6feb07 | 566 | irq_set_chip(irq, irq_chip); |
ab2dde99 | 567 | irq_set_handler_data(irq, &chips[gpio / 32]); |
5093aec8 | 568 | irq_set_status_flags(irq, IRQ_TYPE_EDGE_BOTH); |
7a36071e DB |
569 | } |
570 | ||
571 | goto done; | |
572 | } | |
573 | ||
574 | /* | |
575 | * Or, AINTC can handle IRQs for banks of 16 GPIO IRQs, which we | |
576 | * then chain through our own handler. | |
577 | */ | |
9211ff31 | 578 | for (gpio = 0, bank = 0; gpio < ngpio; bank++, bank_irq++, gpio += 16) { |
7a36071e | 579 | /* disabled by default, enabled only as needed */ |
99e9e52d | 580 | g = gpio2regs(gpio); |
388291c3 LP |
581 | writel_relaxed(~0, &g->clr_falling); |
582 | writel_relaxed(~0, &g->clr_rising); | |
3d9edf09 | 583 | |
f299bb95 IY |
584 | /* |
585 | * Each chip handles 32 gpios, and each irq bank consists of 16 | |
586 | * gpio irqs. Pass the irq bank's corresponding controller to | |
587 | * the chained irq handler. | |
588 | */ | |
bdac2b6d TG |
589 | irq_set_chained_handler_and_data(bank_irq, gpio_irq_handler, |
590 | &chips[gpio / 32]); | |
3d9edf09 | 591 | |
474dad54 | 592 | binten |= BIT(bank); |
3d9edf09 VB |
593 | } |
594 | ||
7a36071e | 595 | done: |
131a10a3 PA |
596 | /* |
597 | * BINTEN -- per-bank interrupt enable. genirq would also let these | |
3d9edf09 VB |
598 | * bits be set/cleared dynamically. |
599 | */ | |
388291c3 | 600 | writel_relaxed(binten, gpio_base + BINTEN); |
3d9edf09 | 601 | |
3d9edf09 VB |
602 | return 0; |
603 | } | |
118150f2 | 604 | |
c770844c KS |
605 | #if IS_ENABLED(CONFIG_OF) |
606 | static const struct of_device_id davinci_gpio_ids[] = { | |
0c6feb07 GS |
607 | { .compatible = "ti,keystone-gpio", keystone_gpio_get_irq_chip}, |
608 | { .compatible = "ti,dm6441-gpio", davinci_gpio_get_irq_chip}, | |
c770844c KS |
609 | { /* sentinel */ }, |
610 | }; | |
611 | MODULE_DEVICE_TABLE(of, davinci_gpio_ids); | |
612 | #endif | |
613 | ||
118150f2 KS |
614 | static struct platform_driver davinci_gpio_driver = { |
615 | .probe = davinci_gpio_probe, | |
616 | .driver = { | |
c770844c | 617 | .name = "davinci_gpio", |
c770844c | 618 | .of_match_table = of_match_ptr(davinci_gpio_ids), |
118150f2 KS |
619 | }, |
620 | }; | |
621 | ||
622 | /** | |
623 | * GPIO driver registration needs to be done before machine_init functions | |
624 | * access GPIO. Hence davinci_gpio_drv_reg() is a postcore_initcall. | |
625 | */ | |
626 | static int __init davinci_gpio_drv_reg(void) | |
627 | { | |
628 | return platform_driver_register(&davinci_gpio_driver); | |
629 | } | |
630 | postcore_initcall(davinci_gpio_drv_reg); |