fpga: xilinx-selectmap: add new driver
[linux-block.git] / drivers / fpga / Makefile
CommitLineData
b2441318 1# SPDX-License-Identifier: GPL-2.0
6a8c3be7
AT
2#
3# Makefile for the fpga framework and fpga manager drivers.
4#
5
6# Core FPGA Manager Framework
7obj-$(CONFIG_FPGA) += fpga-mgr.o
8
9# FPGA Manager Drivers
34d1dc17 10obj-$(CONFIG_FPGA_MGR_ALTERA_CVP) += altera-cvp.o
5692fae0 11obj-$(CONFIG_FPGA_MGR_ALTERA_PS_SPI) += altera-ps-spi.o
21f8ba2e 12obj-$(CONFIG_FPGA_MGR_ICE40_SPI) += ice40-spi.o
88fb3a00 13obj-$(CONFIG_FPGA_MGR_MACHXO2_SPI) += machxo2-spi.o
fab6266e 14obj-$(CONFIG_FPGA_MGR_SOCFPGA) += socfpga.o
acbb910a 15obj-$(CONFIG_FPGA_MGR_SOCFPGA_A10) += socfpga-a10.o
e7eef1d7 16obj-$(CONFIG_FPGA_MGR_STRATIX10_SOC) += stratix10-soc.o
4348f7e2 17obj-$(CONFIG_FPGA_MGR_TS73XX) += ts73xx-fpga.o
a52e3a9d 18obj-$(CONFIG_FPGA_MGR_XILINX_CORE) += xilinx-core.o
104712a0 19obj-$(CONFIG_FPGA_MGR_XILINX_SELECTMAP) += xilinx-selectmap.o
061c97d1 20obj-$(CONFIG_FPGA_MGR_XILINX_SPI) += xilinx-spi.o
37784706 21obj-$(CONFIG_FPGA_MGR_ZYNQ_FPGA) += zynq-fpga.o
c09f7471 22obj-$(CONFIG_FPGA_MGR_ZYNQMP_FPGA) += zynqmp-fpga.o
baf7d27d 23obj-$(CONFIG_FPGA_MGR_VERSAL_FPGA) += versal-fpga.o
5f8d4a90 24obj-$(CONFIG_FPGA_MGR_MICROCHIP_SPI) += microchip-spi.o
463dd43b
IB
25obj-$(CONFIG_FPGA_MGR_LATTICE_SYSCONFIG) += lattice-sysconfig.o
26obj-$(CONFIG_FPGA_MGR_LATTICE_SYSCONFIG_SPI) += lattice-sysconfig-spi.o
baf7d27d
NM
27obj-$(CONFIG_ALTERA_PR_IP_CORE) += altera-pr-ip-core.o
28obj-$(CONFIG_ALTERA_PR_IP_CORE_PLAT) += altera-pr-ip-core-plat.o
21aeda95 29
bdf86d0e
RW
30# FPGA Secure Update Drivers
31obj-$(CONFIG_FPGA_M10_BMC_SEC_UPDATE) += intel-m10-bmc-sec-update.o
32
21aeda95
AT
33# FPGA Bridge Drivers
34obj-$(CONFIG_FPGA_BRIDGE) += fpga-bridge.o
e5f8efa5 35obj-$(CONFIG_SOCFPGA_FPGA_BRIDGE) += altera-hps2fpga.o altera-fpga2sdram.o
ca24a648 36obj-$(CONFIG_ALTERA_FREEZE_BRIDGE) += altera-freeze-bridge.o
7e961c12 37obj-$(CONFIG_XILINX_PR_DECOUPLER) += xilinx-pr-decoupler.o
0fa20cdf
AT
38
39# High Level Interfaces
40obj-$(CONFIG_FPGA_REGION) += fpga-region.o
ef3acdd8 41obj-$(CONFIG_OF_FPGA_REGION) += of-fpga-region.o
543be3d8
WH
42
43# FPGA Device Feature List Support
44obj-$(CONFIG_FPGA_DFL) += dfl.o
322ddebe 45obj-$(CONFIG_FPGA_DFL_FME) += dfl-fme.o
af275ec6 46obj-$(CONFIG_FPGA_DFL_FME_MGR) += dfl-fme-mgr.o
de892dff 47obj-$(CONFIG_FPGA_DFL_FME_BRIDGE) += dfl-fme-br.o
bb61b9be 48obj-$(CONFIG_FPGA_DFL_FME_REGION) += dfl-fme-region.o
1a1527cf 49obj-$(CONFIG_FPGA_DFL_AFU) += dfl-afu.o
322ddebe 50
cb3c2c47 51dfl-fme-objs := dfl-fme-main.o dfl-fme-pr.o dfl-fme-error.o
724142f8 52dfl-fme-objs += dfl-fme-perf.o
fa8dda1e 53dfl-afu-objs := dfl-afu-main.o dfl-afu-region.o dfl-afu-dma-region.o
44d24753 54dfl-afu-objs += dfl-afu-error.o
72ddd9f3 55
56172ab3
XY
56obj-$(CONFIG_FPGA_DFL_NIOS_INTEL_PAC_N3000) += dfl-n3000-nios.o
57
72ddd9f3
ZY
58# Drivers for FPGAs which implement DFL
59obj-$(CONFIG_FPGA_DFL_PCI) += dfl-pci.o
3969f645
MP
60
61# KUnit tests
62obj-$(CONFIG_FPGA_KUNIT_TESTS) += tests/